---
file_authors_:
- zengjinhong <zengjinhong21@mails.ucas.ac.cn>
- Xu Zefan <xuzefan@mail.ustc.edu.cn>
- Tang Haojin <tanghaojin@outlook.com>
---

# Privilege Modes and Control and Status Registers (CSRs) {#sec:mode-and-csr}

## Processor mode

{{processor_name}} supports the following six privilege modes as specified in
the RISC-V Privileged Architecture Manual.

Table: List of privilege modes supported by {{processor_name}}

| 名称                      | Abbreviation | PRV |  V  |
| ----------------------- | :----------: | :-: | :-: |
| Machine mode            |      M       |  3  |  0  |
| Supervisor mode         |     HS/S     |  1  |  0  |
| User mode               |      U       |  0  |  0  |
| Virtual Supervisor Mode |      VS      |  1  |  1  |
| Virtual user mode       |      VU      |  0  |  1  |
| Debug Mode              |      D       |     |     |

The {{processor_name}} initializes in M mode. For general scenarios, the
privilege hierarchy is M > S > U; for virtualization scenarios, the hierarchy is
M > HS > VS > VU.

### Machine mode

Machine mode (M-mode), defined by the machine-level ISA, possesses the highest
privilege level. M-mode is typically used for machine firmware and exhibits the
following characteristics:

* In M-mode, all M, S, H, VS, and U CSRs are accessible, but some debug-mode
  CSRs remain inaccessible.
* Machine mode typically fetches instructions and accesses memory using physical
  addresses, without virtual address translation, except in the following cases:
  * `mstatus` .MPRV = 1 When MPRV is set to 1, load and store operations perform
    virtual address translation according to the mode specified by the MPP
    field.
  * When using virtual machine load/store instructions such as HLV, HLVX, and
    HSV, two-stage address translation is performed according to the virtual
    mode (VS or VU) specified by the SPVP field in `hstatus`.
* M-mode instruction fetch and memory access typically do not undergo PMP checks
  and have permissions by default, except in the following cases:
  * When load/store operations are executed in other privilege modes under the
    above conditions, PMP checks are performed according to their respective
    privilege modes.
  * When a PMP entry is locked, both instruction fetch and memory access
    operations must check the permissions of this PMP entry.

### Supervisor mode

Supervisor mode (S-mode) is defined by the supervisor-level ISA, and the
virtualization extension expands it into Hypervisor-extended supervisor mode
(HS-mode). S/HS-mode is typically used for operating systems and hypervisors,
with the following characteristics:

* In S/HS mode, S, H, VS, and U CSRs are accessible, while M CSRs and debug mode
  CSRs are not.
* Fetch and memory access in S-mode typically require virtual address
  translation based on the satp register, except in the following cases:
  * When using virtual machine load/store instructions such as HLV, HLVX, and
    HSV, two-stage address translation is performed according to the virtual
    mode (VS or VU) specified by the `hstatus`.SPVP field.
* S-mode always requires PMP checks.
* S-mode cannot execute M-mode privileged instructions.

### User mode

User mode (U-mode) has the following characteristics:

* U-mode can only access non-privileged CSRs, mainly including floating-point,
  vector, and non-privileged counter CSRs.
* Fetch and memory access in U-mode typically require virtual address
  translation based on the satp register, except in the following cases:
  * When `hstatus`.HU = 1, and using virtual machine load/store instructions
    such as HLV, HLVX, and HSV, two-stage address translation is performed
    according to the virtual mode (VS or VU) specified by the SPVP field in
    `hstatus`.
* U-mode always requires PMP checks.
* U-mode typically cannot execute privileged instructions, with some exceptions
  under specific circumstances.

### Virtual Supervisor Mode

The Virtual Supervisor Mode (VS mode) introduced by virtualization extensions
has the following characteristics:

* In VS mode, S and U CSRs are accessible, but M, H, and VS CSRs are not.
* Accessing specific S-mode registers in VS mode will be redirected to the
  corresponding VS registers.
* In VS mode, instruction fetch and memory access typically require two-stage
  address translation based on the hgatp and vsatp registers.
* VS mode always requires PMP checks.
* VS mode cannot execute M-mode privileged instructions, nor H privileged
  instructions.

### Virtual user mode

Virtual user mode (VU-mode), introduced by the virtualization extension, has the
following characteristics:

* VU-mode can only access non-privileged CSRs, primarily including
  floating-point, vector, and non-privileged counter CSRs.
* Instruction fetch and memory access in VU-mode generally require two-stage
  address translation based on the hgatp and vsatp registers.
* VU mode always requires PMP checks.
* VU mode typically cannot execute privileged instructions.

### Debug mode

Debug mode (Debug mode) is introduced by the Debug extension, and its features
and details can be found in [@sec:debug] [Debug](debug.md).

## Control and Status Registers (CSRs)

We will group and introduce Control and Status Registers (CSRs) based on their
privilege levels.

### User mode readable and writable CSRs

The CSRs implemented in {{processor_name}} with User Mode Read-Write (URW)
permissions in RISC-V are shown in the following table:

Table: List of URW CSRs Supported by {{processor_name}}

|   名称   | 特权级 |  编号   |                          描述                           |  组别   |
| :----: | :-: | :---: | :---------------------------------------------------: | :---: |
| fflags |  U  | 0x001 | Floating-point exception accumulation status register | 非特权浮点 |
|  frm   |  U  | 0x002 |     Floating-Point Dynamic Rounding Mode Register     | 非特权浮点 |
|  fcsr  |  U  | 0x003 |      Floating-point control and status register       | 非特权浮点 |
| vstart |  U  | 0x008 |            Vector start position register             | 非特权向量 |
| vxsat  |  U  | 0x009 |          Fixed-point overflow flag register           | 非特权向量 |
|  vxrm  |  U  | 0x00A |          Fixed-point rounding mode register           | 非特权向量 |
|  vcsr  |  U  | 0x00F |          Vector control and status register           | 非特权向量 |
|   vl   |  U  | 0xC20 |                Vector Length Register                 | 非特权向量 |
| vtype  |  U  | 0xC21 |               Vector Data Type Register               | 非特权向量 |
| vlenb  |  U  | 0xC22 |          Vector register byte count register          | 非特权向量 |

### User-mode read-only CSRs

The RISC-V CSRs implemented in {{processor_name}} with user-mode read-only (URO)
permissions are listed in the following table:

Table: List of URO CSRs Supported by {{processor_name}}

|      名称      | 特权级 |  编号   |                  描述                   |   组别    |
| :----------: | :-: | :---: | :-----------------------------------: | :-----: |
|    cycle     |  U  | 0xC00 |        User mode cycle counter        | 用户模式计数器 |
|     time     |  U  | 0xC01 |        User-mode time counter         | 用户模式计数器 |
|   instret    |  U  | 0xC02 | User-mode retired instruction counter | 用户模式计数器 |
| hpmcounter3  |  U  | 0xC03 |          User Mode Counter 3          | 用户模式计数器 |
|     ...      | ... |  ...  |                  ...                  |   ...   |
| hpmcounter31 |  U  | 0xC1F |         User-mode Counter 31          | 用户模式计数器 |

### Supervisor mode readable/writable CSRs

The RISC-V CSRs implemented in {{processor_name}} with supervisor mode
read-write (SRW) permissions are listed in the table below:

Table: List of SRW CSRs supported by {{processor_name}}

|     名称     |   特权级   |  编号   |                                 描述                                  |                  组别                   |
| :--------: | :-----: | :---: | :-----------------------------------------------------------------: | :-----------------------------------: |
|  sstatus   |    S    | 0x100 |              Supervisor Mode Processor Status Register              |                监管陷入设置                 |
|    sie     |    S    | 0x104 |          Supervisor mode interrupt enable control register          |                监管陷入设置                 |
|   stvec    |    S    | 0x105 |          Supervisor mode trap vector base address register          |                监管陷入设置                 |
| scounteren |    S    | 0x106 |           Supervisor Mode Counter Enable Control Register           |                监管陷入设置                 |
|  senvcfg   |    S    | 0x10A |         Supervisor mode environment configuration register          | Supervisor Environment Configuration  |
|  sscratch  |    S    | 0x140 |         Supervisor mode trap temporary data backup register         |                监管陷入处理                 |
|    sepc    |    S    | 0x141 |            Supervisor-mode Trap Reserved Program Counter            |                监管陷入处理                 |
|   scause   |    S    | 0x142 |                 Supervisor mode trap cause register                 |                监管陷入处理                 |
|   stval    |    S    | 0x143 |                   Supervisor Trap Vector Register                   |                监管陷入处理                 |
|    sip     |    S    | 0x144 |             Supervisor mode event wait status register              |                监管陷入处理                 |
|  stimecmp  |    S    | 0x14D |       Supervisor-mode timer interrupt compare value register        |                监管陷入设置                 |
|  siselect  |    S    | 0x150 |      Supervisor Mode Indirect Register Select Signal Register       |               监管间接访问寄存器               |
|   sireg    |    S    | 0x151 |          Supervisor Mode Indirect Register Alias Register           |               监管间接访问寄存器               |
|   stopei   |    S    | 0x15C |           Supervisor mode top external interrupt register           |                 监管中断                  |
|    satp    |    S    | 0x180 | Supervisor mode virtual address translation and protection register | Supervisor Protection and Translation |
|  scontext  | S/Debug | 0x5A8 |                  Supervisor Mode Context Register                   |                 调试寄存器                 |
|   sbpctl   |    S    | 0x5C0 |        Speculative State Branch Prediction Control Register         |              推测状态分支预测控制               |
|   spfctl   |    S    | 0x5C1 |             Speculative state prefetch control register             |              推测状态分支预测控制               |
| slvpredctl |    S    | 0x5C2 |    Speculative state LOAD violation prediction control register     |              推测状态分支预测控制               |
| smblockctl |    S    | 0x5C3 |           Speculative State Memory Block Control Register           |              推测状态分支预测控制               |
|   srnctl   |    S    | 0x5C4 |             Speculative State Runtime Control Register              |   Speculative state runtime control   |

### Supervisor-mode read-only CSRs

The RISC-V CSRs implemented in {{processor_name}} with Supervisor Read-Only
(SRO) privilege are listed in the following table:

Table: List of SRO CSRs supported by {{processor_name}}

|  名称   | 特权级 |  编号   |                  描述                  |  组别  |
| :---: | :-: | :---: | :----------------------------------: | :--: |
| stopi |  S  | 0xDB0 | Supervisor-level top-level interrupt | 监管中断 |

### Virtual Supervisor-mode Read-Write CSRs

The CSRs implemented in {{processor_name}} with Virtual Supervisor Mode
read-write (HRW) permissions are listed in the table below:

Table: List of HRW CSRs Supported by {{processor_name}}

|     名称     |   特权级    |  编号   |                                     描述                                      |                     组别                     |
| :--------: | :------: | :---: | :-------------------------------------------------------------------------: | :----------------------------------------: |
|  vsstatus  |    VS    | 0x200 |              Virtual Supervisor-mode Processor Status Register              |                    虚拟监管                    |
|    vsie    |    VS    | 0x204 |          Virtual Supervisor Mode Interrupt Enable Control Register          |                    虚拟监管                    |
|   vstvec   |    VS    | 0x205 |          Virtual supervisor mode trap vector base address register          |                    虚拟监管                    |
| vsscratch  |    VS    | 0x240 |         Virtual Supervisor Mode Trap Temporary Data Backup Register         |                    虚拟监管                    |
|   vsepc    |    VS    | 0x241 |            Virtual Supervisor Mode Trap Reserved Program Counter            |                    虚拟监管                    |
|  vscause   |    VS    | 0x242 |                 Virtual Supervisor Mode Trap Cause Register                 |                    虚拟监管                    |
|   vstval   |    VS    | 0x243 |                Virtual Supervisor Mode Trap Vector Register                 |                    虚拟监管                    |
|    vsip    |    VS    | 0x244 |           Virtual supervisor mode trap event wait status register           |                    虚拟监管                    |
| vstimecmp  |    VS    | 0x24D |       Virtual supervisor-mode timer interrupt compare value register        |                    虚拟监管                    |
| vsiselect  |    VS    | 0x250 |     Virtual supervisor mode indirect register selection signal register     |                虚拟监管间接访问寄存器                 |
|   vsireg   |    VS    | 0x251 |             Virtual Supervisor Indirect Register Alias Register             |                虚拟监管间接访问寄存器                 |
|  vstopei   |    VS    | 0x25C |           Virtual supervisor mode top external interrupt register           |        Virtual supervisor interrupt        |
|   vsatp    |    VS    | 0x280 | Virtual Supervisor Mode Virtual Address Translation and Protection Register |                    虚拟监管                    |
|  hstatus   |    HS    | 0x600 |                  Virtual Machine Processor State Register                   |                  虚拟机陷入设置                   |
|  hedeleg   |    HS    | 0x602 |             Virtual machine mode trap demotion control register             |                  虚拟机陷入设置                   |
|  hideleg   |    HS    | 0x603 |         Virtual Machine Mode Interrupt Delegation Control Register          |                  虚拟机陷入设置                   |
|    hie     |    HS    | 0x604 |               Virtual machine-mode interrupt enable register                |                  虚拟机陷入设置                   |
| htimedelta |    HS    | 0x605 |                   Virtual Machine Mode Virtualized Timer                    |           Virtual Machine Timer            |
| hcounteren |    HS    | 0x606 |                Virtual Machine Mode Counter Enable Register                 |                  虚拟机陷入设置                   |
|   hgeie    |    HS    | 0x607 |          Virtual Machine Guest External Interrupt Enable Register           |                  虚拟机陷入设置                   |
|   hvien    |    HS    | 0x608 |           Virtual machine mode virtual interrupt enable register            |                  虚拟机陷入设置                   |
|   hvictl   |    HS    | 0x609 |           Virtual machine mode virtual interrupt control register           |                  虚拟机陷入设置                   |
|  henvcfg   |    HS    | 0x60A |           Virtual machine mode environment configuration register           |       Virtual machine configuration        |
|   htval    |    HS    | 0x643 |               Virtual machine mode trap event vector register               |                  虚拟机陷入处理                   |
|    hip     |    HS    | 0x644 |            Virtual Machine Mode Trap Event Wait Status Register             |                  虚拟机陷入处理                   |
|    hvip    |    HS    | 0x645 |           Virtual Machine Mode Virtual Interrupt Pending Register           |                  虚拟机陷入处理                   |
|  hviprio1  |    HS    | 0x646 |         Virtual machine mode VS-Level interrupt priority register 1         |                  虚拟机陷入处理                   |
|  hviprio2  |    HS    | 0x647 |         Virtual Machine Mode VS-Level Interrupt Priority Register 2         |                  虚拟机陷入处理                   |
|   htinst   |    HS    | 0x64A |                  Virtual Machine Trap Instruction Register                  |                  虚拟机陷入处理                   |
|   hgatp    |    HS    | 0x680 |   Virtual Machine Mode Guest Address Translation and Protection Register    | Virtual Machine Protection and Translation |
|  hcontext  | HS/Debug | 0x6A8 |                    Virtual machine mode context register                    |                   调试寄存器                    |

### Virtual supervisor mode read-only CSRs

The RISC-V CSRs implemented in {{processor_name}} with virtual supervisor-mode
read-only (HRO) permissions are listed in the table below:

Table: List of HRO CSRs supported by {{processor_name}}

|   名称   | 特权级 |  编号   |                               描述                               |                 组别                 |
| :----: | :-: | :---: | :------------------------------------------------------------: | :--------------------------------: |
| hgeip  | HS  | 0xE12 | Virtual Machine Mode Guest External Interrupt Pending Register |              虚拟机陷入处理               |
| vstopi | VS  | 0xEB0 |          Virtual supervisor mode top-level interrupt           | Virtual supervisor-level interrupt |

### Machine-mode readable/writable CSRs

The RISC-V CSRs implemented in {{processor_name}} with machine-mode read-write
(MRW) permissions are listed in the following table:

Table: List of MRW CSRs Supported by {{processor_name}}

|      名称       |   特权级   |  编号   |                                 描述                                 |               组别               |
| :-----------: | :-----: | :---: | :----------------------------------------------------------------: | :----------------------------: |
|    mstatus    |    M    | 0x300 |               Machine mode processor status register               |             机器陷入设置             |
|     misa      |    M    | 0x301 |          Machine-mode processor instruction set register           |             机器陷入设置             |
|    medeleg    |    M    | 0x302 |           Machine Mode Trap Delegation Control Register            |             机器陷入设置             |
|    mideleg    |    M    | 0x303 |         Machine mode interrupt delegation control register         |             机器陷入设置             |
|      mie      |    M    | 0x304 |               Machine Mode Interrupt Enable Register               |             机器陷入设置             |
|     mtvec     |    M    | 0x305 |           Machine Mode Trap Vector Base Address Register           |             机器陷入设置             |
|  mcounteren   |    M    | 0x306 |                Machine mode counter enable register                |             机器陷入设置             |
|     mvien     |    M    | 0x308 |           Machine-mode Virtual Interrupt Enable Register           |             机器陷入设置             |
|     mvip      |    M    | 0x309 |          Machine-mode Virtual Interrupt Pending Register           |             机器陷入设置             |
|    menvcfg    |    M    | 0x30A |          Machine Mode Environment Configuration Register           |              机器配置              |
|   mstateen0   |    M    | 0x30C |                Machine Mode Status Enable Register                 | Machine State Enable Extension |
| mcountinhibit |    M    | 0x320 |               Machine mode counter inhibit register                |            机器计数器配置             |
|  mhpmevent3   |    M    | 0x323 |    Machine Mode Performance Monitoring Event Select Register 3     |            机器计数器配置             |
|      ...      |   ...   |  ...  |                                ...                                 |              ...               |
|  mhpmevent31  |    M    | 0x33F |    Machine-mode performance monitoring event select register 31    |            机器计数器配置             |
|   mscratch    |    M    | 0x340 |          Machine-mode trap temporary data backup register          |             机器陷入处理             |
|     mepc      |    M    | 0x341 |             Machine Mode Trap Reserved Program Counter             |             机器陷入处理             |
|    mcause     |    M    | 0x342 |                  Machine-mode trap cause register                  |             机器陷入处理             |
|     mtval     |    M    | 0x343 |                 Machine-mode Trap Vector Register                  |             机器陷入处理             |
|      mip      |    M    | 0x344 |            Machine mode trap event wait state register             |             机器陷入处理             |
|    mtinst     |    M    | 0x34A |               Machine-mode trap instruction register               |             机器陷入处理             |
|    mtval2     |    M    | 0x34B |                Machine-mode Trap Vector Register 2                 |             机器陷入处理             |
|   miselect    |    M    | 0x350 |       Machine Mode Indirect Register Select Signal Register        |           机器间接访问寄存器            |
|     mireg     |    M    | 0x351 |           Machine-mode indirect register alias register            |           机器间接访问寄存器            |
|    mtopei     |    M    | 0x35C |            Machine mode top external interrupt register            |       Machine Interrupt        |
|    pmpcfg0    |    M    | 0x3A0 |        Physical Memory Protection Configuration Register 0         |             机器内存保护             |
|    pmpcfg2    |    M    | 0x3A2 |        Physical Memory Protection Configuration Register 2         |             机器内存保护             |
|      ...      |   ...   |  ...  |                                ...                                 |              ...               |
|   pmpcfg14    |    M    | 0x3AE |        Physical Memory Protection Configuration Register 14        |             机器内存保护             |
|   pmpaddr0    |    M    | 0x3B0 |         Physical Memory Protection Base Address Register 0         |             机器内存保护             |
|      ...      |   ...   |  ...  |                                ...                                 |              ...               |
|   pmpaddr63   |    M    | 0x3EF |        Physical Memory Protection Base Address Register 63         |             机器内存保护             |
|   mnscratch   |    M    | 0x740 | Machine-mode non-maskable interrupt temporary data backup register |           机器不可屏蔽中断处理           |
|     mnepc     |    M    | 0x741 |    Machine-mode non-maskable interrupt reserved program counter    |           机器不可屏蔽中断处理           |
|    mncause    |    M    | 0x742 |         Machine mode non-maskable interrupt cause register         |           机器不可屏蔽中断处理           |
|   mnstatus    |    M    | 0x744 |        Machine mode non-maskable processor status register         |           机器不可屏蔽中断处理           |
|    mseccfg    |    M    | 0x747 |            Machine-mode security configuration register            |              机器配置              |
|    tselect    | M/Debug | 0x7A0 |                Debug/Trace Trigger Select Register                 |             调试寄存器              |
|    tdata1     | M/Debug | 0x7A1 |              First Debug/Trace trigger data register               |             调试寄存器              |
|    tdata2     | M/Debug | 0x7A2 |              Second Debug/Trace Trigger Data Register              |             调试寄存器              |
|    tdata3     | M/Debug | 0x7A3 |            The third Debug/Trace Trigger Data Register             |             调试寄存器              |
|     tinfo     | M/Debug | 0x7A4 |              Debug/Trace Trigger Information Register              |             调试寄存器              |
|   tcontrol    | M/Debug | 0x7A2 |                Machine mode trigger enable register                |             调试寄存器              |
|   mcontext    | M/Debug | 0x7A3 |                   Machine-mode context register                    |             调试寄存器              |
|    pmacfg0    |    M    | 0x7C0 |                    PMA Configuration Register 0                    |             PMA配置              |
|    pmacfg2    |    M    | 0x7C2 |                    PMA Configuration Register 2                    |             PMA配置              |
|   pmaaddr0    |    M    | 0x7C8 |                       PMA address register 0                       |             PMA地址              |
|      ...      |   ...   |  ...  |                                ...                                 |              ...               |
|   pmaaddr15   |    M    | 0x7D7 |                      PMA Address Register 15                       |             PMA地址              |
|    mcycle     |    M    | 0xB00 |                     Machine-mode cycle counter                     |             机器计数器              |
|   minstret    |    M    | 0xB02 |              Machine Mode Retired Instruction Counter              |             机器计数器              |
| mhpmcounter3  |    M    | 0xB03 |           Machine Mode Performance Monitoring Counter 3            |             机器计数器              |
|      ...      |   ...   |  ...  |                                ...                                 |              ...               |
| mhpmcounter31 |    M    | 0xB1F |           Machine-mode performance monitoring counter 31           |             机器计数器              |

### Machine-mode read-only CSRs

The RISC-V CSRs implemented in {{processor_name}} with machine-mode read-only
(MRO) permissions are listed in the table below:

Table: List of MRO CSRs supported by {{processor_name}}

|     名称     | 特权级 |  编号   |                        描述                        |   组别   |
| :--------: | :-: | :---: | :----------------------------------------------: | :----: |
| mvendorid  |  M  | 0xF11 |                Vendor ID register                |  机器信息  |
|  marchid   |  M  | 0xF12 |             Architecture ID Register             |  机器信息  |
|   mimpid   |  M  | 0xF13 | Machine mode hardware implementation ID register |  机器信息  |
|  mhartid   |  M  | 0xF14 |    Machine-mode logical core number register     |  机器信息  |
| mconfigptr |  M  | 0xF15 |       Configuration Data Structure Pointer       |  机器信息  |
|   mtopi    |  M  | 0xFB0 |         Machine mode top-level interrupt         | 机器陷入设置 |

### Debug-mode readable/writable CSRs

The RISC-V CSRs implemented in {{processor_name}} with debug mode read-write
(DRW) permissions are listed in the following table:

Table: List of DRW CSRs Supported by {{processor_name}}

|    名称     |  特权级  |  编号   |                   描述                   |   组别    |
| :-------: | :---: | :---: | :------------------------------------: | :-----: |
|   dcsr    | Debug | 0x7B0 | Debug mode control and status register | 调试模式寄存器 |
|    dpc    | Debug | 0x7B1 |       Debug mode program counter       | 调试模式寄存器 |
| dscratch0 | Debug | 0x7B2 |     Debug-mode Scratch Register 0      | 调试模式寄存器 |
| dscratch1 | Debug | 0x7B3 |    Debug mode temporary register 1     | 调试模式寄存器 |

## Custom CSRs

In the control status register table of the aforementioned implementation, it
can be observed that {{processor_name}} extends the CSRs of RISC-V, implementing
some CSRs not defined in the RISC-V manual. The following will introduce these
CSRs.

### sbpctl

The address of sbpctl is 0x5C0, with its initial value set to the default in the
table below. Each bit's function is described in the following table.

Table: Bit Functions of sbpctl

|  位   |                              功能                               | 默认值 |
| :--: | :-----------------------------------------------------------: | :-: |
|  0   |               UBTB_ENABLE set to 1 enables uftb               |  1  |
|  1   |    BTB_ENABLE set to 1 indicates the main FTB is enabled.     |  1  |
|  2   | BIM_ENABLE Set to 1 to enable the bim predictor[^sbpctl-bim]  |  1  |
|  3   |       TAGE_ENABLE set to 1 enables the TAGE predictor.        |  1  |
|  4   |           SC_ENABLE Set to 1 to enable SC predictor           |  1  |
|  5   |           RAS_ENABLE Set to 1 enables RAS predictor           |  1  |
|  6   | LOOP_ENABLE set to 1 enables the loop predictor[^sbpctl-loop] |  1  |
| 7-31 |                             WARL                              |  0  |


[^sbpctl-bim]: The current bim has been removed, this bit has no actual
function.

[^sbpctl-loop]: The current Loop predictor has not yet been merged into the
mainline; this bit has no actual functionality.


### spfctl

The address of spfctl is 0x5C1, with its initial value set to the default values
in the table below. The function of each bit is as follows:

Table: spfctl Bit Functions

|        位        |                                                       功能                                                        | 默认值 |
| :-------------: | :-------------------------------------------------------------------------------------------------------------: | :-: |
|        0        |                   Controls the L1 instruction prefetcher, where setting 1 enables prefetching                   |  1  |
|        1        |                         Control the L2 prefetcher, where 1 represents enabling prefetch                         |  1  |
|        2        |                           Controls the SMS prefetcher, setting 1 enables prefetching                            |  1  |
|        3        | Controls whether the SMS prefetcher accepts training on hit: Set 1 to train on hit, set 0 to train only on miss |  0  |
|        4        |                Controls the agt table of the SMS prefetcher. Setting to 1 enables the agt table.                |  1  |
|        5        |                  Controls the pht table of the SMS prefetcher, setting 1 enables the pht table                  |  1  |
|       6-9       |                            Controls the active page threshold for the SMS prefetcher                            | 12  |
|      10-15      |                               Controls the active page span of the SMS prefetcher                               | 30  |
|       16        |                                                No functionality                                                 |  1  |
|       17        |                Controls whether the L2 prefetcher only prefetches for stores. Set to 1 for yes.                 |  0  |
| High-order bits |                               Currently, the high bits have no practical function                               |  0  |


### slvpredctl

The address of slvpredctl is 0x5C2, with its initial value set to the default
values in the table below, and the function of each bit is as shown in the
following table

Table: Bit functions of slvpredctl

|  位  |                                                                功能                                                                | 默认值 |
| :-: | :------------------------------------------------------------------------------------------------------------------------------: | :-: |
|  0  |                     Controls whether the memory access violation predictor is disabled. Set to 1 to disable.                     |  0  |
|  1  | Controls whether the memory violation predictor prohibits speculative execution of load instructions. Setting to 1 prohibits it. |  0  |
|  2  |           Controls whether the memory access violation predictor blocks store instructions, where 1 indicates blocking           |  0  |
| 4-8 |           Memory access violation predictor reset interval. If the value of this field is x, the interval is 2^(10+x)            |  6  |
| 其余位 |                                                             目前其余位无功能                                                             |  0  |

### smblockctl

The address of smblockctl is 0x5C3, with its initial value set to the default
values in the table below. Each bit's function is as shown in the following
table.

Table: Bit functions of smblockctl

|  位  |                                              功能                                               | 默认值 |
| :-: | :-------------------------------------------------------------------------------------------: | :-: |
| 0-3 |                          Controls the flush threshold of the sbuffer                          |  7  |
|  4  |         Controls whether to enable ld-ld violation checking, setting 1 means enabled          |  1  |
|  5  |              Controls whether soft prefetch is enabled. Setting to 1 enables it.              |  1  |
|  6  | Controls whether to report ECC errors occurring in the cache. Setting to 1 enables reporting. |  1  |
|  7  |       Controls whether uncache outstanding accesses are supported. Set to 1 to enable.        |  0  |
| 其余位 |                                           目前其余位无功能                                            |  0  |

### srnctl

The address of srnctl is 0x5C4, with its initial value set to the default values
in the table below. The functionality of each bit is as described in the
following table.

Table: Bit Functions of srnctl

|  位  |                          功能                          | 默认值 |
| :-: | :--------------------------------------------------: | :-: |
|  0  | Whether the fusion decoder is enabled, 1 for enabled |  1  |
|  1  |  Whether speculative virtual address inv is enabled  |  1  |
|  2  |        Whether the wfi instruction is enabled        |  1  |
| 其余位 |                       目前其余位无功能                       |  0  |
