module top_module ( 
    input clk, 
    input [7:0] d, 
    input [1:0] sel, 
    output [7:0] q 
);
    wire [7:0] t1,t2,t3;
    my_dff8 g1(.clk(clk),.d(d),.q(t1));
    my_dff8 g2(.clk(clk),.d(t1),.q(t2));
    my_dff8 g3(.clk(clk),.d(t2),.q(t3));
    
    always@(*) begin 
        case(sel)
         2'b00 : q = d;
         2'b01 : q = t1;
         2'b10  : q = t2;
         2'b11  :  q= t3;
            
        endcase 
    end

endmodule
