# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
pwd
# C:/questasim64_10.7c/examples/VERILOG CODES/GATE LEVEL/ENCODER 4 TO 2
ls
# ENCODER_4TO2.v     transcript  vsim.wlf    
# encoder schematic  vsim.dbg    work        
vlog ENCODER_4TO2.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:15:46 on Aug 27,2025
# vlog -reportprogress 300 ENCODER_4TO2.v "+acc" 
# -- Compiling module ENCODER_4TO2
# -- Compiling module ENCODER_4TO2_tb
# 
# Top level modules:
# 	ENCODER_4TO2_tb
# End time: 21:15:47 on Aug 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim ENCODER_4TO2_tb
# vsim ENCODER_4TO2_tb 
# Start time: 21:15:56 on Aug 27,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.ENCODER_4TO2_tb(fast)
# Loading work.ENCODER_4TO2(fast)
run -all
# d[3]=1 d[2]=0 d[1]=0 d[0]=0 y[2]=1 y[1]=1 Time=0
# d[3]=0 d[2]=1 d[1]=0 d[0]=0 y[2]=1 y[1]=0 Time=10
# d[3]=0 d[2]=0 d[1]=1 d[0]=0 y[2]=0 y[1]=1 Time=20
# d[3]=0 d[2]=0 d[1]=0 d[0]=1 y[2]=0 y[1]=0 Time=30
quit -sim
# End time: 21:16:26 on Aug 27,2025, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
