// generated by newgenasym  Mon Aug 30 20:08:55 2004


module sg8002ca (clk, oe);
    output clk;
    input oe;


    initial
        begin
        end

endmodule
