
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf3_readInputs'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf3_readInputs
Automatically selected td_fused_top_tdf3_readInputs as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf3_readInputs

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf3_readInputs
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:468$274 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:460$259 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:452$244 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:444$237 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:436$230 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:428$215 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:420$200 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:412$193 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:404$186 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:396$180 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:388$164 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:380$148 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:370$137 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:360$126 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:352$114 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:344$102 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:334$91 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:324$80 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:316$78 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:308$70 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:300$66 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:292$62 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:284$60 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:276$58 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:234$27 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:222$15 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:210$7 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:198$3 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:190$1 in module td_fused_top_tdf3_readInputs.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 29 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:0$341'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 5'00001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:0$341'.
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:531$305'.
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:468$274'.
     1/5: $5\ap_NS_fsm[4:0]
     2/5: $4\ap_NS_fsm[4:0]
     3/5: $3\ap_NS_fsm[4:0]
     4/5: $2\ap_NS_fsm[4:0]
     5/5: $1\ap_NS_fsm[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:460$259'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:452$244'.
     1/1: $1\indices_12_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:444$237'.
     1/1: $1\indices_12_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:436$230'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:428$215'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:420$200'.
     1/1: $1\indices_01_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:412$193'.
     1/1: $1\indices_01_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:404$186'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:396$180'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:388$164'.
     1/1: $1\ifmap_vec_0_0_we1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:380$148'.
     1/1: $1\ifmap_vec_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:370$137'.
     1/2: $2\ifmap_vec_0_0_d1[15:0]
     2/2: $1\ifmap_vec_0_0_d1[15:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:360$126'.
     1/2: $2\ifmap_vec_0_0_d0[15:0]
     2/2: $1\ifmap_vec_0_0_d0[15:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:352$114'.
     1/1: $1\ifmap_vec_0_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:344$102'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:334$91'.
     1/2: $2\ifmap_vec_0_0_address1[4:0]
     2/2: $1\ifmap_vec_0_0_address1[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:324$80'.
     1/2: $2\ifmap_vec_0_0_address0[4:0]
     2/2: $1\ifmap_vec_0_0_address0[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:316$78'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:308$70'.
     1/1: $1\ap_phi_mux_kk_0_i_i_phi_fu_182_p4[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:300$66'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:292$62'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:284$60'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:276$58'.
     1/1: $1\ap_condition_pp0_exit_iter0_state3[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:270$54'.
     1/1: $0\icmp_ln25_reg_457[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:262$48'.
     1/3: $0\select_ln33_17_reg_482[15:0]
     2/3: $0\select_ln33_16_reg_477[15:0]
     3/3: $0\empty_117_reg_471[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:254$46'.
     1/3: $0\is_padding_reg_442[0:0]
     2/3: $0\col_coord_reg_437[15:0]
     3/3: $0\trunc_ln165_reg_432[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:248$44'.
     1/1: $0\add_ln32_reg_452[13:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:242$36'.
     1/1: $0\add_ln25_reg_466[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:234$27'.
     1/1: $0\kk_0_i_i_reg_178[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:222$15'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:210$7'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:198$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:190$1'.
     1/1: $0\ap_CS_fsm[4:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_block_state1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:531$305'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_NS_fsm' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:468$274'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_read' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:460$259'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_out_write' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:452$244'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_out_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:444$237'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:436$230'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_read' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:428$215'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_out_write' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:420$200'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_out_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:412$193'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:404$186'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\in_data_ce0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:396$180'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_we1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:388$164'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_we0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:380$148'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_d1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:370$137'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_d0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:360$126'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_ce1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:352$114'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:344$102'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_address1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:334$91'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_address0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:324$80'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_ready' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:316$78'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_phi_mux_kk_0_i_i_phi_fu_182_p4' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:308$70'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_idle_pp0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:300$66'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_idle' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:292$62'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_done' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:284$60'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_condition_pp0_exit_iter0_state3' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:276$58'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf3_readInputs.\icmp_ln25_reg_457' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:270$54'.
  created $dff cell `$procdff$528' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\empty_117_reg_471' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:262$48'.
  created $dff cell `$procdff$529' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\select_ln33_16_reg_477' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:262$48'.
  created $dff cell `$procdff$530' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\select_ln33_17_reg_482' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:262$48'.
  created $dff cell `$procdff$531' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\trunc_ln165_reg_432' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:254$46'.
  created $dff cell `$procdff$532' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\col_coord_reg_437' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:254$46'.
  created $dff cell `$procdff$533' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\is_padding_reg_442' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:254$46'.
  created $dff cell `$procdff$534' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\add_ln32_reg_452' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:248$44'.
  created $dff cell `$procdff$535' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\add_ln25_reg_466' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:242$36'.
  created $dff cell `$procdff$536' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\kk_0_i_i_reg_178' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:234$27'.
  created $dff cell `$procdff$537' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:222$15'.
  created $dff cell `$procdff$538' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:210$7'.
  created $dff cell `$procdff$539' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_done_reg' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:198$3'.
  created $dff cell `$procdff$540' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_CS_fsm' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:190$1'.
  created $dff cell `$procdff$541' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:0$341'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:531$305'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:468$274'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:468$274'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:460$259'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:460$259'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:452$244'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:452$244'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:444$237'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:444$237'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:436$230'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:436$230'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:428$215'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:428$215'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:420$200'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:420$200'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:412$193'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:412$193'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:404$186'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:404$186'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:396$180'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:396$180'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:388$164'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:388$164'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:380$148'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:380$148'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:370$137'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:370$137'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:360$126'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:360$126'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:352$114'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:352$114'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:344$102'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:344$102'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:334$91'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:334$91'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:324$80'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:324$80'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:316$78'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:316$78'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:308$70'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:308$70'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:300$66'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:300$66'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:292$62'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:292$62'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:284$60'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:284$60'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:276$58'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:276$58'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:270$54'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:270$54'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:262$48'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:262$48'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:254$46'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:254$46'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:248$44'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:248$44'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:242$36'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:242$36'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:234$27'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:234$27'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:222$15'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:222$15'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:210$7'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:210$7'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:198$3'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:198$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:190$1'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:190$1'.
Cleaned up 49 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf3_readInputs.
<suppressed ~226 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf3_readInputs.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
<suppressed ~324 debug messages>
Removed a total of 108 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf3_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$356.
    dead port 1/2 on $mux $procmux$404.
    dead port 2/2 on $mux $procmux$404.
    dead port 1/2 on $mux $procmux$431.
    dead port 2/2 on $mux $procmux$353.
    dead port 1/2 on $mux $procmux$446.
    dead port 2/2 on $mux $procmux$347.
    dead port 2/2 on $mux $procmux$376.
    dead port 1/2 on $mux $procmux$455.
    dead port 1/2 on $mux $procmux$407.
    dead port 2/2 on $mux $procmux$407.
    dead port 1/2 on $mux $procmux$392.
    dead port 2/2 on $mux $procmux$392.
    dead port 2/2 on $mux $procmux$366.
    dead port 1/2 on $mux $procmux$422.
    dead port 1/2 on $mux $procmux$395.
    dead port 2/2 on $mux $procmux$395.
    dead port 2/2 on $mux $procmux$358.
Removed 18 multiplexer ports.
<suppressed ~38 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
    New ctrl vector for $pmux cell $procmux$379: { $procmux$377_CMP $procmux$367_CMP $auto$opt_reduce.cc:134:opt_mux$545 $procmux$380_CMP }
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
Performed a total of 1 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$541 ($dff) from module td_fused_top_tdf3_readInputs (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 5'00001).
Adding SRST signal on $procdff$540 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$517_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$539 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$509_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$550 ($sdff) from module td_fused_top_tdf3_readInputs (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$538 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$504_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$554 ($sdff) from module td_fused_top_tdf3_readInputs (D = $procmux$504_Y, Q = \ap_enable_reg_pp0_iter1).
Adding EN signal on $procdff$537 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$499_Y, Q = \kk_0_i_i_reg_178).
Adding EN signal on $procdff$536 ($dff) from module td_fused_top_tdf3_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:505$303_Y, Q = \add_ln25_reg_466).
Adding EN signal on $procdff$532 ($dff) from module td_fused_top_tdf3_readInputs (D = \indices_01_dout [5:0], Q = \trunc_ln165_reg_432).
Adding EN signal on $procdff$531 ($dff) from module td_fused_top_tdf3_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:587$337_Y, Q = \select_ln33_17_reg_482).
Adding SRST signal on $auto$ff.cc:262:slice$563 ($dffe) from module td_fused_top_tdf3_readInputs (D = \bitcast_ln32_9_fu_401_p1, Q = \select_ln33_17_reg_482, rval = 16'0000000000000000).
Adding EN signal on $procdff$530 ($dff) from module td_fused_top_tdf3_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:585$335_Y, Q = \select_ln33_16_reg_477).
Adding SRST signal on $auto$ff.cc:262:slice$565 ($dffe) from module td_fused_top_tdf3_readInputs (D = \bitcast_ln32_8_fu_380_p1, Q = \select_ln33_16_reg_477, rval = 16'0000000000000000).
Adding EN signal on $procdff$529 ($dff) from module td_fused_top_tdf3_readInputs (D = \kk_0_i_i_reg_178 [4:0], Q = \empty_117_reg_471).
Adding EN signal on $procdff$528 ($dff) from module td_fused_top_tdf3_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:561$325_Y, Q = \icmp_ln25_reg_457).
Adding EN signal on $procdff$533 ($dff) from module td_fused_top_tdf3_readInputs (D = \indices_12_dout, Q = \col_coord_reg_437).
Adding EN signal on $procdff$535 ($dff) from module td_fused_top_tdf3_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:507$304_Y, Q = \add_ln32_reg_452).
Adding EN signal on $procdff$534 ($dff) from module td_fused_top_tdf3_readInputs (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_readInputs.v:569$326_Y, Q = \is_padding_reg_442).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf3_readInputs..
Removed 26 unused cells and 473 unused wires.
<suppressed ~36 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf3_readInputs.
<suppressed ~2 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf3_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~21 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf3_readInputs..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf3_readInputs.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf3_readInputs ===

   Number of wires:                150
   Number of wire bits:           1075
   Number of public wires:         100
   Number of public wire bits:     969
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 93
     $add                           20
     $and                           12
     $dffe                          55
     $eq                            31
     $gt                            32
     $mux                          169
     $not                            8
     $or                            24
     $pmux                           5
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                           6
     $sdffce                        32
     $sdffe                          2
     $sub                           13

End of script. Logfile hash: b17815c928, CPU: user 0.16s system 0.01s, MEM: 14.77 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 38% 2x read_verilog (0 sec), 25% 4x opt_expr (0 sec), ...
