Info: Generated by version: 19.2 build 57
Info: Starting: Create simulation model
Info: qsys-generate /home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div --family="Stratix 10" --part=1SX280HN2F43E2VG
Info: Float_Div.fp_functions_0: /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/dspba/backend/linux64 -target Stratix10 -frequency 250 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -faithfulRounding -speedgrade 2 FPDiv 8 23 0
Info: Float_Div.fp_functions_0: /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/dspba/backend/linux64 -target Stratix10 -frequency 250 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -faithfulRounding -speedgrade 2 FPDiv 8 23 0
Info: Float_Div: "Transforming system: Float_Div"
Info: Float_Div: "Naming system components in system: Float_Div"
Info: Float_Div: "Processing generation queue"
Info: Float_Div: "Generating: Float_Div"
Info: Float_Div: "Generating: Float_Div_altera_fp_functions_191_j5x7yay"
Info: fp_functions_0: /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/dspba/backend/linux64 -target Stratix10 -frequency 250 -name Float_Div_altera_fp_functions_191_j5x7yay -noChanValid -enable -enableHardFP 1 -printMachineReadable -lang VHDL -faithfulRounding -speedgrade 2 FPDiv 8 23 0
Info: fp_functions_0: Latency on Stratix 10 is 25 cycles
Info: fp_functions_0: DSP Blocks Used: 5
Info: fp_functions_0: LUTs Used: 681
Info: fp_functions_0: Memory Bits Used: 32768
Info: fp_functions_0: Memory Blocks Used: 3
Info: Float_Div: Done "Float_Div" with 2 modules, 7 files
Info: Generating the following file(s) for MODELSIM simulator in /home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div/sim/ directory:
Info: 	common/modelsim_files.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div/sim/ directory:
Info: 	common/vcsmx_files.tcl
Info: Generating the following file(s) for VCS simulator in /home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div/sim/ directory:
Info: 	common/vcs_files.tcl
Info: Generating the following file(s) for RIVIERA simulator in /home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div/sim/ directory:
Info: 	common/riviera_files.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div/sim/ directory:
Info: 	common/ncsim_files.tcl
Info: Generating the following file(s) for XCELIUM simulator in /home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div/sim/ directory:
Info: 	common/xcelium_files.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --system-file=/home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div.ip --output-directory=/home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCSMX simulator in /home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for RIVIERA simulator in /home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Generating the following file(s) for NCSIM simulator in /home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for XCELIUM simulator in /home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div/sim/ directory:
Info: 	xcelium/cds.lib
Info: 	xcelium/hdl.var
Info: 	xcelium/xcelium_setup.sh
Info: 	2 .cds.lib files in xcelium/cds_libs/ directory
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div.ip --block-symbol-file --output-directory=/home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div --family="Stratix 10" --part=1SX280HN2F43E2VG
Info: Float_Div.fp_functions_0: /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/dspba/backend/linux64 -target Stratix10 -frequency 250 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -faithfulRounding -speedgrade 2 FPDiv 8 23 0
Info: Float_Div.fp_functions_0: /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/dspba/backend/linux64 -target Stratix10 -frequency 250 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -faithfulRounding -speedgrade 2 FPDiv 8 23 0
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div.ip --synthesis=VERILOG --greybox --output-directory=/home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div --family="Stratix 10" --part=1SX280HN2F43E2VG
Info: Float_Div.fp_functions_0: /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/dspba/backend/linux64 -target Stratix10 -frequency 250 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -faithfulRounding -speedgrade 2 FPDiv 8 23 0
Info: Float_Div.fp_functions_0: /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/dspba/backend/linux64 -target Stratix10 -frequency 250 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -faithfulRounding -speedgrade 2 FPDiv 8 23 0
Info: Float_Div: "Transforming system: Float_Div"
Info: Float_Div: "Naming system components in system: Float_Div"
Info: Float_Div: "Processing generation queue"
Info: Float_Div: "Generating: Float_Div"
Info: Float_Div: "Generating: Float_Div_altera_fp_functions_191_j5x7yay"
Info: fp_functions_0: /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /glob/development-tools/versions/fpgasupportstack/d5005/2.0.1/inteldevstack/quartus/dspba/backend/linux64 -target Stratix10 -frequency 250 -name Float_Div_altera_fp_functions_191_j5x7yay -noChanValid -enable -enableHardFP 1 -printMachineReadable -lang VHDL -faithfulRounding -speedgrade 2 FPDiv 8 23 0
Info: fp_functions_0: Latency on Stratix 10 is 25 cycles
Info: fp_functions_0: DSP Blocks Used: 5
Info: fp_functions_0: LUTs Used: 681
Info: fp_functions_0: Memory Bits Used: 32768
Info: fp_functions_0: Memory Blocks Used: 3
Info: Float_Div: Done "Float_Div" with 2 modules, 7 files
Info: Generating third-party timing and resource estimation model ...
Info: Done generating third-party timing and resource estimation model.
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: IP-XACT
Info: qsys-generate /home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div.ip --synthesis=VERILOG --ipxact --output-directory=/home/u59671/project/ECE554-RayTracing-TeamKEVIN/Hardware/FloatIP/Float_Div --family="Stratix 10" --part=1SX280HN2F43E2VG
Info: Finished: IP-XACT
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in Float_Div. No files generated.
Info: Finished: Generate IP Core Documentation
