C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/hdmi_gt_controller_v1_0_8
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap hdmi_gt_controller_v1_0_8 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/hdmi_gt_controller_v1_0_8
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog  -L hdmi_gt_controller_v1_0_8 +incdir+C:\Users\18019\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -work hdmi_gt_controller_v1_0_8 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/hdmi_gt_controller_v1_0_8/.cxl.verilog.hdmi_gt_controller_v1_0_8.hdmi_gt_controller_v1_0_8.nt64.cmf
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog  -L hdmi_gt_controller_v1_0_8 +incdir+C:\Users\18019\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -sv -svinputport=relaxed -work hdmi_gt_controller_v1_0_8 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/hdmi_gt_controller_v1_0_8/.cxl.systemverilog.hdmi_gt_controller_v1_0_8.hdmi_gt_controller_v1_0_8.nt64.cmf
