{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764462128765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764462128765 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 29 21:22:08 2025 " "Processing started: Sat Nov 29 21:22:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764462128765 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764462128765 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AC -c AC " "Command: quartus_map --read_settings_files=on --write_settings_files=off AC -c AC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764462128765 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764462129124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ac.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ac.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AC " "Found entity 1: AC" {  } { { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764462129165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764462129165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flaglogic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flaglogic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 flagLogic " "Found entity 1: flagLogic" {  } { { "flagLogic.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/flagLogic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764462129166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764462129166 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AC " "Elaborating entity \"AC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764462129185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagLogic flagLogic:inst27 " "Elaborating entity \"flagLogic\" for hierarchy \"flagLogic:inst27\"" {  } { { "AC.bdf" "inst27" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 768 160 256 864 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764462129193 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1764462129582 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764462129786 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764462129786 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764462129843 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764462129843 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764462129843 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764462129843 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764462129896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 29 21:22:09 2025 " "Processing ended: Sat Nov 29 21:22:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764462129896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764462129896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764462129896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764462129896 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 1  " "Quartus II Flow was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764462130510 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764462131484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764462131485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 29 21:22:11 2025 " "Processing started: Sat Nov 29 21:22:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764462131485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1764462131485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AC -c AC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AC -c AC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1764462131485 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1764462131598 ""}
{ "Info" "0" "" "Project  = AC" {  } {  } 0 0 "Project  = AC" 0 0 "Fitter" 0 0 1764462131598 ""}
{ "Info" "0" "" "Revision = AC" {  } {  } 0 0 "Revision = AC" 0 0 "Fitter" 0 0 1764462131598 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1764462131666 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "AC EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design AC" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1764462131751 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1764462131783 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1764462131783 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764462131846 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764462131856 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1764462132034 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1764462132034 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1764462132034 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764462132036 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764462132036 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764462132036 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764462132036 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764462132036 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1764462132036 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1764462132037 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "No exact pin location assignment(s) for 20 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Z " "Pin Z not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { Z } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 80 1072 1248 96 "Z" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Z } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764462132248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "N " "Pin N not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { N } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 48 1072 1248 64 "N" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764462132248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[7\] " "Pin OUT\[7\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { OUT[7] } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 112 1072 1248 128 "OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764462132248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[6\] " "Pin OUT\[6\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { OUT[6] } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 112 1072 1248 128 "OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764462132248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[5\] " "Pin OUT\[5\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { OUT[5] } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 112 1072 1248 128 "OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764462132248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[4\] " "Pin OUT\[4\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { OUT[4] } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 112 1072 1248 128 "OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764462132248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[3\] " "Pin OUT\[3\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { OUT[3] } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 112 1072 1248 128 "OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764462132248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[2\] " "Pin OUT\[2\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { OUT[2] } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 112 1072 1248 128 "OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764462132248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[1\] " "Pin OUT\[1\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { OUT[1] } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 112 1072 1248 128 "OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764462132248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OUT\[0\] " "Pin OUT\[0\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { OUT[0] } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 112 1072 1248 128 "OUT" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764462132248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[7\] " "Pin IN\[7\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { IN[7] } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 80 72 240 96 "IN" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764462132248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[6\] " "Pin IN\[6\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { IN[6] } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 80 72 240 96 "IN" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764462132248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[5\] " "Pin IN\[5\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { IN[5] } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 80 72 240 96 "IN" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764462132248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[4\] " "Pin IN\[4\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { IN[4] } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 80 72 240 96 "IN" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764462132248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[3\] " "Pin IN\[3\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { IN[3] } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 80 72 240 96 "IN" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764462132248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[2\] " "Pin IN\[2\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { IN[2] } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 80 72 240 96 "IN" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764462132248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[1\] " "Pin IN\[1\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { IN[1] } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 80 72 240 96 "IN" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764462132248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IN\[0\] " "Pin IN\[0\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { IN[0] } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 80 72 240 96 "IN" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764462132248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 112 72 240 128 "clk" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764462132248 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Pin Reset not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { Reset } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 48 72 240 64 "Reset" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764462132248 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1764462132248 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AC.sdc " "Synopsys Design Constraints File file not found: 'AC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1764462132457 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1764462132458 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1764462132459 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1764462132459 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1764462132459 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1764462132475 ""}  } { { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 112 72 240 128 "clk" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764462132475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Automatically promoted node Reset~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1764462132476 ""}  } { { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 48 72 240 64 "Reset" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764462132476 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764462132810 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764462132811 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764462132811 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764462132811 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764462132811 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764462132812 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764462132818 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1764462132818 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764462132818 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 2.5V 8 10 0 " "Number of I/O pins in group: 18 (unused VREF, 2.5V VCCIO, 8 input, 10 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1764462132820 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1764462132820 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1764462132820 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764462132820 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764462132820 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764462132820 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764462132820 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764462132820 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764462132820 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764462132820 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764462132820 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764462132820 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764462132820 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1764462132820 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1764462132820 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764462132830 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764462133800 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764462133833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764462133841 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764462133996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764462133996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764462134381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X33_Y9 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X33_Y9" {  } { { "loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X33_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X33_Y9"} 22 0 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1764462134773 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764462134773 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764462134806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1764462134806 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1764462134806 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1764462134806 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1764462134813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764462134886 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764462135057 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764462135133 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764462135295 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764462135681 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V J7 " "Pin clk uses I/O standard 2.5 V at J7" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 112 72 240 128 "clk" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1764462135908 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Reset 2.5 V J6 " "Pin Reset uses I/O standard 2.5 V at J6" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { Reset } } } { "AC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/AC.bdf" { { 48 72 240 64 "Reset" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1764462135908 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1764462135908 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/output_files/AC.fit.smsg " "Generated suppressed messages file C:/Users/joaop/UFRGS/Circuitos/TRFINAL/acumulador/output_files/AC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764462135978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5037 " "Peak virtual memory: 5037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764462136310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 29 21:22:16 2025 " "Processing ended: Sat Nov 29 21:22:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764462136310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764462136310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764462136310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764462136310 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus II Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764462136926 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1764462137678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764462137678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 29 21:22:17 2025 " "Processing started: Sat Nov 29 21:22:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764462137678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1764462137678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AC -c AC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AC -c AC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1764462137678 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1764462138402 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1764462138419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764462138698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 29 21:22:18 2025 " "Processing ended: Sat Nov 29 21:22:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764462138698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764462138698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764462138698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1764462138698 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus II Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1764462139325 ""}
