From 9c04a26c483b8bdaafd4767af692c5c8ae149069 Mon Sep 17 00:00:00 2001
From: Fugang Duan <b38611@freescale.com>
Date: Mon, 4 May 2015 13:58:31 +0800
Subject: [PATCH 0490/1221] MLK-10807 ARM: dts: imx6ul-evk: correct the uart2
 cts/rts pin config

Correct the uart2 cts/rts pin config.

Signed-off-by: Fugang Duan <B38611@freescale.com>
[zou:Original patch taken from
git.freescale.com/imx/fsl-arm-yocto-bsp.git-b imx-3.14.52-1.1.0_ga]
Signed-off-by: zou cao <cao.zou@windriver.com>
---
 arch/arm/boot/dts/imx6ul-evk.dts |   16 ++++++++--------
 1 files changed, 8 insertions(+), 8 deletions(-)

diff --git a/arch/arm/boot/dts/imx6ul-evk.dts b/arch/arm/boot/dts/imx6ul-evk.dts
index 122877d..502db0d 100755
--- a/arch/arm/boot/dts/imx6ul-evk.dts
+++ b/arch/arm/boot/dts/imx6ul-evk.dts
@@ -350,19 +350,19 @@
 
 		pinctrl_uart2: uart2grp {
 			fsl,pins = <
-				MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX 0x1b0b1
-				MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX 0x1b0b1
-				MX6UL_PAD_UART2_CTS_B__UART2_DCE_CTS  0x1b0b1
-				MX6UL_PAD_UART2_RTS_B__UART2_DCE_RTS  0x1b0b1
+				MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	0x1b0b1
+				MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	0x1b0b1
+				MX6UL_PAD_UART3_RX_DATA__UART2_DCE_RTS	0x1b0b1
+				MX6UL_PAD_UART3_TX_DATA__UART2_DCE_CTS	0x1b0b1
 			>;
 		};
 
 		pinctrl_uart2dte: uart2dtegrp {
 			fsl,pins = <
-				MX6UL_PAD_UART2_TX_DATA__UART2_DTE_RX 0x1b0b1
-				MX6UL_PAD_UART2_RX_DATA__UART2_DTE_TX 0x1b0b1
-				MX6UL_PAD_UART2_CTS_B__UART2_DTE_RTS  0x1b0b1
-				MX6UL_PAD_UART2_RTS_B__UART2_DTE_CTS  0x1b0b1
+				MX6UL_PAD_UART2_TX_DATA__UART2_DTE_RX	0x1b0b1
+				MX6UL_PAD_UART2_RX_DATA__UART2_DTE_TX	0x1b0b1
+				MX6UL_PAD_UART3_RX_DATA__UART2_DTE_CTS	0x1b0b1
+				MX6UL_PAD_UART3_TX_DATA__UART2_DTE_RTS	0x1b0b1
 			>;
 		};
 
-- 
1.7.5.4

