Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Feb  6 21:35:49 2024
| Host         : Kosana running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   132 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    21 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              80 |           38 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            3 |
| Yes          | No                    | No                     |             372 |          104 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------+--------------------+------------------+----------------+--------------+
|  Clock Signal  |                     Enable Signal                     |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------+--------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                       | rst_IBUF           |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | input_logic/cnt                                       |                    |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | output_logic/cnt[0]_i_2_n_0                           | output_logic/clear |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | redudant_filters_instances[3].redudant_filters/b_s[2] |                    |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG | redudant_filters_instances[0].redudant_filters/b_s[4] |                    |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG | redudant_filters_instances[0].redudant_filters/b_s[3] |                    |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | redudant_filters_instances[0].redudant_filters/b_s[2] |                    |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | redudant_filters_instances[0].redudant_filters/b_s[1] |                    |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | redudant_filters_instances[0].redudant_filters/b_s[0] |                    |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | redudant_filters_instances[2].redudant_filters/b_s[0] |                    |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG | redudant_filters_instances[2].redudant_filters/b_s[1] |                    |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG | redudant_filters_instances[2].redudant_filters/b_s[3] |                    |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG | redudant_filters_instances[2].redudant_filters/b_s[4] |                    |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG | redudant_filters_instances[2].redudant_filters/b_s[2] |                    |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG | redudant_filters_instances[3].redudant_filters/b_s[0] |                    |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG | redudant_filters_instances[3].redudant_filters/b_s[3] |                    |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG | redudant_filters_instances[3].redudant_filters/b_s[1] |                    |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG | redudant_filters_instances[1].redudant_filters/b_s[4] |                    |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | redudant_filters_instances[1].redudant_filters/b_s[3] |                    |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | redudant_filters_instances[1].redudant_filters/b_s[1] |                    |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG | redudant_filters_instances[1].redudant_filters/b_s[0] |                    |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG | redudant_filters_instances[1].redudant_filters/b_s[2] |                    |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG | redudant_filters_instances[3].redudant_filters/b_s[4] |                    |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG |                                                       |                    |               38 |             80 |         2.11 |
+----------------+-------------------------------------------------------+--------------------+------------------+----------------+--------------+


