{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 10:55:16 2013 " "Info: Processing started: Wed Apr 03 10:55:16 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sub_2bits_while -c sub_2bits_while --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sub_2bits_while -c sub_2bits_while --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_2bits_while.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sub_2bits_while.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_2bits_while-logica " "Info: Found design unit 1: sub_2bits_while-logica" {  } { { "sub_2bits_while.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Pratica_6/sub_2bits_while/sub_2bits_while.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sub_2bits_while " "Info: Found entity 1: sub_2bits_while" {  } { { "sub_2bits_while.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Pratica_6/sub_2bits_while/sub_2bits_while.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "sub_2bits_while " "Info: Elaborating entity \"sub_2bits_while\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Erro sub_2bits_while.vhd(16) " "Warning (10631): VHDL Process Statement warning at sub_2bits_while.vhd(16): inferring latch(es) for signal or variable \"Erro\", which holds its previous value in one or more paths through the process" {  } { { "sub_2bits_while.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Pratica_6/sub_2bits_while/sub_2bits_while.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "couti sub_2bits_while.vhd(16) " "Warning (10631): VHDL Process Statement warning at sub_2bits_while.vhd(16): inferring latch(es) for signal or variable \"couti\", which holds its previous value in one or more paths through the process" {  } { { "sub_2bits_while.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Pratica_6/sub_2bits_while/sub_2bits_while.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "couti\[0\] sub_2bits_while.vhd(17) " "Warning (10873): Using initial value X (don't care) for net \"couti\[0\]\" at sub_2bits_while.vhd(17)" {  } { { "sub_2bits_while.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Pratica_6/sub_2bits_while/sub_2bits_while.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Erro sub_2bits_while.vhd(16) " "Info (10041): Inferred latch for \"Erro\" at sub_2bits_while.vhd(16)" {  } { { "sub_2bits_while.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Pratica_6/sub_2bits_while/sub_2bits_while.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Erro\$latch " "Warning: LATCH primitive \"Erro\$latch\" is permanently disabled" {  } { { "sub_2bits_while.vhd" "" { Text "C:/Users/Thiago/Desktop/Work/Pratica_6/sub_2bits_while/sub_2bits_while.vhd" 16 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 4 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 10:55:17 2013 " "Info: Processing ended: Wed Apr 03 10:55:17 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
