{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "bcda6887-a862-4c4d-8037-71dd0317c884",
   "metadata": {},
   "source": [
    "# Blinky\n",
    "\n",
    "This blinky variant simply toggles a LED when a counter unit reaches  certain value. First, we import the necessary cyHDL API:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "74e5f891-d992-41e9-a9c8-5b63f8480d9b",
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "sys.path.insert(0, \"../..\")\n",
    "from cyhdl import *"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e7cc08a6-6359-4484-b4de-562e58fec3e2",
   "metadata": {},
   "source": [
    "We define a basic type `Bool` and a `Register` type of with 8:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "06370e1e-7f98-4969-8d6e-ab6f96b8d3a5",
   "metadata": {},
   "outputs": [],
   "source": [
    "Bool = Signal.Type(bool)\n",
    "Register = Signal.Type(intbv, 10)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f156a43f-b271-487a-8808-8221a69a6fab",
   "metadata": {},
   "source": [
    "Finally, we define a hardware block with a few pins and a `cfg` register:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "46fb6eba-6542-4934-a414-61605d0ab1dc",
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def blinky(clk   : ClkSignal,\n",
    "           en    : Bool,\n",
    "           reset : ResetSignal,\n",
    "           outp  : Bool.Output,\n",
    "           cfg   : Register  ):\n",
    "\n",
    "    counter = Signal(intbv(0)[16:])\n",
    "    val = Bool(0)\n",
    "    \n",
    "    @always_seq(clk.posedge, reset)\n",
    "    def worker():\n",
    "        # When enable set, set counter's .next value to incremented\n",
    "            \n",
    "        if counter[:8] == cfg[8:]:\n",
    "            val.next = ~val # remember: assign signals using .next! \n",
    "            counter.next = 0\n",
    "        elif en:\n",
    "            counter.next = counter + 1\n",
    "\n",
    "            \n",
    "    # This is a simple list of primitives. A .wireup is a simple assignment outside\n",
    "    # a process\n",
    "    logic = [\n",
    "        outp.wireup(val)\n",
    "            ]\n",
    "    \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ca668d81-c19b-42c8-9081-05ed85f2bea5",
   "metadata": {},
   "source": [
    "## Testing/simulating the unit\n",
    "\n",
    "In order to simulate the functionality of the blinky unit, we need to build a test bench - like virtual peripherals stimulating and probing the pins of the unit under test (`uut`).\n",
    "\n",
    "We use an external simulator (GHDL or Icarus Verilog) in this configuration. The testbench including the uut is emit to the target HDL and passed on to the chosen simulator backend. There is no co-simulation taking place in this scenario.\n",
    "\n",
    "Because the testbench code is transpiled to HDL, a `@block` decorator is present. Note that a testbench executed in native Python (using a different `Sim` simulator backend) would omit that decorator.\n",
    "\n",
    "Because Signal classes can depend on the simulator, future compatible practise is to use the simulator signal class members as top level signals in the test bench. Because writing portable testbenches is of a more complex subject, we stick with the static variant below:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "658f8e5e-2a26-409c-83b7-2f0e8478ffdb",
   "metadata": {},
   "outputs": [],
   "source": [
    "from myirl.test.ghdl import GHDL as Sim\n",
    "#from myirl.test.icarus import ICARUS as Sim\n",
    "from cyrite.simulation import sim\n",
    "\n",
    "@sim.testbench(Sim, time_unit = 'ns')\n",
    "@block\n",
    "def testbench():\n",
    "    clk = Sim.ClkSignal()\n",
    "    reset = Sim.ResetSignal(1, 1, isasync = False)\n",
    "    \n",
    "    assert reset.init == True\n",
    "    \n",
    "    ce = Sim.Signal(bool())\n",
    "    \n",
    "    led = Sim.Signal(bool())\n",
    "    \n",
    "    a = Sim.Signal(intbv()[10:])\n",
    "\n",
    "    uut = blinky(clk = clk, en = ce, reset = reset, outp = led, cfg = a)\n",
    "\n",
    "    @always(delay(2))\n",
    "    def clkgen():\n",
    "        clk.next = ~ clk\n",
    "\n",
    "    @sequence\n",
    "    def main():\n",
    "        yield delay(1)\n",
    "        assert reset == True\n",
    "        yield delay(20)\n",
    "        a.next = 6\n",
    "        yield delay(10)\n",
    "        reset.next = False\n",
    "        yield delay(10)\n",
    "        assert led == False  # XXX Not on CXXRTL simulator\n",
    "        ce.next = True\n",
    "        yield delay(20)\n",
    "        print(\"Wait for output to toggle\")\n",
    "        # This waits for a rising edge of the led signal:\n",
    "        yield led.posedge # XXX non-portable to CXXRTL simulator\n",
    "        print(\"Output toggled\")\n",
    "        yield delay(50)\n",
    "        print(\"Simulation finished\")\n",
    "        raise StopSimulation\n",
    "\n",
    "    return locals()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8b629fa4-b2cf-45b0-af13-73a1e1fa702d",
   "metadata": {},
   "source": [
    "This test bench simply waits for the `led` output to become high using a `yield sig.posedge` construct.\n",
    "\n",
    "A few important things to note:\n",
    "   * A .posedge or .negedge event waiter using yield is not portable among all simulator back ends and is only guaranteed to work via a target language\n",
    "   * Always terminate the simulation with a `raise StopSimulation` statement, otherwise simulation may keep running in some simulation back ends\n",
    "   * The @block decorator is necessary when a translation of the testbench to another language occurs. This is not the case with a co-simulation setup, where the testbench is not translated to another HDL, like the CXXRTL simulator backend\n",
    "   \n",
    "Finally, we instance the testbench and run it:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "8752be1f-3585-4f33-bad3-dc7ed6798304",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "../../myirl/kernel/_types.py:542: UserWarning: Non-ClkSignal 'led' edge event reference.\n",
      "You might want to use ClkSignal instead.\n",
      "  base.warnings.warn(\"Non-ClkSignal '%s'\" % obj.identifier + \\\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " Writing 'blinky' to file /tmp/blinky.vhdl \n",
      "Warning: Implicit truncation of ADD(counter, C:1) result\n",
      " Writing 'testbench' to file /tmp/testbench.vhdl \n",
      " Creating library file /tmp/module_defs.vhdl \n",
      "DEBUG_FILES ['/tmp/blinky.vhdl', '/tmp/testbench.vhdl', '/tmp/module_defs.vhdl']\n",
      "==== COSIM stdout ====\n",
      "analyze /home/testing/src/myhdl2/myirl/targets/../test/vhdl/txt_util.vhdl\n",
      "analyze /home/testing/src/myhdl2/myirl/targets/libmyirl.vhdl\n",
      "analyze /tmp/blinky.vhdl\n",
      "analyze /tmp/testbench.vhdl\n",
      "elaborate testbench\n",
      "\n",
      "==== COSIM stdout ====\n",
      "Wait for output to toggle\n",
      "Output toggled\n",
      "Simulation finished\n",
      "simulation stopped @6236ns\n",
      "\n"
     ]
    }
   ],
   "source": [
    "def test_simulation(n):\n",
    "    t = testbench()\n",
    "    t.run(n, debug = True, wavetrace = \"testbench.vcd\")\n",
    "    return t\n",
    "\n",
    "t = test_simulation(20000)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "19fbd227-8694-4edf-b1f4-004083456102",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "-- File generated from source:\n",
      "--     ../../myirl/emulation/myhdl.py\n",
      "-- (c) 2016-2022 section5.ch\n",
      "-- Modifications may be lost, edit the source file instead.\n",
      "\n",
      "library IEEE;\n",
      "use IEEE.std_logic_1164.all;\n",
      "use IEEE.numeric_std.all;\n",
      "\n",
      "library work;\n",
      "\n",
      "use work.txt_util.all;\n",
      "use work.myirl_conversion.all;\n",
      "\n",
      "entity testbench is\n",
      "end entity testbench;\n",
      "\n",
      "architecture myhdl_emulation of testbench is\n",
      "    -- Local type declarations\n",
      "    -- Signal declarations\n",
      "    signal led : std_ulogic;\n",
      "    signal clk_c209 : std_ulogic := '0';\n",
      "    signal ce : std_ulogic;\n",
      "    signal reset : std_ulogic := '1';\n",
      "    signal a : unsigned(9 downto 0);\n",
      "begin\n",
      "    \n",
      "    -- Instance blinky\n",
      "    inst_blinky_0: entity work.blinky\n",
      "    port map (\n",
      "        clk => clk_c209,\n",
      "        en => ce,\n",
      "        reset => reset,\n",
      "        outp => led,\n",
      "        cfg => a\n",
      "    );\n",
      "    \n",
      "clkgen:\n",
      "    clk_c209 <= not clk_c209 after 2.000000 ns;\n",
      "    \n",
      "    \n",
      "main:\n",
      "    process\n",
      "    begin\n",
      "        wait for 1 ns;\n",
      "        assert (reset = '1')\n",
      "            report \"Failed in /tmp/ipykernel_17255/1582023645.py:testbench():28\" severity failure;\n",
      "        wait for 20 ns;\n",
      "        a <= \"0000000110\";\n",
      "        wait for 10 ns;\n",
      "        reset <= '0';\n",
      "        wait for 10 ns;\n",
      "        assert (led = '0')\n",
      "            report \"Failed in /tmp/ipykernel_17255/1582023645.py:testbench():34\" severity failure;\n",
      "        ce <= '1';\n",
      "        wait for 20 ns;\n",
      "        print(\"Wait for output to toggle\");\n",
      "        wait until rising_edge(led);\n",
      "        print(\"Output toggled\");\n",
      "        wait for 50 ns;\n",
      "        print(\"Simulation finished\");\n",
      "        std.env.stop;\n",
      "        wait;\n",
      "    end process;\n",
      "end architecture myhdl_emulation;\n",
      "\n"
     ]
    }
   ],
   "source": [
    "!cat /tmp/testbench.vhdl"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "567ceb09-1ae3-432e-bf5d-22346a7338a0",
   "metadata": {},
   "source": [
    "## Advanced simulation\n",
    "\n",
    "The above check for a rising signal is a little cheap. We would like to verify a real blink timing.\n",
    "Moreover, there are non-HDL simulation back ends that do not transpile the code as noted. To easily switch between various simulation and synthesis targets, a top level design module class is the better investment into the future of possibly growing complexity of the design.\n",
    "\n",
    "In particular, when designs get big, simulation can slow down. A way to speed this up is using a less timing precise but faster running edition of compiled logic using the CXXRTL backend of yosys.\n",
    "\n",
    "Due to its architecture and lack of built-in delta stepping capabilities, a statement such as the above `yield led.posedge` is not allowed in this context.\n",
    "\n",
    "See [Simulation](simulation.ipynb) on how complex simulation designs are set up."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
