

================================================================
== Vitis HLS Report for 'FIR_filter'
================================================================
* Date:           Sun Nov 23 23:46:12 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_Halfband_v1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.281 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.24>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n" [FIR_HLS.cpp:63]   --->   Operation 7 'read' 'x_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln66 = sext i16 %x_n_read" [FIR_HLS.cpp:66]   --->   Operation 8 'sext' 'sext_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_122_load = load i16 %p_ZL19H_filter_FIR_kernel_122" [FIR_HLS.cpp:71]   --->   Operation 9 'load' 'p_ZL19H_filter_FIR_kernel_122_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i16 %p_ZL19H_filter_FIR_kernel_122_load" [FIR_HLS.cpp:71]   --->   Operation 10 'sext' 'sext_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_121_load = load i16 %p_ZL19H_filter_FIR_kernel_121" [FIR_HLS.cpp:71]   --->   Operation 11 'load' 'p_ZL19H_filter_FIR_kernel_121_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln71_7 = sext i16 %p_ZL19H_filter_FIR_kernel_121_load" [FIR_HLS.cpp:71]   --->   Operation 12 'sext' 'sext_ln71_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_120_load = load i16 %p_ZL19H_filter_FIR_kernel_120" [FIR_HLS.cpp:71]   --->   Operation 13 'load' 'p_ZL19H_filter_FIR_kernel_120_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln71_8 = sext i16 %p_ZL19H_filter_FIR_kernel_120_load" [FIR_HLS.cpp:71]   --->   Operation 14 'sext' 'sext_ln71_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_119_load = load i16 %p_ZL19H_filter_FIR_kernel_119" [FIR_HLS.cpp:71]   --->   Operation 15 'load' 'p_ZL19H_filter_FIR_kernel_119_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln71_9 = sext i16 %p_ZL19H_filter_FIR_kernel_119_load" [FIR_HLS.cpp:71]   --->   Operation 16 'sext' 'sext_ln71_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_118_load = load i16 %p_ZL19H_filter_FIR_kernel_118" [FIR_HLS.cpp:71]   --->   Operation 17 'load' 'p_ZL19H_filter_FIR_kernel_118_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln71_10 = sext i16 %p_ZL19H_filter_FIR_kernel_118_load" [FIR_HLS.cpp:71]   --->   Operation 18 'sext' 'sext_ln71_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_117_load = load i16 %p_ZL19H_filter_FIR_kernel_117" [FIR_HLS.cpp:71]   --->   Operation 19 'load' 'p_ZL19H_filter_FIR_kernel_117_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln71_11 = sext i16 %p_ZL19H_filter_FIR_kernel_117_load" [FIR_HLS.cpp:71]   --->   Operation 20 'sext' 'sext_ln71_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_116_load = load i16 %p_ZL19H_filter_FIR_kernel_116" [FIR_HLS.cpp:71]   --->   Operation 21 'load' 'p_ZL19H_filter_FIR_kernel_116_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln71_12 = sext i16 %p_ZL19H_filter_FIR_kernel_116_load" [FIR_HLS.cpp:71]   --->   Operation 22 'sext' 'sext_ln71_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_115_load = load i16 %p_ZL19H_filter_FIR_kernel_115" [FIR_HLS.cpp:71]   --->   Operation 23 'load' 'p_ZL19H_filter_FIR_kernel_115_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln71_13 = sext i16 %p_ZL19H_filter_FIR_kernel_115_load" [FIR_HLS.cpp:71]   --->   Operation 24 'sext' 'sext_ln71_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_114_load = load i16 %p_ZL19H_filter_FIR_kernel_114" [FIR_HLS.cpp:71]   --->   Operation 25 'load' 'p_ZL19H_filter_FIR_kernel_114_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln71_14 = sext i16 %p_ZL19H_filter_FIR_kernel_114_load" [FIR_HLS.cpp:71]   --->   Operation 26 'sext' 'sext_ln71_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_113_load = load i16 %p_ZL19H_filter_FIR_kernel_113" [FIR_HLS.cpp:71]   --->   Operation 27 'load' 'p_ZL19H_filter_FIR_kernel_113_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln71_15 = sext i16 %p_ZL19H_filter_FIR_kernel_113_load" [FIR_HLS.cpp:71]   --->   Operation 28 'sext' 'sext_ln71_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_112_load = load i16 %p_ZL19H_filter_FIR_kernel_112" [FIR_HLS.cpp:71]   --->   Operation 29 'load' 'p_ZL19H_filter_FIR_kernel_112_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln71_16 = sext i16 %p_ZL19H_filter_FIR_kernel_112_load" [FIR_HLS.cpp:71]   --->   Operation 30 'sext' 'sext_ln71_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_111_load = load i16 %p_ZL19H_filter_FIR_kernel_111" [FIR_HLS.cpp:71]   --->   Operation 31 'load' 'p_ZL19H_filter_FIR_kernel_111_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln71_17 = sext i16 %p_ZL19H_filter_FIR_kernel_111_load" [FIR_HLS.cpp:71]   --->   Operation 32 'sext' 'sext_ln71_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_110_load = load i16 %p_ZL19H_filter_FIR_kernel_110" [FIR_HLS.cpp:71]   --->   Operation 33 'load' 'p_ZL19H_filter_FIR_kernel_110_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln71_18 = sext i16 %p_ZL19H_filter_FIR_kernel_110_load" [FIR_HLS.cpp:71]   --->   Operation 34 'sext' 'sext_ln71_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_109_load = load i16 %p_ZL19H_filter_FIR_kernel_109" [FIR_HLS.cpp:71]   --->   Operation 35 'load' 'p_ZL19H_filter_FIR_kernel_109_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_108_load = load i16 %p_ZL19H_filter_FIR_kernel_108" [FIR_HLS.cpp:71]   --->   Operation 36 'load' 'p_ZL19H_filter_FIR_kernel_108_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln71_20 = sext i16 %p_ZL19H_filter_FIR_kernel_108_load" [FIR_HLS.cpp:71]   --->   Operation 37 'sext' 'sext_ln71_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_107_load = load i16 %p_ZL19H_filter_FIR_kernel_107" [FIR_HLS.cpp:71]   --->   Operation 38 'load' 'p_ZL19H_filter_FIR_kernel_107_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln71_21 = sext i16 %p_ZL19H_filter_FIR_kernel_107_load" [FIR_HLS.cpp:71]   --->   Operation 39 'sext' 'sext_ln71_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_106_load = load i16 %p_ZL19H_filter_FIR_kernel_106" [FIR_HLS.cpp:71]   --->   Operation 40 'load' 'p_ZL19H_filter_FIR_kernel_106_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_105_load = load i16 %p_ZL19H_filter_FIR_kernel_105" [FIR_HLS.cpp:71]   --->   Operation 41 'load' 'p_ZL19H_filter_FIR_kernel_105_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln71_23 = sext i16 %p_ZL19H_filter_FIR_kernel_105_load" [FIR_HLS.cpp:71]   --->   Operation 42 'sext' 'sext_ln71_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_104_load = load i16 %p_ZL19H_filter_FIR_kernel_104" [FIR_HLS.cpp:71]   --->   Operation 43 'load' 'p_ZL19H_filter_FIR_kernel_104_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_103_load = load i16 %p_ZL19H_filter_FIR_kernel_103" [FIR_HLS.cpp:71]   --->   Operation 44 'load' 'p_ZL19H_filter_FIR_kernel_103_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln71_25 = sext i16 %p_ZL19H_filter_FIR_kernel_103_load" [FIR_HLS.cpp:71]   --->   Operation 45 'sext' 'sext_ln71_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_102_load = load i16 %p_ZL19H_filter_FIR_kernel_102" [FIR_HLS.cpp:71]   --->   Operation 46 'load' 'p_ZL19H_filter_FIR_kernel_102_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_101_load = load i16 %p_ZL19H_filter_FIR_kernel_101" [FIR_HLS.cpp:71]   --->   Operation 47 'load' 'p_ZL19H_filter_FIR_kernel_101_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln71_26 = sext i16 %p_ZL19H_filter_FIR_kernel_101_load" [FIR_HLS.cpp:71]   --->   Operation 48 'sext' 'sext_ln71_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_100_load = load i16 %p_ZL19H_filter_FIR_kernel_100" [FIR_HLS.cpp:71]   --->   Operation 49 'load' 'p_ZL19H_filter_FIR_kernel_100_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln71_27 = sext i16 %p_ZL19H_filter_FIR_kernel_100_load" [FIR_HLS.cpp:71]   --->   Operation 50 'sext' 'sext_ln71_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_99_load = load i16 %p_ZL19H_filter_FIR_kernel_99" [FIR_HLS.cpp:71]   --->   Operation 51 'load' 'p_ZL19H_filter_FIR_kernel_99_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_98_load = load i16 %p_ZL19H_filter_FIR_kernel_98" [FIR_HLS.cpp:71]   --->   Operation 52 'load' 'p_ZL19H_filter_FIR_kernel_98_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_97_load = load i16 %p_ZL19H_filter_FIR_kernel_97" [FIR_HLS.cpp:71]   --->   Operation 53 'load' 'p_ZL19H_filter_FIR_kernel_97_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln71_30 = sext i16 %p_ZL19H_filter_FIR_kernel_97_load" [FIR_HLS.cpp:71]   --->   Operation 54 'sext' 'sext_ln71_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_96_load = load i16 %p_ZL19H_filter_FIR_kernel_96" [FIR_HLS.cpp:71]   --->   Operation 55 'load' 'p_ZL19H_filter_FIR_kernel_96_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln71_31 = sext i16 %p_ZL19H_filter_FIR_kernel_96_load" [FIR_HLS.cpp:71]   --->   Operation 56 'sext' 'sext_ln71_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_95_load = load i16 %p_ZL19H_filter_FIR_kernel_95" [FIR_HLS.cpp:71]   --->   Operation 57 'load' 'p_ZL19H_filter_FIR_kernel_95_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln71_32 = sext i16 %p_ZL19H_filter_FIR_kernel_95_load" [FIR_HLS.cpp:71]   --->   Operation 58 'sext' 'sext_ln71_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_94_load = load i16 %p_ZL19H_filter_FIR_kernel_94" [FIR_HLS.cpp:71]   --->   Operation 59 'load' 'p_ZL19H_filter_FIR_kernel_94_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_93_load = load i16 %p_ZL19H_filter_FIR_kernel_93" [FIR_HLS.cpp:71]   --->   Operation 60 'load' 'p_ZL19H_filter_FIR_kernel_93_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln71_34 = sext i16 %p_ZL19H_filter_FIR_kernel_93_load" [FIR_HLS.cpp:71]   --->   Operation 61 'sext' 'sext_ln71_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_92_load = load i16 %p_ZL19H_filter_FIR_kernel_92" [FIR_HLS.cpp:71]   --->   Operation 62 'load' 'p_ZL19H_filter_FIR_kernel_92_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_91_load = load i16 %p_ZL19H_filter_FIR_kernel_91" [FIR_HLS.cpp:71]   --->   Operation 63 'load' 'p_ZL19H_filter_FIR_kernel_91_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_90_load = load i16 %p_ZL19H_filter_FIR_kernel_90" [FIR_HLS.cpp:71]   --->   Operation 64 'load' 'p_ZL19H_filter_FIR_kernel_90_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln71_37 = sext i16 %p_ZL19H_filter_FIR_kernel_90_load" [FIR_HLS.cpp:71]   --->   Operation 65 'sext' 'sext_ln71_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_89_load = load i16 %p_ZL19H_filter_FIR_kernel_89" [FIR_HLS.cpp:71]   --->   Operation 66 'load' 'p_ZL19H_filter_FIR_kernel_89_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_88_load = load i16 %p_ZL19H_filter_FIR_kernel_88" [FIR_HLS.cpp:71]   --->   Operation 67 'load' 'p_ZL19H_filter_FIR_kernel_88_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln71_39 = sext i16 %p_ZL19H_filter_FIR_kernel_88_load" [FIR_HLS.cpp:71]   --->   Operation 68 'sext' 'sext_ln71_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_87_load = load i16 %p_ZL19H_filter_FIR_kernel_87" [FIR_HLS.cpp:71]   --->   Operation 69 'load' 'p_ZL19H_filter_FIR_kernel_87_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_86_load = load i16 %p_ZL19H_filter_FIR_kernel_86" [FIR_HLS.cpp:71]   --->   Operation 70 'load' 'p_ZL19H_filter_FIR_kernel_86_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln71_41 = sext i16 %p_ZL19H_filter_FIR_kernel_86_load" [FIR_HLS.cpp:71]   --->   Operation 71 'sext' 'sext_ln71_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_85_load = load i16 %p_ZL19H_filter_FIR_kernel_85" [FIR_HLS.cpp:71]   --->   Operation 72 'load' 'p_ZL19H_filter_FIR_kernel_85_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln71_42 = sext i16 %p_ZL19H_filter_FIR_kernel_85_load" [FIR_HLS.cpp:71]   --->   Operation 73 'sext' 'sext_ln71_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_84_load = load i16 %p_ZL19H_filter_FIR_kernel_84" [FIR_HLS.cpp:71]   --->   Operation 74 'load' 'p_ZL19H_filter_FIR_kernel_84_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_83_load = load i16 %p_ZL19H_filter_FIR_kernel_83" [FIR_HLS.cpp:71]   --->   Operation 75 'load' 'p_ZL19H_filter_FIR_kernel_83_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln71_44 = sext i16 %p_ZL19H_filter_FIR_kernel_83_load" [FIR_HLS.cpp:71]   --->   Operation 76 'sext' 'sext_ln71_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_82_load = load i16 %p_ZL19H_filter_FIR_kernel_82" [FIR_HLS.cpp:71]   --->   Operation 77 'load' 'p_ZL19H_filter_FIR_kernel_82_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln71_45 = sext i16 %p_ZL19H_filter_FIR_kernel_82_load" [FIR_HLS.cpp:71]   --->   Operation 78 'sext' 'sext_ln71_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_81_load = load i16 %p_ZL19H_filter_FIR_kernel_81" [FIR_HLS.cpp:71]   --->   Operation 79 'load' 'p_ZL19H_filter_FIR_kernel_81_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_80_load = load i16 %p_ZL19H_filter_FIR_kernel_80" [FIR_HLS.cpp:71]   --->   Operation 80 'load' 'p_ZL19H_filter_FIR_kernel_80_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln71_47 = sext i16 %p_ZL19H_filter_FIR_kernel_80_load" [FIR_HLS.cpp:71]   --->   Operation 81 'sext' 'sext_ln71_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_79_load = load i16 %p_ZL19H_filter_FIR_kernel_79" [FIR_HLS.cpp:71]   --->   Operation 82 'load' 'p_ZL19H_filter_FIR_kernel_79_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_78_load = load i16 %p_ZL19H_filter_FIR_kernel_78" [FIR_HLS.cpp:71]   --->   Operation 83 'load' 'p_ZL19H_filter_FIR_kernel_78_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln71_49 = sext i16 %p_ZL19H_filter_FIR_kernel_78_load" [FIR_HLS.cpp:71]   --->   Operation 84 'sext' 'sext_ln71_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_77_load = load i16 %p_ZL19H_filter_FIR_kernel_77" [FIR_HLS.cpp:71]   --->   Operation 85 'load' 'p_ZL19H_filter_FIR_kernel_77_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_76_load = load i16 %p_ZL19H_filter_FIR_kernel_76" [FIR_HLS.cpp:71]   --->   Operation 86 'load' 'p_ZL19H_filter_FIR_kernel_76_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_75_load = load i16 %p_ZL19H_filter_FIR_kernel_75" [FIR_HLS.cpp:71]   --->   Operation 87 'load' 'p_ZL19H_filter_FIR_kernel_75_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln71_52 = sext i16 %p_ZL19H_filter_FIR_kernel_75_load" [FIR_HLS.cpp:71]   --->   Operation 88 'sext' 'sext_ln71_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_74_load = load i16 %p_ZL19H_filter_FIR_kernel_74" [FIR_HLS.cpp:71]   --->   Operation 89 'load' 'p_ZL19H_filter_FIR_kernel_74_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln71_53 = sext i16 %p_ZL19H_filter_FIR_kernel_74_load" [FIR_HLS.cpp:71]   --->   Operation 90 'sext' 'sext_ln71_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_73_load = load i16 %p_ZL19H_filter_FIR_kernel_73" [FIR_HLS.cpp:71]   --->   Operation 91 'load' 'p_ZL19H_filter_FIR_kernel_73_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_72_load = load i16 %p_ZL19H_filter_FIR_kernel_72" [FIR_HLS.cpp:71]   --->   Operation 92 'load' 'p_ZL19H_filter_FIR_kernel_72_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln71_55 = sext i16 %p_ZL19H_filter_FIR_kernel_72_load" [FIR_HLS.cpp:71]   --->   Operation 93 'sext' 'sext_ln71_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_71_load = load i16 %p_ZL19H_filter_FIR_kernel_71" [FIR_HLS.cpp:71]   --->   Operation 94 'load' 'p_ZL19H_filter_FIR_kernel_71_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln71_56 = sext i16 %p_ZL19H_filter_FIR_kernel_71_load" [FIR_HLS.cpp:71]   --->   Operation 95 'sext' 'sext_ln71_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_70_load = load i16 %p_ZL19H_filter_FIR_kernel_70" [FIR_HLS.cpp:71]   --->   Operation 96 'load' 'p_ZL19H_filter_FIR_kernel_70_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln71_57 = sext i16 %p_ZL19H_filter_FIR_kernel_70_load" [FIR_HLS.cpp:71]   --->   Operation 97 'sext' 'sext_ln71_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_69_load = load i16 %p_ZL19H_filter_FIR_kernel_69" [FIR_HLS.cpp:71]   --->   Operation 98 'load' 'p_ZL19H_filter_FIR_kernel_69_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_68_load = load i16 %p_ZL19H_filter_FIR_kernel_68" [FIR_HLS.cpp:71]   --->   Operation 99 'load' 'p_ZL19H_filter_FIR_kernel_68_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln71_59 = sext i16 %p_ZL19H_filter_FIR_kernel_68_load" [FIR_HLS.cpp:71]   --->   Operation 100 'sext' 'sext_ln71_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_67_load = load i16 %p_ZL19H_filter_FIR_kernel_67" [FIR_HLS.cpp:71]   --->   Operation 101 'load' 'p_ZL19H_filter_FIR_kernel_67_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_66_load = load i16 %p_ZL19H_filter_FIR_kernel_66" [FIR_HLS.cpp:71]   --->   Operation 102 'load' 'p_ZL19H_filter_FIR_kernel_66_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln71_61 = sext i16 %p_ZL19H_filter_FIR_kernel_66_load" [FIR_HLS.cpp:71]   --->   Operation 103 'sext' 'sext_ln71_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_65_load = load i16 %p_ZL19H_filter_FIR_kernel_65" [FIR_HLS.cpp:71]   --->   Operation 104 'load' 'p_ZL19H_filter_FIR_kernel_65_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln71_62 = sext i16 %p_ZL19H_filter_FIR_kernel_65_load" [FIR_HLS.cpp:71]   --->   Operation 105 'sext' 'sext_ln71_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_64_load = load i16 %p_ZL19H_filter_FIR_kernel_64" [FIR_HLS.cpp:71]   --->   Operation 106 'load' 'p_ZL19H_filter_FIR_kernel_64_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_63_load = load i16 %p_ZL19H_filter_FIR_kernel_63" [FIR_HLS.cpp:71]   --->   Operation 107 'load' 'p_ZL19H_filter_FIR_kernel_63_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_62_load = load i16 %p_ZL19H_filter_FIR_kernel_62" [FIR_HLS.cpp:71]   --->   Operation 108 'load' 'p_ZL19H_filter_FIR_kernel_62_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln71_65 = sext i16 %p_ZL19H_filter_FIR_kernel_62_load" [FIR_HLS.cpp:71]   --->   Operation 109 'sext' 'sext_ln71_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_61_load = load i16 %p_ZL19H_filter_FIR_kernel_61" [FIR_HLS.cpp:71]   --->   Operation 110 'load' 'p_ZL19H_filter_FIR_kernel_61_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln71_66 = sext i16 %p_ZL19H_filter_FIR_kernel_61_load" [FIR_HLS.cpp:71]   --->   Operation 111 'sext' 'sext_ln71_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_60_load = load i16 %p_ZL19H_filter_FIR_kernel_60" [FIR_HLS.cpp:71]   --->   Operation 112 'load' 'p_ZL19H_filter_FIR_kernel_60_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_59_load = load i16 %p_ZL19H_filter_FIR_kernel_59" [FIR_HLS.cpp:71]   --->   Operation 113 'load' 'p_ZL19H_filter_FIR_kernel_59_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_58_load = load i16 %p_ZL19H_filter_FIR_kernel_58" [FIR_HLS.cpp:71]   --->   Operation 114 'load' 'p_ZL19H_filter_FIR_kernel_58_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln71_69 = sext i16 %p_ZL19H_filter_FIR_kernel_58_load" [FIR_HLS.cpp:71]   --->   Operation 115 'sext' 'sext_ln71_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_57_load = load i16 %p_ZL19H_filter_FIR_kernel_57" [FIR_HLS.cpp:71]   --->   Operation 116 'load' 'p_ZL19H_filter_FIR_kernel_57_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln71_70 = sext i16 %p_ZL19H_filter_FIR_kernel_57_load" [FIR_HLS.cpp:71]   --->   Operation 117 'sext' 'sext_ln71_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_56_load = load i16 %p_ZL19H_filter_FIR_kernel_56" [FIR_HLS.cpp:71]   --->   Operation 118 'load' 'p_ZL19H_filter_FIR_kernel_56_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_55_load = load i16 %p_ZL19H_filter_FIR_kernel_55" [FIR_HLS.cpp:71]   --->   Operation 119 'load' 'p_ZL19H_filter_FIR_kernel_55_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln71_72 = sext i16 %p_ZL19H_filter_FIR_kernel_55_load" [FIR_HLS.cpp:71]   --->   Operation 120 'sext' 'sext_ln71_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_54_load = load i16 %p_ZL19H_filter_FIR_kernel_54" [FIR_HLS.cpp:71]   --->   Operation 121 'load' 'p_ZL19H_filter_FIR_kernel_54_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_53_load = load i16 %p_ZL19H_filter_FIR_kernel_53" [FIR_HLS.cpp:71]   --->   Operation 122 'load' 'p_ZL19H_filter_FIR_kernel_53_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln71_74 = sext i16 %p_ZL19H_filter_FIR_kernel_53_load" [FIR_HLS.cpp:71]   --->   Operation 123 'sext' 'sext_ln71_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_52_load = load i16 %p_ZL19H_filter_FIR_kernel_52" [FIR_HLS.cpp:71]   --->   Operation 124 'load' 'p_ZL19H_filter_FIR_kernel_52_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln71_75 = sext i16 %p_ZL19H_filter_FIR_kernel_52_load" [FIR_HLS.cpp:71]   --->   Operation 125 'sext' 'sext_ln71_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_51_load = load i16 %p_ZL19H_filter_FIR_kernel_51" [FIR_HLS.cpp:71]   --->   Operation 126 'load' 'p_ZL19H_filter_FIR_kernel_51_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln71_76 = sext i16 %p_ZL19H_filter_FIR_kernel_51_load" [FIR_HLS.cpp:71]   --->   Operation 127 'sext' 'sext_ln71_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_50_load = load i16 %p_ZL19H_filter_FIR_kernel_50" [FIR_HLS.cpp:71]   --->   Operation 128 'load' 'p_ZL19H_filter_FIR_kernel_50_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_49_load = load i16 %p_ZL19H_filter_FIR_kernel_49" [FIR_HLS.cpp:71]   --->   Operation 129 'load' 'p_ZL19H_filter_FIR_kernel_49_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln71_78 = sext i16 %p_ZL19H_filter_FIR_kernel_49_load" [FIR_HLS.cpp:71]   --->   Operation 130 'sext' 'sext_ln71_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_48_load = load i16 %p_ZL19H_filter_FIR_kernel_48" [FIR_HLS.cpp:71]   --->   Operation 131 'load' 'p_ZL19H_filter_FIR_kernel_48_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln71_79 = sext i16 %p_ZL19H_filter_FIR_kernel_48_load" [FIR_HLS.cpp:71]   --->   Operation 132 'sext' 'sext_ln71_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_47_load = load i16 %p_ZL19H_filter_FIR_kernel_47" [FIR_HLS.cpp:71]   --->   Operation 133 'load' 'p_ZL19H_filter_FIR_kernel_47_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_46_load = load i16 %p_ZL19H_filter_FIR_kernel_46" [FIR_HLS.cpp:71]   --->   Operation 134 'load' 'p_ZL19H_filter_FIR_kernel_46_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_45_load = load i16 %p_ZL19H_filter_FIR_kernel_45" [FIR_HLS.cpp:71]   --->   Operation 135 'load' 'p_ZL19H_filter_FIR_kernel_45_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln71_82 = sext i16 %p_ZL19H_filter_FIR_kernel_45_load" [FIR_HLS.cpp:71]   --->   Operation 136 'sext' 'sext_ln71_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_44_load = load i16 %p_ZL19H_filter_FIR_kernel_44" [FIR_HLS.cpp:71]   --->   Operation 137 'load' 'p_ZL19H_filter_FIR_kernel_44_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_43_load = load i16 %p_ZL19H_filter_FIR_kernel_43" [FIR_HLS.cpp:71]   --->   Operation 138 'load' 'p_ZL19H_filter_FIR_kernel_43_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln71_84 = sext i16 %p_ZL19H_filter_FIR_kernel_43_load" [FIR_HLS.cpp:71]   --->   Operation 139 'sext' 'sext_ln71_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_42_load = load i16 %p_ZL19H_filter_FIR_kernel_42" [FIR_HLS.cpp:71]   --->   Operation 140 'load' 'p_ZL19H_filter_FIR_kernel_42_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_41_load = load i16 %p_ZL19H_filter_FIR_kernel_41" [FIR_HLS.cpp:71]   --->   Operation 141 'load' 'p_ZL19H_filter_FIR_kernel_41_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln71_86 = sext i16 %p_ZL19H_filter_FIR_kernel_41_load" [FIR_HLS.cpp:71]   --->   Operation 142 'sext' 'sext_ln71_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_40_load = load i16 %p_ZL19H_filter_FIR_kernel_40" [FIR_HLS.cpp:71]   --->   Operation 143 'load' 'p_ZL19H_filter_FIR_kernel_40_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln71_87 = sext i16 %p_ZL19H_filter_FIR_kernel_40_load" [FIR_HLS.cpp:71]   --->   Operation 144 'sext' 'sext_ln71_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_39_load = load i16 %p_ZL19H_filter_FIR_kernel_39" [FIR_HLS.cpp:71]   --->   Operation 145 'load' 'p_ZL19H_filter_FIR_kernel_39_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_38_load = load i16 %p_ZL19H_filter_FIR_kernel_38" [FIR_HLS.cpp:71]   --->   Operation 146 'load' 'p_ZL19H_filter_FIR_kernel_38_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln71_89 = sext i16 %p_ZL19H_filter_FIR_kernel_38_load" [FIR_HLS.cpp:71]   --->   Operation 147 'sext' 'sext_ln71_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_37_load = load i16 %p_ZL19H_filter_FIR_kernel_37" [FIR_HLS.cpp:71]   --->   Operation 148 'load' 'p_ZL19H_filter_FIR_kernel_37_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln71_90 = sext i16 %p_ZL19H_filter_FIR_kernel_37_load" [FIR_HLS.cpp:71]   --->   Operation 149 'sext' 'sext_ln71_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_36_load = load i16 %p_ZL19H_filter_FIR_kernel_36" [FIR_HLS.cpp:71]   --->   Operation 150 'load' 'p_ZL19H_filter_FIR_kernel_36_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_35_load = load i16 %p_ZL19H_filter_FIR_kernel_35" [FIR_HLS.cpp:71]   --->   Operation 151 'load' 'p_ZL19H_filter_FIR_kernel_35_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln71_92 = sext i16 %p_ZL19H_filter_FIR_kernel_35_load" [FIR_HLS.cpp:71]   --->   Operation 152 'sext' 'sext_ln71_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_34_load = load i16 %p_ZL19H_filter_FIR_kernel_34" [FIR_HLS.cpp:71]   --->   Operation 153 'load' 'p_ZL19H_filter_FIR_kernel_34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_33_load = load i16 %p_ZL19H_filter_FIR_kernel_33" [FIR_HLS.cpp:71]   --->   Operation 154 'load' 'p_ZL19H_filter_FIR_kernel_33_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln71_94 = sext i16 %p_ZL19H_filter_FIR_kernel_33_load" [FIR_HLS.cpp:71]   --->   Operation 155 'sext' 'sext_ln71_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_32_load = load i16 %p_ZL19H_filter_FIR_kernel_32" [FIR_HLS.cpp:71]   --->   Operation 156 'load' 'p_ZL19H_filter_FIR_kernel_32_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_31_load = load i16 %p_ZL19H_filter_FIR_kernel_31" [FIR_HLS.cpp:71]   --->   Operation 157 'load' 'p_ZL19H_filter_FIR_kernel_31_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_30_load = load i16 %p_ZL19H_filter_FIR_kernel_30" [FIR_HLS.cpp:71]   --->   Operation 158 'load' 'p_ZL19H_filter_FIR_kernel_30_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln71_97 = sext i16 %p_ZL19H_filter_FIR_kernel_30_load" [FIR_HLS.cpp:71]   --->   Operation 159 'sext' 'sext_ln71_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_29_load = load i16 %p_ZL19H_filter_FIR_kernel_29" [FIR_HLS.cpp:71]   --->   Operation 160 'load' 'p_ZL19H_filter_FIR_kernel_29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_28_load = load i16 %p_ZL19H_filter_FIR_kernel_28" [FIR_HLS.cpp:71]   --->   Operation 161 'load' 'p_ZL19H_filter_FIR_kernel_28_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln71_99 = sext i16 %p_ZL19H_filter_FIR_kernel_28_load" [FIR_HLS.cpp:71]   --->   Operation 162 'sext' 'sext_ln71_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_27_load = load i16 %p_ZL19H_filter_FIR_kernel_27" [FIR_HLS.cpp:71]   --->   Operation 163 'load' 'p_ZL19H_filter_FIR_kernel_27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln71_100 = sext i16 %p_ZL19H_filter_FIR_kernel_27_load" [FIR_HLS.cpp:71]   --->   Operation 164 'sext' 'sext_ln71_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_26_load = load i16 %p_ZL19H_filter_FIR_kernel_26" [FIR_HLS.cpp:71]   --->   Operation 165 'load' 'p_ZL19H_filter_FIR_kernel_26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln71_101 = sext i16 %p_ZL19H_filter_FIR_kernel_26_load" [FIR_HLS.cpp:71]   --->   Operation 166 'sext' 'sext_ln71_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_25_load = load i16 %p_ZL19H_filter_FIR_kernel_25" [FIR_HLS.cpp:71]   --->   Operation 167 'load' 'p_ZL19H_filter_FIR_kernel_25_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_24_load = load i16 %p_ZL19H_filter_FIR_kernel_24" [FIR_HLS.cpp:71]   --->   Operation 168 'load' 'p_ZL19H_filter_FIR_kernel_24_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_23_load = load i16 %p_ZL19H_filter_FIR_kernel_23" [FIR_HLS.cpp:71]   --->   Operation 169 'load' 'p_ZL19H_filter_FIR_kernel_23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln71_104 = sext i16 %p_ZL19H_filter_FIR_kernel_23_load" [FIR_HLS.cpp:71]   --->   Operation 170 'sext' 'sext_ln71_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_22_load = load i16 %p_ZL19H_filter_FIR_kernel_22" [FIR_HLS.cpp:71]   --->   Operation 171 'load' 'p_ZL19H_filter_FIR_kernel_22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln71_105 = sext i16 %p_ZL19H_filter_FIR_kernel_22_load" [FIR_HLS.cpp:71]   --->   Operation 172 'sext' 'sext_ln71_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_21_load = load i16 %p_ZL19H_filter_FIR_kernel_21" [FIR_HLS.cpp:71]   --->   Operation 173 'load' 'p_ZL19H_filter_FIR_kernel_21_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_20_load = load i16 %p_ZL19H_filter_FIR_kernel_20" [FIR_HLS.cpp:71]   --->   Operation 174 'load' 'p_ZL19H_filter_FIR_kernel_20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln71_106 = sext i16 %p_ZL19H_filter_FIR_kernel_20_load" [FIR_HLS.cpp:71]   --->   Operation 175 'sext' 'sext_ln71_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_19_load = load i16 %p_ZL19H_filter_FIR_kernel_19" [FIR_HLS.cpp:71]   --->   Operation 176 'load' 'p_ZL19H_filter_FIR_kernel_19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_18_load = load i16 %p_ZL19H_filter_FIR_kernel_18" [FIR_HLS.cpp:71]   --->   Operation 177 'load' 'p_ZL19H_filter_FIR_kernel_18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln71_108 = sext i16 %p_ZL19H_filter_FIR_kernel_18_load" [FIR_HLS.cpp:71]   --->   Operation 178 'sext' 'sext_ln71_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_17_load = load i16 %p_ZL19H_filter_FIR_kernel_17" [FIR_HLS.cpp:71]   --->   Operation 179 'load' 'p_ZL19H_filter_FIR_kernel_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_16_load = load i16 %p_ZL19H_filter_FIR_kernel_16" [FIR_HLS.cpp:71]   --->   Operation 180 'load' 'p_ZL19H_filter_FIR_kernel_16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln71_110 = sext i16 %p_ZL19H_filter_FIR_kernel_16_load" [FIR_HLS.cpp:71]   --->   Operation 181 'sext' 'sext_ln71_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_15_load = load i16 %p_ZL19H_filter_FIR_kernel_15" [FIR_HLS.cpp:71]   --->   Operation 182 'load' 'p_ZL19H_filter_FIR_kernel_15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln71_111 = sext i16 %p_ZL19H_filter_FIR_kernel_15_load" [FIR_HLS.cpp:71]   --->   Operation 183 'sext' 'sext_ln71_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_14_load = load i16 %p_ZL19H_filter_FIR_kernel_14" [FIR_HLS.cpp:71]   --->   Operation 184 'load' 'p_ZL19H_filter_FIR_kernel_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_13_load = load i16 %p_ZL19H_filter_FIR_kernel_13" [FIR_HLS.cpp:71]   --->   Operation 185 'load' 'p_ZL19H_filter_FIR_kernel_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln71_113 = sext i16 %p_ZL19H_filter_FIR_kernel_13_load" [FIR_HLS.cpp:71]   --->   Operation 186 'sext' 'sext_ln71_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_12_load = load i16 %p_ZL19H_filter_FIR_kernel_12" [FIR_HLS.cpp:71]   --->   Operation 187 'load' 'p_ZL19H_filter_FIR_kernel_12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln71_114 = sext i16 %p_ZL19H_filter_FIR_kernel_12_load" [FIR_HLS.cpp:71]   --->   Operation 188 'sext' 'sext_ln71_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_11_load = load i16 %p_ZL19H_filter_FIR_kernel_11" [FIR_HLS.cpp:71]   --->   Operation 189 'load' 'p_ZL19H_filter_FIR_kernel_11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln71_115 = sext i16 %p_ZL19H_filter_FIR_kernel_11_load" [FIR_HLS.cpp:71]   --->   Operation 190 'sext' 'sext_ln71_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_10_load = load i16 %p_ZL19H_filter_FIR_kernel_10" [FIR_HLS.cpp:71]   --->   Operation 191 'load' 'p_ZL19H_filter_FIR_kernel_10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln71_116 = sext i16 %p_ZL19H_filter_FIR_kernel_10_load" [FIR_HLS.cpp:71]   --->   Operation 192 'sext' 'sext_ln71_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_9_load = load i16 %p_ZL19H_filter_FIR_kernel_9" [FIR_HLS.cpp:71]   --->   Operation 193 'load' 'p_ZL19H_filter_FIR_kernel_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln71_117 = sext i16 %p_ZL19H_filter_FIR_kernel_9_load" [FIR_HLS.cpp:71]   --->   Operation 194 'sext' 'sext_ln71_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_8_load = load i16 %p_ZL19H_filter_FIR_kernel_8" [FIR_HLS.cpp:71]   --->   Operation 195 'load' 'p_ZL19H_filter_FIR_kernel_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln71_118 = sext i16 %p_ZL19H_filter_FIR_kernel_8_load" [FIR_HLS.cpp:71]   --->   Operation 196 'sext' 'sext_ln71_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_7_load = load i16 %p_ZL19H_filter_FIR_kernel_7" [FIR_HLS.cpp:71]   --->   Operation 197 'load' 'p_ZL19H_filter_FIR_kernel_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln71_119 = sext i16 %p_ZL19H_filter_FIR_kernel_7_load" [FIR_HLS.cpp:71]   --->   Operation 198 'sext' 'sext_ln71_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_6_load = load i16 %p_ZL19H_filter_FIR_kernel_6" [FIR_HLS.cpp:71]   --->   Operation 199 'load' 'p_ZL19H_filter_FIR_kernel_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln71_120 = sext i16 %p_ZL19H_filter_FIR_kernel_6_load" [FIR_HLS.cpp:71]   --->   Operation 200 'sext' 'sext_ln71_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_5_load = load i16 %p_ZL19H_filter_FIR_kernel_5" [FIR_HLS.cpp:71]   --->   Operation 201 'load' 'p_ZL19H_filter_FIR_kernel_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln71_121 = sext i16 %p_ZL19H_filter_FIR_kernel_5_load" [FIR_HLS.cpp:71]   --->   Operation 202 'sext' 'sext_ln71_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_4_load = load i16 %p_ZL19H_filter_FIR_kernel_4" [FIR_HLS.cpp:71]   --->   Operation 203 'load' 'p_ZL19H_filter_FIR_kernel_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln71_122 = sext i16 %p_ZL19H_filter_FIR_kernel_4_load" [FIR_HLS.cpp:71]   --->   Operation 204 'sext' 'sext_ln71_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_3_load = load i16 %p_ZL19H_filter_FIR_kernel_3" [FIR_HLS.cpp:71]   --->   Operation 205 'load' 'p_ZL19H_filter_FIR_kernel_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln71_123 = sext i16 %p_ZL19H_filter_FIR_kernel_3_load" [FIR_HLS.cpp:71]   --->   Operation 206 'sext' 'sext_ln71_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_2_load = load i16 %p_ZL19H_filter_FIR_kernel_2" [FIR_HLS.cpp:71]   --->   Operation 207 'load' 'p_ZL19H_filter_FIR_kernel_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln71_124 = sext i16 %p_ZL19H_filter_FIR_kernel_2_load" [FIR_HLS.cpp:71]   --->   Operation 208 'sext' 'sext_ln71_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_1_load = load i16 %p_ZL19H_filter_FIR_kernel_1" [FIR_HLS.cpp:71]   --->   Operation 209 'load' 'p_ZL19H_filter_FIR_kernel_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln71_125 = sext i16 %p_ZL19H_filter_FIR_kernel_1_load" [FIR_HLS.cpp:71]   --->   Operation 210 'sext' 'sext_ln71_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_0_load = load i16 %p_ZL19H_filter_FIR_kernel_0" [FIR_HLS.cpp:71]   --->   Operation 211 'load' 'p_ZL19H_filter_FIR_kernel_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_0_load_cast = sext i16 %p_ZL19H_filter_FIR_kernel_0_load" [FIR_HLS.cpp:71]   --->   Operation 212 'sext' 'p_ZL19H_filter_FIR_kernel_0_load_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.85ns)   --->   "%tmp4 = add i17 %sext_ln71_42, i17 %sext_ln71_34" [FIR_HLS.cpp:71]   --->   Operation 213 'add' 'tmp4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i17 %tmp4" [FIR_HLS.cpp:71]   --->   Operation 214 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.85ns)   --->   "%tmp93 = add i17 %sext_ln71_89, i17 %sext_ln71_97" [FIR_HLS.cpp:71]   --->   Operation 215 'add' 'tmp93' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%tmp93_cast = sext i17 %tmp93" [FIR_HLS.cpp:71]   --->   Operation 216 'sext' 'tmp93_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (2.39ns) (grouped into DSP with root node tmp3)   --->   "%tmp2 = add i18 %tmp93_cast, i18 %tmp4_cast" [FIR_HLS.cpp:71]   --->   Operation 217 'add' 'tmp2' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 218 [1/1] (0.00ns) (grouped into DSP with root node tmp3)   --->   "%tmp2_cast = sext i18 %tmp2" [FIR_HLS.cpp:71]   --->   Operation 218 'sext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp3 = mul i27 %tmp2_cast, i27 374" [FIR_HLS.cpp:71]   --->   Operation 219 'mul' 'tmp3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 220 [1/1] (0.85ns)   --->   "%tmp5 = sub i17 %sext_ln71_12, i17 %sext_ln71_18" [FIR_HLS.cpp:71]   --->   Operation 220 'sub' 'tmp5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%tmp5_cast = sext i17 %tmp5" [FIR_HLS.cpp:71]   --->   Operation 221 'sext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = sub i18 %tmp5_cast, i18 %sext_ln71_113" [FIR_HLS.cpp:71]   --->   Operation 222 'sub' 'tmp6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 223 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%tmp7 = add i18 %tmp6, i18 %sext_ln71_119" [FIR_HLS.cpp:71]   --->   Operation 223 'add' 'tmp7' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 224 [1/1] (0.85ns)   --->   "%tmp125 = add i17 %sext_ln71_20, i17 %sext_ln71_11" [FIR_HLS.cpp:71]   --->   Operation 224 'add' 'tmp125' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%tmp125_cast = sext i17 %tmp125" [FIR_HLS.cpp:71]   --->   Operation 225 'sext' 'tmp125_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.85ns)   --->   "%tmp126 = add i17 %sext_ln71_111, i17 %sext_ln71_120" [FIR_HLS.cpp:71]   --->   Operation 226 'add' 'tmp126' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%tmp126_cast = sext i17 %tmp126" [FIR_HLS.cpp:71]   --->   Operation 227 'sext' 'tmp126_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_48)   --->   "%tmp11 = add i18 %tmp126_cast, i18 %tmp125_cast" [FIR_HLS.cpp:71]   --->   Operation 228 'add' 'tmp11' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_48)   --->   "%tmp11_cast = sext i18 %tmp11" [FIR_HLS.cpp:71]   --->   Operation 229 'sext' 'tmp11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_48)   --->   "%tmp12 = mul i25 %tmp11_cast, i25 58" [FIR_HLS.cpp:71]   --->   Operation 230 'mul' 'tmp12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 231 [1/1] (0.85ns)   --->   "%tmp127 = add i17 %sext_ln71_14, i17 %sext_ln71_10" [FIR_HLS.cpp:71]   --->   Operation 231 'add' 'tmp127' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%tmp127_cast = sext i17 %tmp127" [FIR_HLS.cpp:71]   --->   Operation 232 'sext' 'tmp127_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.85ns)   --->   "%tmp128 = add i17 %sext_ln71_117, i17 %sext_ln71_121" [FIR_HLS.cpp:71]   --->   Operation 233 'add' 'tmp128' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%tmp128_cast = sext i17 %tmp128" [FIR_HLS.cpp:71]   --->   Operation 234 'sext' 'tmp128_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_49)   --->   "%tmp15 = add i18 %tmp128_cast, i18 %tmp127_cast" [FIR_HLS.cpp:71]   --->   Operation 235 'add' 'tmp15' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 236 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_49)   --->   "%tmp15_cast = sext i18 %tmp15" [FIR_HLS.cpp:71]   --->   Operation 236 'sext' 'tmp15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_49)   --->   "%tmp16 = mul i25 %tmp15_cast, i25 33554356" [FIR_HLS.cpp:71]   --->   Operation 237 'mul' 'tmp16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 238 [1/1] (2.39ns) (grouped into DSP with root node tmp18)   --->   "%tmp17 = add i17 %sext_ln71_66, i17 %sext_ln71_65" [FIR_HLS.cpp:71]   --->   Operation 238 'add' 'tmp17' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 239 [1/1] (0.00ns) (grouped into DSP with root node tmp18)   --->   "%tmp17_cast = sext i17 %tmp17" [FIR_HLS.cpp:71]   --->   Operation 239 'sext' 'tmp17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp18 = mul i32 %tmp17_cast, i32 30324" [FIR_HLS.cpp:71]   --->   Operation 240 'mul' 'tmp18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 241 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_3)   --->   "%tmp23 = add i17 %sext_ln71_69, i17 %sext_ln71_62" [FIR_HLS.cpp:71]   --->   Operation 241 'add' 'tmp23' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 242 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_3)   --->   "%tmp23_cast = sext i17 %tmp23" [FIR_HLS.cpp:71]   --->   Operation 242 'sext' 'tmp23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_3)   --->   "%tmp24 = mul i30 %tmp23_cast, i30 1073738540" [FIR_HLS.cpp:71]   --->   Operation 243 'mul' 'tmp24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 244 [1/1] (0.85ns)   --->   "%tmp25 = add i17 %sext_ln71_70, i17 %sext_ln71_61" [FIR_HLS.cpp:71]   --->   Operation 244 'add' 'tmp25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (2.39ns) (grouped into DSP with root node tmp30)   --->   "%tmp29 = add i17 %sext_ln71_72, i17 %sext_ln71_59" [FIR_HLS.cpp:71]   --->   Operation 245 'add' 'tmp29' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 246 [1/1] (0.00ns) (grouped into DSP with root node tmp30)   --->   "%tmp29_cast = sext i17 %tmp29" [FIR_HLS.cpp:71]   --->   Operation 246 'sext' 'tmp29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp30 = mul i30 %tmp29_cast, i30 1073738936" [FIR_HLS.cpp:71]   --->   Operation 247 'mul' 'tmp30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 248 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_7)   --->   "%tmp33 = add i17 %sext_ln71_74, i17 %sext_ln71_57" [FIR_HLS.cpp:71]   --->   Operation 248 'add' 'tmp33' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_7)   --->   "%tmp33_cast = sext i17 %tmp33" [FIR_HLS.cpp:71]   --->   Operation 249 'sext' 'tmp33_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_7)   --->   "%tmp34 = mul i29 %tmp33_cast, i29 2276" [FIR_HLS.cpp:71]   --->   Operation 250 'mul' 'tmp34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 251 [1/1] (0.85ns)   --->   "%tmp35 = add i17 %sext_ln71_75, i17 %sext_ln71_56" [FIR_HLS.cpp:71]   --->   Operation 251 'add' 'tmp35' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (2.39ns) (grouped into DSP with root node tmp38)   --->   "%tmp37 = add i17 %sext_ln71_76, i17 %sext_ln71_55" [FIR_HLS.cpp:71]   --->   Operation 252 'add' 'tmp37' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into DSP with root node tmp38)   --->   "%tmp37_cast = sext i17 %tmp37" [FIR_HLS.cpp:71]   --->   Operation 253 'sext' 'tmp37_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp38 = mul i29 %tmp37_cast, i29 536869042" [FIR_HLS.cpp:71]   --->   Operation 254 'mul' 'tmp38' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 255 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_10)   --->   "%tmp41 = add i17 %sext_ln71_78, i17 %sext_ln71_53" [FIR_HLS.cpp:71]   --->   Operation 255 'add' 'tmp41' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_10)   --->   "%tmp41_cast = sext i17 %tmp41" [FIR_HLS.cpp:71]   --->   Operation 256 'sext' 'tmp41_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_10)   --->   "%tmp42 = mul i28 %tmp41_cast, i28 1564" [FIR_HLS.cpp:71]   --->   Operation 257 'mul' 'tmp42' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 258 [1/1] (0.85ns)   --->   "%tmp43 = add i17 %sext_ln71_79, i17 %sext_ln71_52" [FIR_HLS.cpp:71]   --->   Operation 258 'add' 'tmp43' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (2.39ns) (grouped into DSP with root node tmp50)   --->   "%tmp49 = add i17 %sext_ln71_82, i17 %sext_ln71_49" [FIR_HLS.cpp:71]   --->   Operation 259 'add' 'tmp49' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 260 [1/1] (0.00ns) (grouped into DSP with root node tmp50)   --->   "%tmp49_cast = sext i17 %tmp49" [FIR_HLS.cpp:71]   --->   Operation 260 'sext' 'tmp49_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp50 = mul i28 %tmp49_cast, i28 1120" [FIR_HLS.cpp:71]   --->   Operation 261 'mul' 'tmp50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 262 [1/1] (2.39ns) (grouped into DSP with root node tmp54)   --->   "%tmp53 = add i17 %sext_ln71_84, i17 %sext_ln71_47" [FIR_HLS.cpp:71]   --->   Operation 262 'add' 'tmp53' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into DSP with root node tmp54)   --->   "%tmp53_cast = sext i17 %tmp53" [FIR_HLS.cpp:71]   --->   Operation 263 'sext' 'tmp53_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp54 = mul i28 %tmp53_cast, i28 268434506" [FIR_HLS.cpp:71]   --->   Operation 264 'mul' 'tmp54' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 265 [1/1] (2.39ns) (grouped into DSP with root node tmp58)   --->   "%tmp57 = add i17 %sext_ln71_86, i17 %sext_ln71_45" [FIR_HLS.cpp:71]   --->   Operation 265 'add' 'tmp57' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 266 [1/1] (0.00ns) (grouped into DSP with root node tmp58)   --->   "%tmp57_cast = sext i17 %tmp57" [FIR_HLS.cpp:71]   --->   Operation 266 'sext' 'tmp57_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp58 = mul i28 %tmp57_cast, i28 798" [FIR_HLS.cpp:71]   --->   Operation 267 'mul' 'tmp58' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 268 [1/1] (2.39ns) (grouped into DSP with root node tmp60)   --->   "%tmp59 = add i17 %sext_ln71_87, i17 %sext_ln71_44" [FIR_HLS.cpp:71]   --->   Operation 268 'add' 'tmp59' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into DSP with root node tmp60)   --->   "%tmp59_cast = sext i17 %tmp59" [FIR_HLS.cpp:71]   --->   Operation 269 'sext' 'tmp59_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp60 = mul i27 %tmp59_cast, i27 134217384" [FIR_HLS.cpp:71]   --->   Operation 270 'mul' 'tmp60' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 271 [1/1] (2.39ns) (grouped into DSP with root node tmp64)   --->   "%tmp63 = add i17 %sext_ln71_90, i17 %sext_ln71_41" [FIR_HLS.cpp:71]   --->   Operation 271 'add' 'tmp63' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 272 [1/1] (0.00ns) (grouped into DSP with root node tmp64)   --->   "%tmp63_cast = sext i17 %tmp63" [FIR_HLS.cpp:71]   --->   Operation 272 'sext' 'tmp63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp64 = mul i27 %tmp63_cast, i27 546" [FIR_HLS.cpp:71]   --->   Operation 273 'mul' 'tmp64' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 274 [1/1] (2.39ns) (grouped into DSP with root node tmp68)   --->   "%tmp67 = add i17 %sext_ln71_92, i17 %sext_ln71_39" [FIR_HLS.cpp:71]   --->   Operation 274 'add' 'tmp67' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into DSP with root node tmp68)   --->   "%tmp67_cast = sext i17 %tmp67" [FIR_HLS.cpp:71]   --->   Operation 275 'sext' 'tmp67_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp68 = mul i27 %tmp67_cast, i27 134217284" [FIR_HLS.cpp:71]   --->   Operation 276 'mul' 'tmp68' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 277 [1/1] (2.39ns) (grouped into DSP with root node tmp72)   --->   "%tmp71 = add i17 %sext_ln71_94, i17 %sext_ln71_37" [FIR_HLS.cpp:71]   --->   Operation 277 'add' 'tmp71' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 278 [1/1] (0.00ns) (grouped into DSP with root node tmp72)   --->   "%tmp71_cast = sext i17 %tmp71" [FIR_HLS.cpp:71]   --->   Operation 278 'sext' 'tmp71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp72 = mul i27 %tmp71_cast, i27 348" [FIR_HLS.cpp:71]   --->   Operation 279 'mul' 'tmp72' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 280 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_31)   --->   "%tmp79 = add i17 %sext_ln71_99, i17 %sext_ln71_32" [FIR_HLS.cpp:71]   --->   Operation 280 'add' 'tmp79' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 281 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_31)   --->   "%tmp79_cast = sext i17 %tmp79" [FIR_HLS.cpp:71]   --->   Operation 281 'sext' 'tmp79_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_31)   --->   "%tmp80 = mul i26 %tmp79_cast, i26 67108508" [FIR_HLS.cpp:71]   --->   Operation 282 'mul' 'tmp80' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 283 [1/1] (0.85ns)   --->   "%tmp81 = add i17 %sext_ln71_100, i17 %sext_ln71_31" [FIR_HLS.cpp:71]   --->   Operation 283 'add' 'tmp81' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (2.39ns) (grouped into DSP with root node tmp84)   --->   "%tmp83 = add i17 %sext_ln71_101, i17 %sext_ln71_30" [FIR_HLS.cpp:71]   --->   Operation 284 'add' 'tmp83' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 285 [1/1] (0.00ns) (grouped into DSP with root node tmp84)   --->   "%tmp83_cast = sext i17 %tmp83" [FIR_HLS.cpp:71]   --->   Operation 285 'sext' 'tmp83_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp84 = mul i26 %tmp83_cast, i26 330" [FIR_HLS.cpp:71]   --->   Operation 286 'mul' 'tmp84' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 287 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_35)   --->   "%tmp89 = add i17 %sext_ln71_104, i17 %sext_ln71_27" [FIR_HLS.cpp:71]   --->   Operation 287 'add' 'tmp89' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 288 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_35)   --->   "%tmp89_cast = sext i17 %tmp89" [FIR_HLS.cpp:71]   --->   Operation 288 'sext' 'tmp89_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_35)   --->   "%tmp90 = mul i24 %tmp89_cast, i24 16777174" [FIR_HLS.cpp:71]   --->   Operation 289 'mul' 'tmp90' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 290 [1/1] (0.85ns)   --->   "%tmp91 = add i17 %sext_ln71_105, i17 %sext_ln71_26" [FIR_HLS.cpp:71]   --->   Operation 290 'add' 'tmp91' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_102_load_cast = sext i16 %p_ZL19H_filter_FIR_kernel_102_load" [FIR_HLS.cpp:71]   --->   Operation 291 'sext' 'p_ZL19H_filter_FIR_kernel_102_load_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%p_ZL19H_filter_FIR_kernel_21_load_cast = sext i16 %p_ZL19H_filter_FIR_kernel_21_load" [FIR_HLS.cpp:71]   --->   Operation 292 'sext' 'p_ZL19H_filter_FIR_kernel_21_load_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.85ns)   --->   "%tmp931 = add i17 %p_ZL19H_filter_FIR_kernel_21_load_cast, i17 %p_ZL19H_filter_FIR_kernel_102_load_cast" [FIR_HLS.cpp:71]   --->   Operation 293 'add' 'tmp931' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_37)   --->   "%tmp95 = add i17 %sext_ln71_106, i17 %sext_ln71_25" [FIR_HLS.cpp:71]   --->   Operation 294 'add' 'tmp95' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 295 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_37)   --->   "%tmp95_cast = sext i17 %tmp95" [FIR_HLS.cpp:71]   --->   Operation 295 'sext' 'tmp95_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_37)   --->   "%tmp96 = mul i25 %tmp95_cast, i25 33554190" [FIR_HLS.cpp:71]   --->   Operation 296 'mul' 'tmp96' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 297 [1/1] (2.39ns) (grouped into DSP with root node tmp100)   --->   "%tmp99 = add i17 %sext_ln71_108, i17 %sext_ln71_23" [FIR_HLS.cpp:71]   --->   Operation 297 'add' 'tmp99' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 298 [1/1] (0.00ns) (grouped into DSP with root node tmp100)   --->   "%tmp99_cast = sext i17 %tmp99" [FIR_HLS.cpp:71]   --->   Operation 298 'sext' 'tmp99_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp100 = mul i25 %tmp99_cast, i25 210" [FIR_HLS.cpp:71]   --->   Operation 299 'mul' 'tmp100' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 300 [1/1] (2.39ns) (grouped into DSP with root node tmp104)   --->   "%tmp103 = add i17 %sext_ln71_110, i17 %sext_ln71_21" [FIR_HLS.cpp:71]   --->   Operation 300 'add' 'tmp103' <Predicate = true> <Delay = 2.39> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into DSP with root node tmp104)   --->   "%tmp103_cast = sext i17 %tmp103" [FIR_HLS.cpp:71]   --->   Operation 301 'sext' 'tmp103_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [4/4] (0.99ns) (root node of the DSP)   --->   "%tmp104 = mul i26 %tmp103_cast, i26 67108684" [FIR_HLS.cpp:71]   --->   Operation 302 'mul' 'tmp104' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 303 [1/1] (0.85ns)   --->   "%tmp107 = add i17 %sext_ln71_114, i17 %sext_ln71_17" [FIR_HLS.cpp:71]   --->   Operation 303 'add' 'tmp107' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i17.i7, i17 %tmp107, i7 0" [FIR_HLS.cpp:71]   --->   Operation 304 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%p_shl189 = sext i24 %tmp_11" [FIR_HLS.cpp:71]   --->   Operation 305 'sext' 'p_shl189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp107, i2 0" [FIR_HLS.cpp:71]   --->   Operation 306 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%p_shl191 = sext i19 %tmp_12" [FIR_HLS.cpp:71]   --->   Operation 307 'sext' 'p_shl191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.93ns)   --->   "%tmp108 = sub i25 %p_shl191, i25 %p_shl189" [FIR_HLS.cpp:71]   --->   Operation 308 'sub' 'tmp108' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.85ns)   --->   "%tmp109 = add i17 %sext_ln71_115, i17 %sext_ln71_16" [FIR_HLS.cpp:71]   --->   Operation 309 'add' 'tmp109' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i17.i6, i17 %tmp109, i6 0" [FIR_HLS.cpp:71]   --->   Operation 310 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%p_shl187 = sext i23 %tmp_13" [FIR_HLS.cpp:71]   --->   Operation 311 'sext' 'p_shl187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i17.i3, i17 %tmp109, i3 0" [FIR_HLS.cpp:71]   --->   Operation 312 'bitconcatenate' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%p_shl188 = sext i20 %tmp_14" [FIR_HLS.cpp:71]   --->   Operation 313 'sext' 'p_shl188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp110 = add i25 %p_shl187, i25 %p_shl188" [FIR_HLS.cpp:71]   --->   Operation 314 'add' 'tmp110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 315 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_45)   --->   "%tmp111 = add i17 %sext_ln71_116, i17 %sext_ln71_15" [FIR_HLS.cpp:71]   --->   Operation 315 'add' 'tmp111' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 316 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_45)   --->   "%tmp111_cast = sext i17 %tmp111" [FIR_HLS.cpp:71]   --->   Operation 316 'sext' 'tmp111_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_45)   --->   "%tmp112 = mul i25 %tmp111_cast, i25 98" [FIR_HLS.cpp:71]   --->   Operation 317 'mul' 'tmp112' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 318 [1/1] (0.85ns)   --->   "%tmp113 = add i17 %sext_ln71_118, i17 %sext_ln71_13" [FIR_HLS.cpp:71]   --->   Operation 318 'add' 'tmp113' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.85ns)   --->   "%tmp115 = add i17 %sext_ln71_122, i17 %sext_ln71_9" [FIR_HLS.cpp:71]   --->   Operation 319 'add' 'tmp115' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.85ns)   --->   "%tmp117 = add i17 %sext_ln71_123, i17 %sext_ln71_8" [FIR_HLS.cpp:71]   --->   Operation 320 'add' 'tmp117' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_51)   --->   "%tmp119 = add i17 %sext_ln71_124, i17 %sext_ln71_7" [FIR_HLS.cpp:71]   --->   Operation 321 'add' 'tmp119' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 322 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_51)   --->   "%tmp119_cast = sext i17 %tmp119" [FIR_HLS.cpp:71]   --->   Operation 322 'sext' 'tmp119_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_51)   --->   "%tmp120 = mul i24 %tmp119_cast, i24 52" [FIR_HLS.cpp:71]   --->   Operation 323 'mul' 'tmp120' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 324 [1/1] (0.85ns)   --->   "%tmp121 = add i17 %sext_ln71_125, i17 %sext_ln71" [FIR_HLS.cpp:71]   --->   Operation 324 'add' 'tmp121' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_52)   --->   "%tmp123 = add i17 %p_ZL19H_filter_FIR_kernel_0_load_cast, i17 %sext_ln66" [FIR_HLS.cpp:71]   --->   Operation 325 'add' 'tmp123' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 326 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_52)   --->   "%tmp123_cast = sext i17 %tmp123" [FIR_HLS.cpp:71]   --->   Operation 326 'sext' 'tmp123_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_52)   --->   "%tmp124 = mul i25 %tmp123_cast, i25 100" [FIR_HLS.cpp:71]   --->   Operation 327 'mul' 'tmp124' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 328 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln71_44 = add i25 %tmp108, i25 %tmp110" [FIR_HLS.cpp:71]   --->   Operation 328 'add' 'add_ln71_44' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_1_load, i16 %p_ZL19H_filter_FIR_kernel_0" [FIR_HLS.cpp:74]   --->   Operation 329 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_2_load, i16 %p_ZL19H_filter_FIR_kernel_1" [FIR_HLS.cpp:74]   --->   Operation 330 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_3_load, i16 %p_ZL19H_filter_FIR_kernel_2" [FIR_HLS.cpp:74]   --->   Operation 331 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_4_load, i16 %p_ZL19H_filter_FIR_kernel_3" [FIR_HLS.cpp:74]   --->   Operation 332 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_5_load, i16 %p_ZL19H_filter_FIR_kernel_4" [FIR_HLS.cpp:74]   --->   Operation 333 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_6_load, i16 %p_ZL19H_filter_FIR_kernel_5" [FIR_HLS.cpp:74]   --->   Operation 334 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_7_load, i16 %p_ZL19H_filter_FIR_kernel_6" [FIR_HLS.cpp:74]   --->   Operation 335 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_8_load, i16 %p_ZL19H_filter_FIR_kernel_7" [FIR_HLS.cpp:74]   --->   Operation 336 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_9_load, i16 %p_ZL19H_filter_FIR_kernel_8" [FIR_HLS.cpp:74]   --->   Operation 337 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_10_load, i16 %p_ZL19H_filter_FIR_kernel_9" [FIR_HLS.cpp:74]   --->   Operation 338 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_11_load, i16 %p_ZL19H_filter_FIR_kernel_10" [FIR_HLS.cpp:74]   --->   Operation 339 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_12_load, i16 %p_ZL19H_filter_FIR_kernel_11" [FIR_HLS.cpp:74]   --->   Operation 340 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_13_load, i16 %p_ZL19H_filter_FIR_kernel_12" [FIR_HLS.cpp:74]   --->   Operation 341 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_14_load, i16 %p_ZL19H_filter_FIR_kernel_13" [FIR_HLS.cpp:74]   --->   Operation 342 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_15_load, i16 %p_ZL19H_filter_FIR_kernel_14" [FIR_HLS.cpp:74]   --->   Operation 343 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_16_load, i16 %p_ZL19H_filter_FIR_kernel_15" [FIR_HLS.cpp:74]   --->   Operation 344 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_17_load, i16 %p_ZL19H_filter_FIR_kernel_16" [FIR_HLS.cpp:74]   --->   Operation 345 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_18_load, i16 %p_ZL19H_filter_FIR_kernel_17" [FIR_HLS.cpp:74]   --->   Operation 346 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_19_load, i16 %p_ZL19H_filter_FIR_kernel_18" [FIR_HLS.cpp:74]   --->   Operation 347 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_20_load, i16 %p_ZL19H_filter_FIR_kernel_19" [FIR_HLS.cpp:74]   --->   Operation 348 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_21_load, i16 %p_ZL19H_filter_FIR_kernel_20" [FIR_HLS.cpp:74]   --->   Operation 349 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_22_load, i16 %p_ZL19H_filter_FIR_kernel_21" [FIR_HLS.cpp:74]   --->   Operation 350 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_23_load, i16 %p_ZL19H_filter_FIR_kernel_22" [FIR_HLS.cpp:74]   --->   Operation 351 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_24_load, i16 %p_ZL19H_filter_FIR_kernel_23" [FIR_HLS.cpp:74]   --->   Operation 352 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_25_load, i16 %p_ZL19H_filter_FIR_kernel_24" [FIR_HLS.cpp:74]   --->   Operation 353 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_26_load, i16 %p_ZL19H_filter_FIR_kernel_25" [FIR_HLS.cpp:74]   --->   Operation 354 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_27_load, i16 %p_ZL19H_filter_FIR_kernel_26" [FIR_HLS.cpp:74]   --->   Operation 355 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_28_load, i16 %p_ZL19H_filter_FIR_kernel_27" [FIR_HLS.cpp:74]   --->   Operation 356 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_29_load, i16 %p_ZL19H_filter_FIR_kernel_28" [FIR_HLS.cpp:74]   --->   Operation 357 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_30_load, i16 %p_ZL19H_filter_FIR_kernel_29" [FIR_HLS.cpp:74]   --->   Operation 358 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_31_load, i16 %p_ZL19H_filter_FIR_kernel_30" [FIR_HLS.cpp:74]   --->   Operation 359 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_32_load, i16 %p_ZL19H_filter_FIR_kernel_31" [FIR_HLS.cpp:74]   --->   Operation 360 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_33_load, i16 %p_ZL19H_filter_FIR_kernel_32" [FIR_HLS.cpp:74]   --->   Operation 361 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_34_load, i16 %p_ZL19H_filter_FIR_kernel_33" [FIR_HLS.cpp:74]   --->   Operation 362 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_35_load, i16 %p_ZL19H_filter_FIR_kernel_34" [FIR_HLS.cpp:74]   --->   Operation 363 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_36_load, i16 %p_ZL19H_filter_FIR_kernel_35" [FIR_HLS.cpp:74]   --->   Operation 364 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_37_load, i16 %p_ZL19H_filter_FIR_kernel_36" [FIR_HLS.cpp:74]   --->   Operation 365 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_38_load, i16 %p_ZL19H_filter_FIR_kernel_37" [FIR_HLS.cpp:74]   --->   Operation 366 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_39_load, i16 %p_ZL19H_filter_FIR_kernel_38" [FIR_HLS.cpp:74]   --->   Operation 367 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_40_load, i16 %p_ZL19H_filter_FIR_kernel_39" [FIR_HLS.cpp:74]   --->   Operation 368 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_41_load, i16 %p_ZL19H_filter_FIR_kernel_40" [FIR_HLS.cpp:74]   --->   Operation 369 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_42_load, i16 %p_ZL19H_filter_FIR_kernel_41" [FIR_HLS.cpp:74]   --->   Operation 370 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_43_load, i16 %p_ZL19H_filter_FIR_kernel_42" [FIR_HLS.cpp:74]   --->   Operation 371 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_44_load, i16 %p_ZL19H_filter_FIR_kernel_43" [FIR_HLS.cpp:74]   --->   Operation 372 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_45_load, i16 %p_ZL19H_filter_FIR_kernel_44" [FIR_HLS.cpp:74]   --->   Operation 373 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_46_load, i16 %p_ZL19H_filter_FIR_kernel_45" [FIR_HLS.cpp:74]   --->   Operation 374 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_47_load, i16 %p_ZL19H_filter_FIR_kernel_46" [FIR_HLS.cpp:74]   --->   Operation 375 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_48_load, i16 %p_ZL19H_filter_FIR_kernel_47" [FIR_HLS.cpp:74]   --->   Operation 376 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_49_load, i16 %p_ZL19H_filter_FIR_kernel_48" [FIR_HLS.cpp:74]   --->   Operation 377 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_50_load, i16 %p_ZL19H_filter_FIR_kernel_49" [FIR_HLS.cpp:74]   --->   Operation 378 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_51_load, i16 %p_ZL19H_filter_FIR_kernel_50" [FIR_HLS.cpp:74]   --->   Operation 379 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_52_load, i16 %p_ZL19H_filter_FIR_kernel_51" [FIR_HLS.cpp:74]   --->   Operation 380 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_53_load, i16 %p_ZL19H_filter_FIR_kernel_52" [FIR_HLS.cpp:74]   --->   Operation 381 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_54_load, i16 %p_ZL19H_filter_FIR_kernel_53" [FIR_HLS.cpp:74]   --->   Operation 382 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_55_load, i16 %p_ZL19H_filter_FIR_kernel_54" [FIR_HLS.cpp:74]   --->   Operation 383 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_56_load, i16 %p_ZL19H_filter_FIR_kernel_55" [FIR_HLS.cpp:74]   --->   Operation 384 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_57_load, i16 %p_ZL19H_filter_FIR_kernel_56" [FIR_HLS.cpp:74]   --->   Operation 385 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_58_load, i16 %p_ZL19H_filter_FIR_kernel_57" [FIR_HLS.cpp:74]   --->   Operation 386 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_59_load, i16 %p_ZL19H_filter_FIR_kernel_58" [FIR_HLS.cpp:74]   --->   Operation 387 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_60_load, i16 %p_ZL19H_filter_FIR_kernel_59" [FIR_HLS.cpp:74]   --->   Operation 388 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_61_load, i16 %p_ZL19H_filter_FIR_kernel_60" [FIR_HLS.cpp:74]   --->   Operation 389 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_62_load, i16 %p_ZL19H_filter_FIR_kernel_61" [FIR_HLS.cpp:74]   --->   Operation 390 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_63_load, i16 %p_ZL19H_filter_FIR_kernel_62" [FIR_HLS.cpp:74]   --->   Operation 391 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_64_load, i16 %p_ZL19H_filter_FIR_kernel_63" [FIR_HLS.cpp:74]   --->   Operation 392 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_65_load, i16 %p_ZL19H_filter_FIR_kernel_64" [FIR_HLS.cpp:74]   --->   Operation 393 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_66_load, i16 %p_ZL19H_filter_FIR_kernel_65" [FIR_HLS.cpp:74]   --->   Operation 394 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_67_load, i16 %p_ZL19H_filter_FIR_kernel_66" [FIR_HLS.cpp:74]   --->   Operation 395 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_68_load, i16 %p_ZL19H_filter_FIR_kernel_67" [FIR_HLS.cpp:74]   --->   Operation 396 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_69_load, i16 %p_ZL19H_filter_FIR_kernel_68" [FIR_HLS.cpp:74]   --->   Operation 397 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_70_load, i16 %p_ZL19H_filter_FIR_kernel_69" [FIR_HLS.cpp:74]   --->   Operation 398 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_71_load, i16 %p_ZL19H_filter_FIR_kernel_70" [FIR_HLS.cpp:74]   --->   Operation 399 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_72_load, i16 %p_ZL19H_filter_FIR_kernel_71" [FIR_HLS.cpp:74]   --->   Operation 400 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_73_load, i16 %p_ZL19H_filter_FIR_kernel_72" [FIR_HLS.cpp:74]   --->   Operation 401 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_74_load, i16 %p_ZL19H_filter_FIR_kernel_73" [FIR_HLS.cpp:74]   --->   Operation 402 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_75_load, i16 %p_ZL19H_filter_FIR_kernel_74" [FIR_HLS.cpp:74]   --->   Operation 403 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_76_load, i16 %p_ZL19H_filter_FIR_kernel_75" [FIR_HLS.cpp:74]   --->   Operation 404 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_77_load, i16 %p_ZL19H_filter_FIR_kernel_76" [FIR_HLS.cpp:74]   --->   Operation 405 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_78_load, i16 %p_ZL19H_filter_FIR_kernel_77" [FIR_HLS.cpp:74]   --->   Operation 406 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_79_load, i16 %p_ZL19H_filter_FIR_kernel_78" [FIR_HLS.cpp:74]   --->   Operation 407 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_80_load, i16 %p_ZL19H_filter_FIR_kernel_79" [FIR_HLS.cpp:74]   --->   Operation 408 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_81_load, i16 %p_ZL19H_filter_FIR_kernel_80" [FIR_HLS.cpp:74]   --->   Operation 409 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_82_load, i16 %p_ZL19H_filter_FIR_kernel_81" [FIR_HLS.cpp:74]   --->   Operation 410 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_83_load, i16 %p_ZL19H_filter_FIR_kernel_82" [FIR_HLS.cpp:74]   --->   Operation 411 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_84_load, i16 %p_ZL19H_filter_FIR_kernel_83" [FIR_HLS.cpp:74]   --->   Operation 412 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_85_load, i16 %p_ZL19H_filter_FIR_kernel_84" [FIR_HLS.cpp:74]   --->   Operation 413 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_86_load, i16 %p_ZL19H_filter_FIR_kernel_85" [FIR_HLS.cpp:74]   --->   Operation 414 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_87_load, i16 %p_ZL19H_filter_FIR_kernel_86" [FIR_HLS.cpp:74]   --->   Operation 415 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_88_load, i16 %p_ZL19H_filter_FIR_kernel_87" [FIR_HLS.cpp:74]   --->   Operation 416 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_89_load, i16 %p_ZL19H_filter_FIR_kernel_88" [FIR_HLS.cpp:74]   --->   Operation 417 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_90_load, i16 %p_ZL19H_filter_FIR_kernel_89" [FIR_HLS.cpp:74]   --->   Operation 418 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_91_load, i16 %p_ZL19H_filter_FIR_kernel_90" [FIR_HLS.cpp:74]   --->   Operation 419 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_92_load, i16 %p_ZL19H_filter_FIR_kernel_91" [FIR_HLS.cpp:74]   --->   Operation 420 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_93_load, i16 %p_ZL19H_filter_FIR_kernel_92" [FIR_HLS.cpp:74]   --->   Operation 421 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_94_load, i16 %p_ZL19H_filter_FIR_kernel_93" [FIR_HLS.cpp:74]   --->   Operation 422 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_95_load, i16 %p_ZL19H_filter_FIR_kernel_94" [FIR_HLS.cpp:74]   --->   Operation 423 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_96_load, i16 %p_ZL19H_filter_FIR_kernel_95" [FIR_HLS.cpp:74]   --->   Operation 424 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_97_load, i16 %p_ZL19H_filter_FIR_kernel_96" [FIR_HLS.cpp:74]   --->   Operation 425 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_98_load, i16 %p_ZL19H_filter_FIR_kernel_97" [FIR_HLS.cpp:74]   --->   Operation 426 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_99_load, i16 %p_ZL19H_filter_FIR_kernel_98" [FIR_HLS.cpp:74]   --->   Operation 427 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_100_load, i16 %p_ZL19H_filter_FIR_kernel_99" [FIR_HLS.cpp:74]   --->   Operation 428 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_101_load, i16 %p_ZL19H_filter_FIR_kernel_100" [FIR_HLS.cpp:74]   --->   Operation 429 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_102_load, i16 %p_ZL19H_filter_FIR_kernel_101" [FIR_HLS.cpp:74]   --->   Operation 430 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_103_load, i16 %p_ZL19H_filter_FIR_kernel_102" [FIR_HLS.cpp:74]   --->   Operation 431 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_104_load, i16 %p_ZL19H_filter_FIR_kernel_103" [FIR_HLS.cpp:74]   --->   Operation 432 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_105_load, i16 %p_ZL19H_filter_FIR_kernel_104" [FIR_HLS.cpp:74]   --->   Operation 433 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_106_load, i16 %p_ZL19H_filter_FIR_kernel_105" [FIR_HLS.cpp:74]   --->   Operation 434 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_107_load, i16 %p_ZL19H_filter_FIR_kernel_106" [FIR_HLS.cpp:74]   --->   Operation 435 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_108_load, i16 %p_ZL19H_filter_FIR_kernel_107" [FIR_HLS.cpp:74]   --->   Operation 436 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_109_load, i16 %p_ZL19H_filter_FIR_kernel_108" [FIR_HLS.cpp:74]   --->   Operation 437 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_110_load, i16 %p_ZL19H_filter_FIR_kernel_109" [FIR_HLS.cpp:74]   --->   Operation 438 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_111_load, i16 %p_ZL19H_filter_FIR_kernel_110" [FIR_HLS.cpp:74]   --->   Operation 439 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_112_load, i16 %p_ZL19H_filter_FIR_kernel_111" [FIR_HLS.cpp:74]   --->   Operation 440 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_113_load, i16 %p_ZL19H_filter_FIR_kernel_112" [FIR_HLS.cpp:74]   --->   Operation 441 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_114_load, i16 %p_ZL19H_filter_FIR_kernel_113" [FIR_HLS.cpp:74]   --->   Operation 442 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_115_load, i16 %p_ZL19H_filter_FIR_kernel_114" [FIR_HLS.cpp:74]   --->   Operation 443 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_116_load, i16 %p_ZL19H_filter_FIR_kernel_115" [FIR_HLS.cpp:74]   --->   Operation 444 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_117_load, i16 %p_ZL19H_filter_FIR_kernel_116" [FIR_HLS.cpp:74]   --->   Operation 445 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_118_load, i16 %p_ZL19H_filter_FIR_kernel_117" [FIR_HLS.cpp:74]   --->   Operation 446 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_119_load, i16 %p_ZL19H_filter_FIR_kernel_118" [FIR_HLS.cpp:74]   --->   Operation 447 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_120_load, i16 %p_ZL19H_filter_FIR_kernel_119" [FIR_HLS.cpp:74]   --->   Operation 448 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_121_load, i16 %p_ZL19H_filter_FIR_kernel_120" [FIR_HLS.cpp:74]   --->   Operation 449 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %p_ZL19H_filter_FIR_kernel_122_load, i16 %p_ZL19H_filter_FIR_kernel_121" [FIR_HLS.cpp:74]   --->   Operation 450 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%store_ln74 = store i16 %x_n_read, i16 %p_ZL19H_filter_FIR_kernel_122" [FIR_HLS.cpp:74]   --->   Operation 451 'store' 'store_ln74' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.69>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln71_19 = sext i16 %p_ZL19H_filter_FIR_kernel_109_load" [FIR_HLS.cpp:71]   --->   Operation 452 'sext' 'sext_ln71_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln71_24 = sext i16 %p_ZL19H_filter_FIR_kernel_104_load" [FIR_HLS.cpp:71]   --->   Operation 453 'sext' 'sext_ln71_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%sext_ln71_28 = sext i16 %p_ZL19H_filter_FIR_kernel_99_load" [FIR_HLS.cpp:71]   --->   Operation 454 'sext' 'sext_ln71_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%sext_ln71_29 = sext i16 %p_ZL19H_filter_FIR_kernel_98_load" [FIR_HLS.cpp:71]   --->   Operation 455 'sext' 'sext_ln71_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln71_33 = sext i16 %p_ZL19H_filter_FIR_kernel_94_load" [FIR_HLS.cpp:71]   --->   Operation 456 'sext' 'sext_ln71_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln71_36 = sext i16 %p_ZL19H_filter_FIR_kernel_91_load" [FIR_HLS.cpp:71]   --->   Operation 457 'sext' 'sext_ln71_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln71_38 = sext i16 %p_ZL19H_filter_FIR_kernel_89_load" [FIR_HLS.cpp:71]   --->   Operation 458 'sext' 'sext_ln71_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln71_40 = sext i16 %p_ZL19H_filter_FIR_kernel_87_load" [FIR_HLS.cpp:71]   --->   Operation 459 'sext' 'sext_ln71_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln71_43 = sext i16 %p_ZL19H_filter_FIR_kernel_84_load" [FIR_HLS.cpp:71]   --->   Operation 460 'sext' 'sext_ln71_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln71_46 = sext i16 %p_ZL19H_filter_FIR_kernel_81_load" [FIR_HLS.cpp:71]   --->   Operation 461 'sext' 'sext_ln71_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln71_48 = sext i16 %p_ZL19H_filter_FIR_kernel_79_load" [FIR_HLS.cpp:71]   --->   Operation 462 'sext' 'sext_ln71_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln71_50 = sext i16 %p_ZL19H_filter_FIR_kernel_77_load" [FIR_HLS.cpp:71]   --->   Operation 463 'sext' 'sext_ln71_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln71_54 = sext i16 %p_ZL19H_filter_FIR_kernel_73_load" [FIR_HLS.cpp:71]   --->   Operation 464 'sext' 'sext_ln71_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln71_58 = sext i16 %p_ZL19H_filter_FIR_kernel_69_load" [FIR_HLS.cpp:71]   --->   Operation 465 'sext' 'sext_ln71_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln71_60 = sext i16 %p_ZL19H_filter_FIR_kernel_67_load" [FIR_HLS.cpp:71]   --->   Operation 466 'sext' 'sext_ln71_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln71_63 = sext i16 %p_ZL19H_filter_FIR_kernel_64_load" [FIR_HLS.cpp:71]   --->   Operation 467 'sext' 'sext_ln71_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln71_68 = sext i16 %p_ZL19H_filter_FIR_kernel_59_load" [FIR_HLS.cpp:71]   --->   Operation 468 'sext' 'sext_ln71_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln71_71 = sext i16 %p_ZL19H_filter_FIR_kernel_56_load" [FIR_HLS.cpp:71]   --->   Operation 469 'sext' 'sext_ln71_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln71_73 = sext i16 %p_ZL19H_filter_FIR_kernel_54_load" [FIR_HLS.cpp:71]   --->   Operation 470 'sext' 'sext_ln71_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln71_77 = sext i16 %p_ZL19H_filter_FIR_kernel_50_load" [FIR_HLS.cpp:71]   --->   Operation 471 'sext' 'sext_ln71_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln71_81 = sext i16 %p_ZL19H_filter_FIR_kernel_46_load" [FIR_HLS.cpp:71]   --->   Operation 472 'sext' 'sext_ln71_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln71_83 = sext i16 %p_ZL19H_filter_FIR_kernel_44_load" [FIR_HLS.cpp:71]   --->   Operation 473 'sext' 'sext_ln71_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln71_85 = sext i16 %p_ZL19H_filter_FIR_kernel_42_load" [FIR_HLS.cpp:71]   --->   Operation 474 'sext' 'sext_ln71_85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln71_88 = sext i16 %p_ZL19H_filter_FIR_kernel_39_load" [FIR_HLS.cpp:71]   --->   Operation 475 'sext' 'sext_ln71_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln71_91 = sext i16 %p_ZL19H_filter_FIR_kernel_36_load" [FIR_HLS.cpp:71]   --->   Operation 476 'sext' 'sext_ln71_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln71_93 = sext i16 %p_ZL19H_filter_FIR_kernel_34_load" [FIR_HLS.cpp:71]   --->   Operation 477 'sext' 'sext_ln71_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln71_95 = sext i16 %p_ZL19H_filter_FIR_kernel_32_load" [FIR_HLS.cpp:71]   --->   Operation 478 'sext' 'sext_ln71_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln71_98 = sext i16 %p_ZL19H_filter_FIR_kernel_29_load" [FIR_HLS.cpp:71]   --->   Operation 479 'sext' 'sext_ln71_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln71_102 = sext i16 %p_ZL19H_filter_FIR_kernel_25_load" [FIR_HLS.cpp:71]   --->   Operation 480 'sext' 'sext_ln71_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln71_103 = sext i16 %p_ZL19H_filter_FIR_kernel_24_load" [FIR_HLS.cpp:71]   --->   Operation 481 'sext' 'sext_ln71_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln71_107 = sext i16 %p_ZL19H_filter_FIR_kernel_19_load" [FIR_HLS.cpp:71]   --->   Operation 482 'sext' 'sext_ln71_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln71_112 = sext i16 %p_ZL19H_filter_FIR_kernel_14_load" [FIR_HLS.cpp:71]   --->   Operation 483 'sext' 'sext_ln71_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp3 = mul i27 %tmp2_cast, i27 374" [FIR_HLS.cpp:71]   --->   Operation 484 'mul' 'tmp3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 485 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_48)   --->   "%tmp12 = mul i25 %tmp11_cast, i25 58" [FIR_HLS.cpp:71]   --->   Operation 485 'mul' 'tmp12' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 486 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_49)   --->   "%tmp16 = mul i25 %tmp15_cast, i25 33554356" [FIR_HLS.cpp:71]   --->   Operation 486 'mul' 'tmp16' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 487 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp18 = mul i32 %tmp17_cast, i32 30324" [FIR_HLS.cpp:71]   --->   Operation 487 'mul' 'tmp18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 488 [1/1] (1.69ns) (grouped into DSP with root node add_ln71)   --->   "%tmp21 = add i17 %sext_ln71_68, i17 %sext_ln71_63" [FIR_HLS.cpp:71]   --->   Operation 488 'add' 'tmp21' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into DSP with root node add_ln71)   --->   "%tmp21_cast = sext i17 %tmp21" [FIR_HLS.cpp:71]   --->   Operation 489 'sext' 'tmp21_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [3/3] (0.99ns) (grouped into DSP with root node add_ln71)   --->   "%tmp22 = mul i31 %tmp21_cast, i31 2147476988" [FIR_HLS.cpp:71]   --->   Operation 490 'mul' 'tmp22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 491 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_3)   --->   "%tmp24 = mul i30 %tmp23_cast, i30 1073738540" [FIR_HLS.cpp:71]   --->   Operation 491 'mul' 'tmp24' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 492 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_4)   --->   "%tmp27 = add i17 %sext_ln71_71, i17 %sext_ln71_60" [FIR_HLS.cpp:71]   --->   Operation 492 'add' 'tmp27' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_4)   --->   "%tmp27_cast = sext i17 %tmp27" [FIR_HLS.cpp:71]   --->   Operation 493 'sext' 'tmp27_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_4)   --->   "%tmp28 = mul i29 %tmp27_cast, i29 1706" [FIR_HLS.cpp:71]   --->   Operation 494 'mul' 'tmp28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 495 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp30 = mul i30 %tmp29_cast, i30 1073738936" [FIR_HLS.cpp:71]   --->   Operation 495 'mul' 'tmp30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 496 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_8)   --->   "%tmp31 = add i17 %sext_ln71_73, i17 %sext_ln71_58" [FIR_HLS.cpp:71]   --->   Operation 496 'add' 'tmp31' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_8)   --->   "%tmp31_cast = sext i17 %tmp31" [FIR_HLS.cpp:71]   --->   Operation 497 'sext' 'tmp31_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_8)   --->   "%tmp32 = mul i28 %tmp31_cast, i28 268434498" [FIR_HLS.cpp:71]   --->   Operation 498 'mul' 'tmp32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 499 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_7)   --->   "%tmp34 = mul i29 %tmp33_cast, i29 2276" [FIR_HLS.cpp:71]   --->   Operation 499 'mul' 'tmp34' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 500 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp38 = mul i29 %tmp37_cast, i29 536869042" [FIR_HLS.cpp:71]   --->   Operation 500 'mul' 'tmp38' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 501 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_9)   --->   "%tmp39 = add i17 %sext_ln71_77, i17 %sext_ln71_54" [FIR_HLS.cpp:71]   --->   Operation 501 'add' 'tmp39' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 502 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_9)   --->   "%tmp39_cast = sext i17 %tmp39" [FIR_HLS.cpp:71]   --->   Operation 502 'sext' 'tmp39_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_9)   --->   "%tmp40 = mul i26 %tmp39_cast, i26 67108638" [FIR_HLS.cpp:71]   --->   Operation 503 'mul' 'tmp40' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 504 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_10)   --->   "%tmp42 = mul i28 %tmp41_cast, i28 1564" [FIR_HLS.cpp:71]   --->   Operation 504 'mul' 'tmp42' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 505 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_14)   --->   "%tmp47 = add i17 %sext_ln71_81, i17 %sext_ln71_50" [FIR_HLS.cpp:71]   --->   Operation 505 'add' 'tmp47' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_14)   --->   "%tmp47_cast = sext i17 %tmp47" [FIR_HLS.cpp:71]   --->   Operation 506 'sext' 'tmp47_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_14)   --->   "%tmp48 = mul i25 %tmp47_cast, i25 118" [FIR_HLS.cpp:71]   --->   Operation 507 'mul' 'tmp48' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 508 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp50 = mul i28 %tmp49_cast, i28 1120" [FIR_HLS.cpp:71]   --->   Operation 508 'mul' 'tmp50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 509 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_16)   --->   "%tmp51 = add i17 %sext_ln71_83, i17 %sext_ln71_48" [FIR_HLS.cpp:71]   --->   Operation 509 'add' 'tmp51' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_16)   --->   "%tmp51_cast = sext i17 %tmp51" [FIR_HLS.cpp:71]   --->   Operation 510 'sext' 'tmp51_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_16)   --->   "%tmp52 = mul i26 %tmp51_cast, i26 67108642" [FIR_HLS.cpp:71]   --->   Operation 511 'mul' 'tmp52' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 512 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp54 = mul i28 %tmp53_cast, i28 268434506" [FIR_HLS.cpp:71]   --->   Operation 512 'mul' 'tmp54' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 513 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_17)   --->   "%tmp55 = add i17 %sext_ln71_85, i17 %sext_ln71_46" [FIR_HLS.cpp:71]   --->   Operation 513 'add' 'tmp55' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_17)   --->   "%tmp55_cast = sext i17 %tmp55" [FIR_HLS.cpp:71]   --->   Operation 514 'sext' 'tmp55_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_17)   --->   "%tmp56 = mul i27 %tmp55_cast, i27 294" [FIR_HLS.cpp:71]   --->   Operation 515 'mul' 'tmp56' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 516 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp58 = mul i28 %tmp57_cast, i28 798" [FIR_HLS.cpp:71]   --->   Operation 516 'mul' 'tmp58' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 517 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp60 = mul i27 %tmp59_cast, i27 134217384" [FIR_HLS.cpp:71]   --->   Operation 517 'mul' 'tmp60' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 518 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_20)   --->   "%tmp61 = add i17 %sext_ln71_88, i17 %sext_ln71_43" [FIR_HLS.cpp:71]   --->   Operation 518 'add' 'tmp61' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 519 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_20)   --->   "%tmp61_cast = sext i17 %tmp61" [FIR_HLS.cpp:71]   --->   Operation 519 'sext' 'tmp61_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_20)   --->   "%tmp62 = mul i27 %tmp61_cast, i27 134217062" [FIR_HLS.cpp:71]   --->   Operation 520 'mul' 'tmp62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 521 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp64 = mul i27 %tmp63_cast, i27 546" [FIR_HLS.cpp:71]   --->   Operation 521 'mul' 'tmp64' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 522 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_21)   --->   "%tmp65 = add i17 %sext_ln71_91, i17 %sext_ln71_40" [FIR_HLS.cpp:71]   --->   Operation 522 'add' 'tmp65' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 523 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_21)   --->   "%tmp65_cast = sext i17 %tmp65" [FIR_HLS.cpp:71]   --->   Operation 523 'sext' 'tmp65_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_21)   --->   "%tmp66 = mul i27 %tmp65_cast, i27 134217336" [FIR_HLS.cpp:71]   --->   Operation 524 'mul' 'tmp66' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 525 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp68 = mul i27 %tmp67_cast, i27 134217284" [FIR_HLS.cpp:71]   --->   Operation 525 'mul' 'tmp68' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 526 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_23)   --->   "%tmp69 = add i17 %sext_ln71_93, i17 %sext_ln71_38" [FIR_HLS.cpp:71]   --->   Operation 526 'add' 'tmp69' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_23)   --->   "%tmp69_cast = sext i17 %tmp69" [FIR_HLS.cpp:71]   --->   Operation 527 'sext' 'tmp69_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 528 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_23)   --->   "%tmp70 = mul i27 %tmp69_cast, i27 394" [FIR_HLS.cpp:71]   --->   Operation 528 'mul' 'tmp70' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 529 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp72 = mul i27 %tmp71_cast, i27 348" [FIR_HLS.cpp:71]   --->   Operation 529 'mul' 'tmp72' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 530 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_24)   --->   "%tmp73 = add i17 %sext_ln71_95, i17 %sext_ln71_36" [FIR_HLS.cpp:71]   --->   Operation 530 'add' 'tmp73' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_24)   --->   "%tmp73_cast = sext i17 %tmp73" [FIR_HLS.cpp:71]   --->   Operation 531 'sext' 'tmp73_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_24)   --->   "%tmp74 = mul i27 %tmp73_cast, i27 134217338" [FIR_HLS.cpp:71]   --->   Operation 532 'mul' 'tmp74' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 533 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_29)   --->   "%tmp77 = add i17 %sext_ln71_98, i17 %sext_ln71_33" [FIR_HLS.cpp:71]   --->   Operation 533 'add' 'tmp77' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 534 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_29)   --->   "%tmp77_cast = sext i17 %tmp77" [FIR_HLS.cpp:71]   --->   Operation 534 'sext' 'tmp77_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_29)   --->   "%tmp78 = mul i26 %tmp77_cast, i26 196" [FIR_HLS.cpp:71]   --->   Operation 535 'mul' 'tmp78' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 536 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_31)   --->   "%tmp80 = mul i26 %tmp79_cast, i26 67108508" [FIR_HLS.cpp:71]   --->   Operation 536 'mul' 'tmp80' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 537 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp84 = mul i26 %tmp83_cast, i26 330" [FIR_HLS.cpp:71]   --->   Operation 537 'mul' 'tmp84' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 538 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_32)   --->   "%tmp85 = add i17 %sext_ln71_102, i17 %sext_ln71_29" [FIR_HLS.cpp:71]   --->   Operation 538 'add' 'tmp85' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 539 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_32)   --->   "%tmp85_cast = sext i17 %tmp85" [FIR_HLS.cpp:71]   --->   Operation 539 'sext' 'tmp85_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_32)   --->   "%tmp86 = mul i25 %tmp85_cast, i25 82" [FIR_HLS.cpp:71]   --->   Operation 540 'mul' 'tmp86' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 541 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_36)   --->   "%tmp87 = add i17 %sext_ln71_103, i17 %sext_ln71_28" [FIR_HLS.cpp:71]   --->   Operation 541 'add' 'tmp87' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_36)   --->   "%tmp87_cast = sext i17 %tmp87" [FIR_HLS.cpp:71]   --->   Operation 542 'sext' 'tmp87_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_36)   --->   "%tmp88 = mul i27 %tmp87_cast, i27 134217424" [FIR_HLS.cpp:71]   --->   Operation 543 'mul' 'tmp88' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 544 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_35)   --->   "%tmp90 = mul i24 %tmp89_cast, i24 16777174" [FIR_HLS.cpp:71]   --->   Operation 544 'mul' 'tmp90' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 545 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_37)   --->   "%tmp96 = mul i25 %tmp95_cast, i25 33554190" [FIR_HLS.cpp:71]   --->   Operation 545 'mul' 'tmp96' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 546 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_38)   --->   "%tmp97 = add i17 %sext_ln71_107, i17 %sext_ln71_24" [FIR_HLS.cpp:71]   --->   Operation 546 'add' 'tmp97' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 547 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_38)   --->   "%tmp97_cast = sext i17 %tmp97" [FIR_HLS.cpp:71]   --->   Operation 547 'sext' 'tmp97_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_38)   --->   "%tmp98 = mul i23 %tmp97_cast, i23 22" [FIR_HLS.cpp:71]   --->   Operation 548 'mul' 'tmp98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 549 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp100 = mul i25 %tmp99_cast, i25 210" [FIR_HLS.cpp:71]   --->   Operation 549 'mul' 'tmp100' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 550 [3/4] (0.99ns) (root node of the DSP)   --->   "%tmp104 = mul i26 %tmp103_cast, i26 67108684" [FIR_HLS.cpp:71]   --->   Operation 550 'mul' 'tmp104' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 551 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_42)   --->   "%tmp105 = add i17 %sext_ln71_112, i17 %sext_ln71_19" [FIR_HLS.cpp:71]   --->   Operation 551 'add' 'tmp105' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_42)   --->   "%tmp105_cast = sext i17 %tmp105" [FIR_HLS.cpp:71]   --->   Operation 552 'sext' 'tmp105_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_42)   --->   "%tmp106 = mul i26 %tmp105_cast, i26 150" [FIR_HLS.cpp:71]   --->   Operation 553 'mul' 'tmp106' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 554 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_45)   --->   "%tmp112 = mul i25 %tmp111_cast, i25 98" [FIR_HLS.cpp:71]   --->   Operation 554 'mul' 'tmp112' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 555 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_51)   --->   "%tmp120 = mul i24 %tmp119_cast, i24 52" [FIR_HLS.cpp:71]   --->   Operation 555 'mul' 'tmp120' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 556 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_52)   --->   "%tmp124 = mul i25 %tmp123_cast, i25 100" [FIR_HLS.cpp:71]   --->   Operation 556 'mul' 'tmp124' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.09>
ST_3 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln71_22 = sext i16 %p_ZL19H_filter_FIR_kernel_106_load" [FIR_HLS.cpp:71]   --->   Operation 557 'sext' 'sext_ln71_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln71_35 = sext i16 %p_ZL19H_filter_FIR_kernel_92_load" [FIR_HLS.cpp:71]   --->   Operation 558 'sext' 'sext_ln71_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln71_51 = sext i16 %p_ZL19H_filter_FIR_kernel_76_load" [FIR_HLS.cpp:71]   --->   Operation 559 'sext' 'sext_ln71_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln71_64 = sext i16 %p_ZL19H_filter_FIR_kernel_63_load" [FIR_HLS.cpp:71]   --->   Operation 560 'sext' 'sext_ln71_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 561 [1/1] (0.00ns)   --->   "%sext_ln71_67 = sext i16 %p_ZL19H_filter_FIR_kernel_60_load" [FIR_HLS.cpp:71]   --->   Operation 561 'sext' 'sext_ln71_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln71_80 = sext i16 %p_ZL19H_filter_FIR_kernel_47_load" [FIR_HLS.cpp:71]   --->   Operation 562 'sext' 'sext_ln71_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 563 [1/1] (0.00ns)   --->   "%sext_ln71_96 = sext i16 %p_ZL19H_filter_FIR_kernel_31_load" [FIR_HLS.cpp:71]   --->   Operation 563 'sext' 'sext_ln71_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln71_109 = sext i16 %p_ZL19H_filter_FIR_kernel_17_load" [FIR_HLS.cpp:71]   --->   Operation 564 'sext' 'sext_ln71_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 565 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp3 = mul i27 %tmp2_cast, i27 374" [FIR_HLS.cpp:71]   --->   Operation 565 'mul' 'tmp3' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 566 [1/1] (0.00ns)   --->   "%tmp7_cast = sext i18 %tmp7" [FIR_HLS.cpp:71]   --->   Operation 566 'sext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 567 [1/1] (2.45ns)   --->   "%tmp8 = mul i25 %tmp7_cast, i25 70" [FIR_HLS.cpp:71]   --->   Operation 567 'mul' 'tmp8' <Predicate = true> <Delay = 2.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 568 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_48)   --->   "%tmp12 = mul i25 %tmp11_cast, i25 58" [FIR_HLS.cpp:71]   --->   Operation 568 'mul' 'tmp12' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 569 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_49)   --->   "%tmp16 = mul i25 %tmp15_cast, i25 33554356" [FIR_HLS.cpp:71]   --->   Operation 569 'mul' 'tmp16' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 570 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp18 = mul i32 %tmp17_cast, i32 30324" [FIR_HLS.cpp:71]   --->   Operation 570 'mul' 'tmp18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 571 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_2)   --->   "%tmp19 = add i17 %sext_ln71_67, i17 %sext_ln71_64" [FIR_HLS.cpp:71]   --->   Operation 571 'add' 'tmp19' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 572 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_2)   --->   "%tmp19_cast = sext i17 %tmp19" [FIR_HLS.cpp:71]   --->   Operation 572 'sext' 'tmp19_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 573 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_2)   --->   "%tmp20 = mul i32 %tmp19_cast, i32 8952" [FIR_HLS.cpp:71]   --->   Operation 573 'mul' 'tmp20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 574 [2/3] (0.99ns) (grouped into DSP with root node add_ln71)   --->   "%tmp22 = mul i31 %tmp21_cast, i31 2147476988" [FIR_HLS.cpp:71]   --->   Operation 574 'mul' 'tmp22' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 575 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_3)   --->   "%tmp24 = mul i30 %tmp23_cast, i30 1073738540" [FIR_HLS.cpp:71]   --->   Operation 575 'mul' 'tmp24' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 576 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i17.i12, i17 %tmp25, i12 0" [FIR_HLS.cpp:71]   --->   Operation 576 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 577 [1/1] (0.00ns)   --->   "%p_shl201 = sext i29 %tmp_1" [FIR_HLS.cpp:71]   --->   Operation 577 'sext' 'p_shl201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i17.i7, i17 %tmp25, i7 0" [FIR_HLS.cpp:71]   --->   Operation 578 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 579 [1/1] (0.00ns)   --->   "%p_shl202 = sext i24 %tmp_2" [FIR_HLS.cpp:71]   --->   Operation 579 'sext' 'p_shl202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 580 [1/1] (0.98ns)   --->   "%tmp26 = sub i30 %p_shl201, i30 %p_shl202" [FIR_HLS.cpp:71]   --->   Operation 580 'sub' 'tmp26' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 581 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_4)   --->   "%tmp28 = mul i29 %tmp27_cast, i29 1706" [FIR_HLS.cpp:71]   --->   Operation 581 'mul' 'tmp28' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 582 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp30 = mul i30 %tmp29_cast, i30 1073738936" [FIR_HLS.cpp:71]   --->   Operation 582 'mul' 'tmp30' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 583 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_8)   --->   "%tmp32 = mul i28 %tmp31_cast, i28 268434498" [FIR_HLS.cpp:71]   --->   Operation 583 'mul' 'tmp32' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 584 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_7)   --->   "%tmp34 = mul i29 %tmp33_cast, i29 2276" [FIR_HLS.cpp:71]   --->   Operation 584 'mul' 'tmp34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i17.i9, i17 %tmp35, i9 0" [FIR_HLS.cpp:71]   --->   Operation 585 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 586 [1/1] (0.00ns)   --->   "%p_shl199 = sext i26 %tmp_3" [FIR_HLS.cpp:71]   --->   Operation 586 'sext' 'p_shl199' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %tmp35, i1 0" [FIR_HLS.cpp:71]   --->   Operation 587 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 588 [1/1] (0.00ns)   --->   "%p_shl200 = sext i18 %tmp_4" [FIR_HLS.cpp:71]   --->   Operation 588 'sext' 'p_shl200' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 589 [1/1] (0.95ns)   --->   "%tmp36 = add i28 %p_shl199, i28 %p_shl200" [FIR_HLS.cpp:71]   --->   Operation 589 'add' 'tmp36' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 590 [1/1] (0.00ns)   --->   "%tmp36_cast = sext i28 %tmp36" [FIR_HLS.cpp:71]   --->   Operation 590 'sext' 'tmp36_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 591 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp38 = mul i29 %tmp37_cast, i29 536869042" [FIR_HLS.cpp:71]   --->   Operation 591 'mul' 'tmp38' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 592 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_9)   --->   "%tmp40 = mul i26 %tmp39_cast, i26 67108638" [FIR_HLS.cpp:71]   --->   Operation 592 'mul' 'tmp40' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 593 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_10)   --->   "%tmp42 = mul i28 %tmp41_cast, i28 1564" [FIR_HLS.cpp:71]   --->   Operation 593 'mul' 'tmp42' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %tmp43, i5 0" [FIR_HLS.cpp:71]   --->   Operation 594 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 595 [1/1] (0.00ns)   --->   "%p_shl197 = sext i22 %tmp_5" [FIR_HLS.cpp:71]   --->   Operation 595 'sext' 'p_shl197' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i17.i3, i17 %tmp43, i3 0" [FIR_HLS.cpp:71]   --->   Operation 596 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 597 [1/1] (0.00ns)   --->   "%p_shl198 = sext i20 %tmp_6" [FIR_HLS.cpp:71]   --->   Operation 597 'sext' 'p_shl198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 598 [1/1] (0.91ns)   --->   "%tmp44 = sub i23 %p_shl197, i23 %p_shl198" [FIR_HLS.cpp:71]   --->   Operation 598 'sub' 'tmp44' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 599 [1/1] (0.00ns)   --->   "%tmp44_cast = sext i23 %tmp44" [FIR_HLS.cpp:71]   --->   Operation 599 'sext' 'tmp44_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 600 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_15)   --->   "%tmp45 = add i17 %sext_ln71_80, i17 %sext_ln71_51" [FIR_HLS.cpp:71]   --->   Operation 600 'add' 'tmp45' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 601 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_15)   --->   "%tmp45_cast = sext i17 %tmp45" [FIR_HLS.cpp:71]   --->   Operation 601 'sext' 'tmp45_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 602 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_15)   --->   "%tmp46 = mul i29 %tmp45_cast, i29 536869588" [FIR_HLS.cpp:71]   --->   Operation 602 'mul' 'tmp46' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 603 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_14)   --->   "%tmp48 = mul i25 %tmp47_cast, i25 118" [FIR_HLS.cpp:71]   --->   Operation 603 'mul' 'tmp48' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 604 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp50 = mul i28 %tmp49_cast, i28 1120" [FIR_HLS.cpp:71]   --->   Operation 604 'mul' 'tmp50' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 605 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_16)   --->   "%tmp52 = mul i26 %tmp51_cast, i26 67108642" [FIR_HLS.cpp:71]   --->   Operation 605 'mul' 'tmp52' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 606 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp54 = mul i28 %tmp53_cast, i28 268434506" [FIR_HLS.cpp:71]   --->   Operation 606 'mul' 'tmp54' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 607 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_17)   --->   "%tmp56 = mul i27 %tmp55_cast, i27 294" [FIR_HLS.cpp:71]   --->   Operation 607 'mul' 'tmp56' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 608 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp58 = mul i28 %tmp57_cast, i28 798" [FIR_HLS.cpp:71]   --->   Operation 608 'mul' 'tmp58' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 609 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp60 = mul i27 %tmp59_cast, i27 134217384" [FIR_HLS.cpp:71]   --->   Operation 609 'mul' 'tmp60' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 610 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_20)   --->   "%tmp62 = mul i27 %tmp61_cast, i27 134217062" [FIR_HLS.cpp:71]   --->   Operation 610 'mul' 'tmp62' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 611 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp64 = mul i27 %tmp63_cast, i27 546" [FIR_HLS.cpp:71]   --->   Operation 611 'mul' 'tmp64' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 612 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_21)   --->   "%tmp66 = mul i27 %tmp65_cast, i27 134217336" [FIR_HLS.cpp:71]   --->   Operation 612 'mul' 'tmp66' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 613 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp68 = mul i27 %tmp67_cast, i27 134217284" [FIR_HLS.cpp:71]   --->   Operation 613 'mul' 'tmp68' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 614 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_23)   --->   "%tmp70 = mul i27 %tmp69_cast, i27 394" [FIR_HLS.cpp:71]   --->   Operation 614 'mul' 'tmp70' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 615 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp72 = mul i27 %tmp71_cast, i27 348" [FIR_HLS.cpp:71]   --->   Operation 615 'mul' 'tmp72' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 616 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_24)   --->   "%tmp74 = mul i27 %tmp73_cast, i27 134217338" [FIR_HLS.cpp:71]   --->   Operation 616 'mul' 'tmp74' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 617 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_30)   --->   "%tmp75 = add i17 %sext_ln71_96, i17 %sext_ln71_35" [FIR_HLS.cpp:71]   --->   Operation 617 'add' 'tmp75' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 618 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_30)   --->   "%tmp75_cast = sext i17 %tmp75" [FIR_HLS.cpp:71]   --->   Operation 618 'sext' 'tmp75_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 619 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_30)   --->   "%tmp76 = mul i27 %tmp75_cast, i27 134217460" [FIR_HLS.cpp:71]   --->   Operation 619 'mul' 'tmp76' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 620 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_29)   --->   "%tmp78 = mul i26 %tmp77_cast, i26 196" [FIR_HLS.cpp:71]   --->   Operation 620 'mul' 'tmp78' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 621 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_31)   --->   "%tmp80 = mul i26 %tmp79_cast, i26 67108508" [FIR_HLS.cpp:71]   --->   Operation 621 'mul' 'tmp80' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i17.i7, i17 %tmp81, i7 0" [FIR_HLS.cpp:71]   --->   Operation 622 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 623 [1/1] (0.00ns)   --->   "%p_shl194 = sext i24 %tmp_7" [FIR_HLS.cpp:71]   --->   Operation 623 'sext' 'p_shl194' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg195 = sub i26 0, i26 %p_shl194" [FIR_HLS.cpp:71]   --->   Operation 624 'sub' 'p_neg195' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i17.i3, i17 %tmp81, i3 0" [FIR_HLS.cpp:71]   --->   Operation 625 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 626 [1/1] (0.00ns)   --->   "%p_shl196 = sext i20 %tmp_8" [FIR_HLS.cpp:71]   --->   Operation 626 'sext' 'p_shl196' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 627 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%tmp82 = sub i26 %p_neg195, i26 %p_shl196" [FIR_HLS.cpp:71]   --->   Operation 627 'sub' 'tmp82' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 628 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp84 = mul i26 %tmp83_cast, i26 330" [FIR_HLS.cpp:71]   --->   Operation 628 'mul' 'tmp84' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 629 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_32)   --->   "%tmp86 = mul i25 %tmp85_cast, i25 82" [FIR_HLS.cpp:71]   --->   Operation 629 'mul' 'tmp86' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 630 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_36)   --->   "%tmp88 = mul i27 %tmp87_cast, i27 134217424" [FIR_HLS.cpp:71]   --->   Operation 630 'mul' 'tmp88' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 631 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_35)   --->   "%tmp90 = mul i24 %tmp89_cast, i24 16777174" [FIR_HLS.cpp:71]   --->   Operation 631 'mul' 'tmp90' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 632 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_35)   --->   "%tmp90_cast = sext i24 %tmp90" [FIR_HLS.cpp:71]   --->   Operation 632 'sext' 'tmp90_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 633 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i17.i8, i17 %tmp91, i8 0" [FIR_HLS.cpp:71]   --->   Operation 633 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 634 [1/1] (0.00ns)   --->   "%p_shl192 = sext i25 %tmp_9" [FIR_HLS.cpp:71]   --->   Operation 634 'sext' 'p_shl192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 635 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i17.i4, i17 %tmp91, i4 0" [FIR_HLS.cpp:71]   --->   Operation 635 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 636 [1/1] (0.00ns)   --->   "%p_shl193 = sext i21 %tmp_10" [FIR_HLS.cpp:71]   --->   Operation 636 'sext' 'p_shl193' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (0.94ns)   --->   "%tmp92 = add i26 %p_shl192, i26 %p_shl193" [FIR_HLS.cpp:71]   --->   Operation 637 'add' 'tmp92' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 638 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp931, i2 0" [FIR_HLS.cpp:71]   --->   Operation 638 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_cast = sext i19 %tmp" [FIR_HLS.cpp:71]   --->   Operation 639 'sext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 640 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_37)   --->   "%tmp96 = mul i25 %tmp95_cast, i25 33554190" [FIR_HLS.cpp:71]   --->   Operation 640 'mul' 'tmp96' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 641 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_38)   --->   "%tmp98 = mul i23 %tmp97_cast, i23 22" [FIR_HLS.cpp:71]   --->   Operation 641 'mul' 'tmp98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 642 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp100 = mul i25 %tmp99_cast, i25 210" [FIR_HLS.cpp:71]   --->   Operation 642 'mul' 'tmp100' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 643 [1/1] (1.69ns) (grouped into DSP with root node add_ln71_43)   --->   "%tmp101 = add i17 %sext_ln71_109, i17 %sext_ln71_22" [FIR_HLS.cpp:71]   --->   Operation 643 'add' 'tmp101' <Predicate = true> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 644 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_43)   --->   "%tmp101_cast = sext i17 %tmp101" [FIR_HLS.cpp:71]   --->   Operation 644 'sext' 'tmp101_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 645 [3/3] (0.99ns) (grouped into DSP with root node add_ln71_43)   --->   "%tmp102 = mul i24 %tmp101_cast, i24 16777170" [FIR_HLS.cpp:71]   --->   Operation 645 'mul' 'tmp102' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 646 [2/4] (0.99ns) (root node of the DSP)   --->   "%tmp104 = mul i26 %tmp103_cast, i26 67108684" [FIR_HLS.cpp:71]   --->   Operation 646 'mul' 'tmp104' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 647 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_42)   --->   "%tmp106 = mul i26 %tmp105_cast, i26 150" [FIR_HLS.cpp:71]   --->   Operation 647 'mul' 'tmp106' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 648 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_45)   --->   "%tmp112 = mul i25 %tmp111_cast, i25 98" [FIR_HLS.cpp:71]   --->   Operation 648 'mul' 'tmp112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i17.i6, i17 %tmp113, i6 0" [FIR_HLS.cpp:71]   --->   Operation 649 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 650 [1/1] (0.00ns)   --->   "%p_shl184 = sext i23 %tmp_15" [FIR_HLS.cpp:71]   --->   Operation 650 'sext' 'p_shl184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg185 = sub i25 0, i25 %p_shl184" [FIR_HLS.cpp:71]   --->   Operation 651 'sub' 'p_neg185' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i17.i4, i17 %tmp113, i4 0" [FIR_HLS.cpp:71]   --->   Operation 652 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 653 [1/1] (0.00ns)   --->   "%p_shl186 = sext i21 %tmp_16" [FIR_HLS.cpp:71]   --->   Operation 653 'sext' 'p_shl186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 654 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%tmp114 = sub i25 %p_neg185, i25 %p_shl186" [FIR_HLS.cpp:71]   --->   Operation 654 'sub' 'tmp114' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i17.i6, i17 %tmp115, i6 0" [FIR_HLS.cpp:71]   --->   Operation 655 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%p_shl181 = sext i23 %tmp_17" [FIR_HLS.cpp:71]   --->   Operation 656 'sext' 'p_shl181' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i17.i1, i17 %tmp115, i1 0" [FIR_HLS.cpp:71]   --->   Operation 657 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 658 [1/1] (0.00ns)   --->   "%p_shl183 = sext i18 %tmp_18" [FIR_HLS.cpp:71]   --->   Operation 658 'sext' 'p_shl183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 659 [1/1] (0.92ns)   --->   "%tmp116 = sub i24 %p_shl183, i24 %p_shl181" [FIR_HLS.cpp:71]   --->   Operation 659 'sub' 'tmp116' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 660 [1/1] (0.00ns)   --->   "%tmp116_cast = sext i24 %tmp116" [FIR_HLS.cpp:71]   --->   Operation 660 'sext' 'tmp116_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i17.i6, i17 %tmp117, i6 0" [FIR_HLS.cpp:71]   --->   Operation 661 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 662 [1/1] (0.00ns)   --->   "%p_shl179 = sext i23 %tmp_19" [FIR_HLS.cpp:71]   --->   Operation 662 'sext' 'p_shl179' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %tmp117, i2 0" [FIR_HLS.cpp:71]   --->   Operation 663 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 664 [1/1] (0.00ns)   --->   "%p_shl180 = sext i19 %tmp_20" [FIR_HLS.cpp:71]   --->   Operation 664 'sext' 'p_shl180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 665 [1/1] (0.92ns)   --->   "%tmp118 = sub i24 %p_shl179, i24 %p_shl180" [FIR_HLS.cpp:71]   --->   Operation 665 'sub' 'tmp118' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 666 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_51)   --->   "%tmp120 = mul i24 %tmp119_cast, i24 52" [FIR_HLS.cpp:71]   --->   Operation 666 'mul' 'tmp120' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 667 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i17.i8, i17 %tmp121, i8 0" [FIR_HLS.cpp:71]   --->   Operation 667 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 668 [1/1] (0.00ns)   --->   "%p_shl = sext i25 %tmp_21" [FIR_HLS.cpp:71]   --->   Operation 668 'sext' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 669 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i17.i6, i17 %tmp121, i6 0" [FIR_HLS.cpp:71]   --->   Operation 669 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 670 [1/1] (0.00ns)   --->   "%p_shl178 = sext i23 %tmp_22" [FIR_HLS.cpp:71]   --->   Operation 670 'sext' 'p_shl178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 671 [1/1] (0.94ns)   --->   "%tmp122 = sub i26 %p_shl178, i26 %p_shl" [FIR_HLS.cpp:71]   --->   Operation 671 'sub' 'tmp122' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 672 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_52)   --->   "%tmp124 = mul i25 %tmp123_cast, i25 100" [FIR_HLS.cpp:71]   --->   Operation 672 'mul' 'tmp124' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 673 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_52)   --->   "%sext_ln71_126 = sext i25 %tmp124" [FIR_HLS.cpp:71]   --->   Operation 673 'sext' 'sext_ln71_126' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 674 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_3 = add i30 %tmp24, i30 %tmp26" [FIR_HLS.cpp:71]   --->   Operation 674 'add' 'add_ln71_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 675 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_7 = add i29 %tmp34, i29 %tmp36_cast" [FIR_HLS.cpp:71]   --->   Operation 675 'add' 'add_ln71_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 676 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_10 = add i28 %tmp42, i28 %tmp44_cast" [FIR_HLS.cpp:71]   --->   Operation 676 'add' 'add_ln71_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 677 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_31 = add i26 %tmp80, i26 %tmp82" [FIR_HLS.cpp:71]   --->   Operation 677 'add' 'add_ln71_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 678 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_35 = add i26 %tmp90_cast, i26 %tmp92" [FIR_HLS.cpp:71]   --->   Operation 678 'add' 'add_ln71_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 679 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_37 = add i25 %tmp_cast, i25 %tmp96" [FIR_HLS.cpp:71]   --->   Operation 679 'add' 'add_ln71_37' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 680 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_45 = add i25 %tmp112, i25 %tmp114" [FIR_HLS.cpp:71]   --->   Operation 680 'add' 'add_ln71_45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 681 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_48 = add i25 %tmp8, i25 %tmp12" [FIR_HLS.cpp:71]   --->   Operation 681 'add' 'add_ln71_48' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 682 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_49 = add i25 %tmp16, i25 %tmp116_cast" [FIR_HLS.cpp:71]   --->   Operation 682 'add' 'add_ln71_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 683 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_51 = add i24 %tmp118, i24 %tmp120" [FIR_HLS.cpp:71]   --->   Operation 683 'add' 'add_ln71_51' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 684 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_52 = add i26 %tmp122, i26 %sext_ln71_126" [FIR_HLS.cpp:71]   --->   Operation 684 'add' 'add_ln71_52' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 685 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp3 = mul i27 %tmp2_cast, i27 374" [FIR_HLS.cpp:71]   --->   Operation 685 'mul' 'tmp3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 686 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp18 = mul i32 %tmp17_cast, i32 30324" [FIR_HLS.cpp:71]   --->   Operation 686 'mul' 'tmp18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 687 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_2)   --->   "%tmp20 = mul i32 %tmp19_cast, i32 8952" [FIR_HLS.cpp:71]   --->   Operation 687 'mul' 'tmp20' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 688 [1/3] (0.00ns) (grouped into DSP with root node add_ln71)   --->   "%tmp22 = mul i31 %tmp21_cast, i31 2147476988" [FIR_HLS.cpp:71]   --->   Operation 688 'mul' 'tmp22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 689 [1/1] (0.00ns) (grouped into DSP with root node add_ln71)   --->   "%tmp22_cast = sext i31 %tmp22" [FIR_HLS.cpp:71]   --->   Operation 689 'sext' 'tmp22_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 690 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_4)   --->   "%tmp28 = mul i29 %tmp27_cast, i29 1706" [FIR_HLS.cpp:71]   --->   Operation 690 'mul' 'tmp28' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 691 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_4)   --->   "%tmp28_cast = sext i29 %tmp28" [FIR_HLS.cpp:71]   --->   Operation 691 'sext' 'tmp28_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 692 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp30 = mul i30 %tmp29_cast, i30 1073738936" [FIR_HLS.cpp:71]   --->   Operation 692 'mul' 'tmp30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 693 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_8)   --->   "%tmp32 = mul i28 %tmp31_cast, i28 268434498" [FIR_HLS.cpp:71]   --->   Operation 693 'mul' 'tmp32' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 694 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_8)   --->   "%tmp32_cast = sext i28 %tmp32" [FIR_HLS.cpp:71]   --->   Operation 694 'sext' 'tmp32_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 695 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp38 = mul i29 %tmp37_cast, i29 536869042" [FIR_HLS.cpp:71]   --->   Operation 695 'mul' 'tmp38' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 696 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_9)   --->   "%tmp40 = mul i26 %tmp39_cast, i26 67108638" [FIR_HLS.cpp:71]   --->   Operation 696 'mul' 'tmp40' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 697 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_9)   --->   "%tmp40_cast = sext i26 %tmp40" [FIR_HLS.cpp:71]   --->   Operation 697 'sext' 'tmp40_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 698 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_15)   --->   "%tmp46 = mul i29 %tmp45_cast, i29 536869588" [FIR_HLS.cpp:71]   --->   Operation 698 'mul' 'tmp46' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 699 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_14)   --->   "%tmp48 = mul i25 %tmp47_cast, i25 118" [FIR_HLS.cpp:71]   --->   Operation 699 'mul' 'tmp48' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 700 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_14)   --->   "%tmp48_cast = sext i25 %tmp48" [FIR_HLS.cpp:71]   --->   Operation 700 'sext' 'tmp48_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 701 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp50 = mul i28 %tmp49_cast, i28 1120" [FIR_HLS.cpp:71]   --->   Operation 701 'mul' 'tmp50' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 702 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_16)   --->   "%tmp52 = mul i26 %tmp51_cast, i26 67108642" [FIR_HLS.cpp:71]   --->   Operation 702 'mul' 'tmp52' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 703 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_16)   --->   "%tmp52_cast = sext i26 %tmp52" [FIR_HLS.cpp:71]   --->   Operation 703 'sext' 'tmp52_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 704 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp54 = mul i28 %tmp53_cast, i28 268434506" [FIR_HLS.cpp:71]   --->   Operation 704 'mul' 'tmp54' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 705 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_17)   --->   "%tmp56 = mul i27 %tmp55_cast, i27 294" [FIR_HLS.cpp:71]   --->   Operation 705 'mul' 'tmp56' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 706 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_17)   --->   "%tmp56_cast = sext i27 %tmp56" [FIR_HLS.cpp:71]   --->   Operation 706 'sext' 'tmp56_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 707 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp58 = mul i28 %tmp57_cast, i28 798" [FIR_HLS.cpp:71]   --->   Operation 707 'mul' 'tmp58' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 708 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp60 = mul i27 %tmp59_cast, i27 134217384" [FIR_HLS.cpp:71]   --->   Operation 708 'mul' 'tmp60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 709 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_20)   --->   "%tmp62 = mul i27 %tmp61_cast, i27 134217062" [FIR_HLS.cpp:71]   --->   Operation 709 'mul' 'tmp62' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 710 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp64 = mul i27 %tmp63_cast, i27 546" [FIR_HLS.cpp:71]   --->   Operation 710 'mul' 'tmp64' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 711 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_21)   --->   "%tmp66 = mul i27 %tmp65_cast, i27 134217336" [FIR_HLS.cpp:71]   --->   Operation 711 'mul' 'tmp66' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 712 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp68 = mul i27 %tmp67_cast, i27 134217284" [FIR_HLS.cpp:71]   --->   Operation 712 'mul' 'tmp68' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 713 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_23)   --->   "%tmp70 = mul i27 %tmp69_cast, i27 394" [FIR_HLS.cpp:71]   --->   Operation 713 'mul' 'tmp70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 714 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp72 = mul i27 %tmp71_cast, i27 348" [FIR_HLS.cpp:71]   --->   Operation 714 'mul' 'tmp72' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 715 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_24)   --->   "%tmp74 = mul i27 %tmp73_cast, i27 134217338" [FIR_HLS.cpp:71]   --->   Operation 715 'mul' 'tmp74' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 716 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_30)   --->   "%tmp76 = mul i27 %tmp75_cast, i27 134217460" [FIR_HLS.cpp:71]   --->   Operation 716 'mul' 'tmp76' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 717 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_29)   --->   "%tmp78 = mul i26 %tmp77_cast, i26 196" [FIR_HLS.cpp:71]   --->   Operation 717 'mul' 'tmp78' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 718 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_29)   --->   "%tmp78_cast = sext i26 %tmp78" [FIR_HLS.cpp:71]   --->   Operation 718 'sext' 'tmp78_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 719 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp84 = mul i26 %tmp83_cast, i26 330" [FIR_HLS.cpp:71]   --->   Operation 719 'mul' 'tmp84' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 720 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_32)   --->   "%tmp86 = mul i25 %tmp85_cast, i25 82" [FIR_HLS.cpp:71]   --->   Operation 720 'mul' 'tmp86' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 721 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_32)   --->   "%tmp86_cast = sext i25 %tmp86" [FIR_HLS.cpp:71]   --->   Operation 721 'sext' 'tmp86_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 722 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_36)   --->   "%tmp88 = mul i27 %tmp87_cast, i27 134217424" [FIR_HLS.cpp:71]   --->   Operation 722 'mul' 'tmp88' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 723 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_38)   --->   "%tmp98 = mul i23 %tmp97_cast, i23 22" [FIR_HLS.cpp:71]   --->   Operation 723 'mul' 'tmp98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 724 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_38)   --->   "%tmp98_cast = sext i23 %tmp98" [FIR_HLS.cpp:71]   --->   Operation 724 'sext' 'tmp98_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 725 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp100 = mul i25 %tmp99_cast, i25 210" [FIR_HLS.cpp:71]   --->   Operation 725 'mul' 'tmp100' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 726 [2/3] (0.99ns) (grouped into DSP with root node add_ln71_43)   --->   "%tmp102 = mul i24 %tmp101_cast, i24 16777170" [FIR_HLS.cpp:71]   --->   Operation 726 'mul' 'tmp102' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 727 [1/4] (0.00ns) (root node of the DSP)   --->   "%tmp104 = mul i26 %tmp103_cast, i26 67108684" [FIR_HLS.cpp:71]   --->   Operation 727 'mul' 'tmp104' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 728 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_42)   --->   "%tmp106 = mul i26 %tmp105_cast, i26 150" [FIR_HLS.cpp:71]   --->   Operation 728 'mul' 'tmp106' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 729 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71 = add i32 %tmp18, i32 %tmp22_cast" [FIR_HLS.cpp:71]   --->   Operation 729 'add' 'add_ln71' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 730 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_3 = add i30 %tmp24, i30 %tmp26" [FIR_HLS.cpp:71]   --->   Operation 730 'add' 'add_ln71_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 731 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_4 = add i30 %tmp28_cast, i30 %tmp30" [FIR_HLS.cpp:71]   --->   Operation 731 'add' 'add_ln71_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 732 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_7 = add i29 %tmp34, i29 %tmp36_cast" [FIR_HLS.cpp:71]   --->   Operation 732 'add' 'add_ln71_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 733 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_8 = add i29 %add_ln71_7, i29 %tmp32_cast" [FIR_HLS.cpp:71]   --->   Operation 733 'add' 'add_ln71_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 734 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_9 = add i29 %tmp38, i29 %tmp40_cast" [FIR_HLS.cpp:71]   --->   Operation 734 'add' 'add_ln71_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 735 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_10 = add i28 %tmp42, i28 %tmp44_cast" [FIR_HLS.cpp:71]   --->   Operation 735 'add' 'add_ln71_10' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 736 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_14 = add i28 %tmp48_cast, i28 %tmp50" [FIR_HLS.cpp:71]   --->   Operation 736 'add' 'add_ln71_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 737 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_16 = add i28 %tmp52_cast, i28 %tmp54" [FIR_HLS.cpp:71]   --->   Operation 737 'add' 'add_ln71_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 738 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_17 = add i28 %tmp56_cast, i28 %tmp58" [FIR_HLS.cpp:71]   --->   Operation 738 'add' 'add_ln71_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 739 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_20 = add i27 %tmp60, i27 %tmp62" [FIR_HLS.cpp:71]   --->   Operation 739 'add' 'add_ln71_20' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 740 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_21 = add i27 %tmp64, i27 %tmp66" [FIR_HLS.cpp:71]   --->   Operation 740 'add' 'add_ln71_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 741 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_23 = add i27 %tmp68, i27 %tmp70" [FIR_HLS.cpp:71]   --->   Operation 741 'add' 'add_ln71_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 742 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_24 = add i27 %tmp72, i27 %tmp74" [FIR_HLS.cpp:71]   --->   Operation 742 'add' 'add_ln71_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 743 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_29 = add i27 %tmp3, i27 %tmp78_cast" [FIR_HLS.cpp:71]   --->   Operation 743 'add' 'add_ln71_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 744 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_31 = add i26 %tmp80, i26 %tmp82" [FIR_HLS.cpp:71]   --->   Operation 744 'add' 'add_ln71_31' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 745 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_32 = add i26 %tmp84, i26 %tmp86_cast" [FIR_HLS.cpp:71]   --->   Operation 745 'add' 'add_ln71_32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 746 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_35 = add i26 %tmp90_cast, i26 %tmp92" [FIR_HLS.cpp:71]   --->   Operation 746 'add' 'add_ln71_35' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln71_153 = sext i26 %add_ln71_35" [FIR_HLS.cpp:71]   --->   Operation 747 'sext' 'sext_ln71_153' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 748 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_36 = add i27 %sext_ln71_153, i27 %tmp88" [FIR_HLS.cpp:71]   --->   Operation 748 'add' 'add_ln71_36' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 749 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_37 = add i25 %tmp_cast, i25 %tmp96" [FIR_HLS.cpp:71]   --->   Operation 749 'add' 'add_ln71_37' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 750 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_38 = add i25 %tmp98_cast, i25 %tmp100" [FIR_HLS.cpp:71]   --->   Operation 750 'add' 'add_ln71_38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 751 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_42 = add i26 %tmp104, i26 %tmp106" [FIR_HLS.cpp:71]   --->   Operation 751 'add' 'add_ln71_42' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln71_158 = sext i25 %add_ln71_44" [FIR_HLS.cpp:71]   --->   Operation 752 'sext' 'sext_ln71_158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 753 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_45 = add i25 %tmp112, i25 %tmp114" [FIR_HLS.cpp:71]   --->   Operation 753 'add' 'add_ln71_45' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln71_159 = sext i25 %add_ln71_45" [FIR_HLS.cpp:71]   --->   Operation 754 'sext' 'sext_ln71_159' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 755 [1/1] (0.94ns)   --->   "%add_ln71_46 = add i26 %sext_ln71_159, i26 %sext_ln71_158" [FIR_HLS.cpp:71]   --->   Operation 755 'add' 'add_ln71_46' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 756 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_48 = add i25 %tmp8, i25 %tmp12" [FIR_HLS.cpp:71]   --->   Operation 756 'add' 'add_ln71_48' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln71_162 = sext i25 %add_ln71_48" [FIR_HLS.cpp:71]   --->   Operation 757 'sext' 'sext_ln71_162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 758 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_49 = add i25 %tmp16, i25 %tmp116_cast" [FIR_HLS.cpp:71]   --->   Operation 758 'add' 'add_ln71_49' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln71_163 = sext i25 %add_ln71_49" [FIR_HLS.cpp:71]   --->   Operation 759 'sext' 'sext_ln71_163' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 760 [1/1] (0.94ns)   --->   "%add_ln71_50 = add i26 %sext_ln71_163, i26 %sext_ln71_162" [FIR_HLS.cpp:71]   --->   Operation 760 'add' 'add_ln71_50' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln71_164 = sext i26 %add_ln71_50" [FIR_HLS.cpp:71]   --->   Operation 761 'sext' 'sext_ln71_164' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 762 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_51 = add i24 %tmp118, i24 %tmp120" [FIR_HLS.cpp:71]   --->   Operation 762 'add' 'add_ln71_51' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln71_165 = sext i24 %add_ln71_51" [FIR_HLS.cpp:71]   --->   Operation 763 'sext' 'sext_ln71_165' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 764 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_52 = add i26 %tmp122, i26 %sext_ln71_126" [FIR_HLS.cpp:71]   --->   Operation 764 'add' 'add_ln71_52' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 765 [1/1] (0.95ns)   --->   "%add_ln71_53 = add i26 %add_ln71_52, i26 %sext_ln71_165" [FIR_HLS.cpp:71]   --->   Operation 765 'add' 'add_ln71_53' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln71_166 = sext i26 %add_ln71_53" [FIR_HLS.cpp:71]   --->   Operation 766 'sext' 'sext_ln71_166' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 767 [1/1] (0.95ns)   --->   "%add_ln71_54 = add i27 %sext_ln71_166, i27 %sext_ln71_164" [FIR_HLS.cpp:71]   --->   Operation 767 'add' 'add_ln71_54' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.61>
ST_5 : Operation 768 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_2)   --->   "%tmp20 = mul i32 %tmp19_cast, i32 8952" [FIR_HLS.cpp:71]   --->   Operation 768 'mul' 'tmp20' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 769 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_15)   --->   "%tmp46 = mul i29 %tmp45_cast, i29 536869588" [FIR_HLS.cpp:71]   --->   Operation 769 'mul' 'tmp46' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 770 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_30)   --->   "%tmp76 = mul i27 %tmp75_cast, i27 134217460" [FIR_HLS.cpp:71]   --->   Operation 770 'mul' 'tmp76' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 771 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_30)   --->   "%tmp76_cast = sext i27 %tmp76" [FIR_HLS.cpp:71]   --->   Operation 771 'sext' 'tmp76_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 772 [1/3] (0.00ns) (grouped into DSP with root node add_ln71_43)   --->   "%tmp102 = mul i24 %tmp101_cast, i24 16777170" [FIR_HLS.cpp:71]   --->   Operation 772 'mul' 'tmp102' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 773 [1/1] (0.00ns) (grouped into DSP with root node add_ln71_43)   --->   "%tmp102_cast = sext i24 %tmp102" [FIR_HLS.cpp:71]   --->   Operation 773 'sext' 'tmp102_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 774 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71 = add i32 %tmp18, i32 %tmp22_cast" [FIR_HLS.cpp:71]   --->   Operation 774 'add' 'add_ln71' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 775 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_2 = add i32 %add_ln71, i32 %tmp20" [FIR_HLS.cpp:71]   --->   Operation 775 'add' 'add_ln71_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 776 [1/1] (0.00ns)   --->   "%sext_ln71_127 = sext i30 %add_ln71_3" [FIR_HLS.cpp:71]   --->   Operation 776 'sext' 'sext_ln71_127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 777 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_4 = add i30 %tmp28_cast, i30 %tmp30" [FIR_HLS.cpp:71]   --->   Operation 777 'add' 'add_ln71_4' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln71_128 = sext i30 %add_ln71_4" [FIR_HLS.cpp:71]   --->   Operation 778 'sext' 'sext_ln71_128' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 779 [1/1] (0.99ns)   --->   "%add_ln71_5 = add i31 %sext_ln71_128, i31 %sext_ln71_127" [FIR_HLS.cpp:71]   --->   Operation 779 'add' 'add_ln71_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 780 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_8 = add i29 %add_ln71_7, i29 %tmp32_cast" [FIR_HLS.cpp:71]   --->   Operation 780 'add' 'add_ln71_8' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln71_130 = sext i29 %add_ln71_8" [FIR_HLS.cpp:71]   --->   Operation 781 'sext' 'sext_ln71_130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 782 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_9 = add i29 %tmp38, i29 %tmp40_cast" [FIR_HLS.cpp:71]   --->   Operation 782 'add' 'add_ln71_9' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln71_131 = sext i28 %add_ln71_10" [FIR_HLS.cpp:71]   --->   Operation 783 'sext' 'sext_ln71_131' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 784 [1/1] (0.98ns)   --->   "%add_ln71_11 = add i29 %sext_ln71_131, i29 %add_ln71_9" [FIR_HLS.cpp:71]   --->   Operation 784 'add' 'add_ln71_11' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln71_132 = sext i29 %add_ln71_11" [FIR_HLS.cpp:71]   --->   Operation 785 'sext' 'sext_ln71_132' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 786 [1/1] (0.98ns)   --->   "%add_ln71_12 = add i30 %sext_ln71_132, i30 %sext_ln71_130" [FIR_HLS.cpp:71]   --->   Operation 786 'add' 'add_ln71_12' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 787 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_14 = add i28 %tmp48_cast, i28 %tmp50" [FIR_HLS.cpp:71]   --->   Operation 787 'add' 'add_ln71_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln71_134 = sext i28 %add_ln71_14" [FIR_HLS.cpp:71]   --->   Operation 788 'sext' 'sext_ln71_134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 789 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_15 = add i29 %sext_ln71_134, i29 %tmp46" [FIR_HLS.cpp:71]   --->   Operation 789 'add' 'add_ln71_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 790 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_16 = add i28 %tmp52_cast, i28 %tmp54" [FIR_HLS.cpp:71]   --->   Operation 790 'add' 'add_ln71_16' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln71_136 = sext i28 %add_ln71_16" [FIR_HLS.cpp:71]   --->   Operation 791 'sext' 'sext_ln71_136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 792 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_17 = add i28 %tmp56_cast, i28 %tmp58" [FIR_HLS.cpp:71]   --->   Operation 792 'add' 'add_ln71_17' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln71_137 = sext i28 %add_ln71_17" [FIR_HLS.cpp:71]   --->   Operation 793 'sext' 'sext_ln71_137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 794 [1/1] (0.97ns)   --->   "%add_ln71_18 = add i29 %sext_ln71_137, i29 %sext_ln71_136" [FIR_HLS.cpp:71]   --->   Operation 794 'add' 'add_ln71_18' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 795 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_20 = add i27 %tmp60, i27 %tmp62" [FIR_HLS.cpp:71]   --->   Operation 795 'add' 'add_ln71_20' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 796 [1/1] (0.00ns)   --->   "%sext_ln71_140 = sext i27 %add_ln71_20" [FIR_HLS.cpp:71]   --->   Operation 796 'sext' 'sext_ln71_140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 797 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_21 = add i27 %tmp64, i27 %tmp66" [FIR_HLS.cpp:71]   --->   Operation 797 'add' 'add_ln71_21' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln71_141 = sext i27 %add_ln71_21" [FIR_HLS.cpp:71]   --->   Operation 798 'sext' 'sext_ln71_141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 799 [1/1] (0.96ns)   --->   "%add_ln71_22 = add i28 %sext_ln71_141, i28 %sext_ln71_140" [FIR_HLS.cpp:71]   --->   Operation 799 'add' 'add_ln71_22' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln71_142 = sext i28 %add_ln71_22" [FIR_HLS.cpp:71]   --->   Operation 800 'sext' 'sext_ln71_142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 801 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_23 = add i27 %tmp68, i27 %tmp70" [FIR_HLS.cpp:71]   --->   Operation 801 'add' 'add_ln71_23' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln71_143 = sext i27 %add_ln71_23" [FIR_HLS.cpp:71]   --->   Operation 802 'sext' 'sext_ln71_143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 803 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_24 = add i27 %tmp72, i27 %tmp74" [FIR_HLS.cpp:71]   --->   Operation 803 'add' 'add_ln71_24' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln71_144 = sext i27 %add_ln71_24" [FIR_HLS.cpp:71]   --->   Operation 804 'sext' 'sext_ln71_144' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 805 [1/1] (0.96ns)   --->   "%add_ln71_25 = add i28 %sext_ln71_144, i28 %sext_ln71_143" [FIR_HLS.cpp:71]   --->   Operation 805 'add' 'add_ln71_25' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln71_145 = sext i28 %add_ln71_25" [FIR_HLS.cpp:71]   --->   Operation 806 'sext' 'sext_ln71_145' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 807 [1/1] (0.97ns)   --->   "%add_ln71_26 = add i29 %sext_ln71_145, i29 %sext_ln71_142" [FIR_HLS.cpp:71]   --->   Operation 807 'add' 'add_ln71_26' <Predicate = true> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 808 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_29 = add i27 %tmp3, i27 %tmp78_cast" [FIR_HLS.cpp:71]   --->   Operation 808 'add' 'add_ln71_29' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln71_148 = sext i27 %add_ln71_29" [FIR_HLS.cpp:71]   --->   Operation 809 'sext' 'sext_ln71_148' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 810 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_30 = add i28 %sext_ln71_148, i28 %tmp76_cast" [FIR_HLS.cpp:71]   --->   Operation 810 'add' 'add_ln71_30' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln71_150 = sext i26 %add_ln71_31" [FIR_HLS.cpp:71]   --->   Operation 811 'sext' 'sext_ln71_150' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 812 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_32 = add i26 %tmp84, i26 %tmp86_cast" [FIR_HLS.cpp:71]   --->   Operation 812 'add' 'add_ln71_32' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln71_151 = sext i26 %add_ln71_32" [FIR_HLS.cpp:71]   --->   Operation 813 'sext' 'sext_ln71_151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 814 [1/1] (0.95ns)   --->   "%add_ln71_33 = add i27 %sext_ln71_151, i27 %sext_ln71_150" [FIR_HLS.cpp:71]   --->   Operation 814 'add' 'add_ln71_33' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 815 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_36 = add i27 %sext_ln71_153, i27 %tmp88" [FIR_HLS.cpp:71]   --->   Operation 815 'add' 'add_ln71_36' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 816 [1/1] (0.00ns)   --->   "%sext_ln71_154 = sext i27 %add_ln71_36" [FIR_HLS.cpp:71]   --->   Operation 816 'sext' 'sext_ln71_154' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln71_155 = sext i25 %add_ln71_37" [FIR_HLS.cpp:71]   --->   Operation 817 'sext' 'sext_ln71_155' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 818 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_38 = add i25 %tmp98_cast, i25 %tmp100" [FIR_HLS.cpp:71]   --->   Operation 818 'add' 'add_ln71_38' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln71_156 = sext i25 %add_ln71_38" [FIR_HLS.cpp:71]   --->   Operation 819 'sext' 'sext_ln71_156' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 820 [1/1] (0.94ns)   --->   "%add_ln71_39 = add i26 %sext_ln71_156, i26 %sext_ln71_155" [FIR_HLS.cpp:71]   --->   Operation 820 'add' 'add_ln71_39' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln71_168 = sext i26 %add_ln71_39" [FIR_HLS.cpp:71]   --->   Operation 821 'sext' 'sext_ln71_168' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 822 [1/1] (0.96ns)   --->   "%add_ln71_40 = add i28 %sext_ln71_168, i28 %sext_ln71_154" [FIR_HLS.cpp:71]   --->   Operation 822 'add' 'add_ln71_40' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 823 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_42 = add i26 %tmp104, i26 %tmp106" [FIR_HLS.cpp:71]   --->   Operation 823 'add' 'add_ln71_42' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 824 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_43 = add i26 %add_ln71_42, i26 %tmp102_cast" [FIR_HLS.cpp:71]   --->   Operation 824 'add' 'add_ln71_43' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.28>
ST_6 : Operation 825 [1/1] (0.00ns)   --->   "%specpipeline_ln63 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [FIR_HLS.cpp:63]   --->   Operation 825 'specpipeline' 'specpipeline_ln63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 826 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_2 = add i32 %add_ln71, i32 %tmp20" [FIR_HLS.cpp:71]   --->   Operation 826 'add' 'add_ln71_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 827 [1/1] (0.00ns)   --->   "%sext_ln71_129 = sext i31 %add_ln71_5" [FIR_HLS.cpp:71]   --->   Operation 827 'sext' 'sext_ln71_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_6 = add i32 %sext_ln71_129, i32 %add_ln71_2" [FIR_HLS.cpp:71]   --->   Operation 828 'add' 'add_ln71_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln71_133 = sext i30 %add_ln71_12" [FIR_HLS.cpp:71]   --->   Operation 829 'sext' 'sext_ln71_133' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 830 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln71_13 = add i32 %sext_ln71_133, i32 %add_ln71_6" [FIR_HLS.cpp:71]   --->   Operation 830 'add' 'add_ln71_13' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 831 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_15 = add i29 %sext_ln71_134, i29 %tmp46" [FIR_HLS.cpp:71]   --->   Operation 831 'add' 'add_ln71_15' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln71_135 = sext i29 %add_ln71_15" [FIR_HLS.cpp:71]   --->   Operation 832 'sext' 'sext_ln71_135' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln71_138 = sext i29 %add_ln71_18" [FIR_HLS.cpp:71]   --->   Operation 833 'sext' 'sext_ln71_138' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 834 [1/1] (0.98ns)   --->   "%add_ln71_19 = add i30 %sext_ln71_138, i30 %sext_ln71_135" [FIR_HLS.cpp:71]   --->   Operation 834 'add' 'add_ln71_19' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln71_139 = sext i30 %add_ln71_19" [FIR_HLS.cpp:71]   --->   Operation 835 'sext' 'sext_ln71_139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln71_146 = sext i29 %add_ln71_26" [FIR_HLS.cpp:71]   --->   Operation 836 'sext' 'sext_ln71_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 837 [1/1] (0.99ns)   --->   "%add_ln71_27 = add i31 %sext_ln71_146, i31 %sext_ln71_139" [FIR_HLS.cpp:71]   --->   Operation 837 'add' 'add_ln71_27' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln71_147 = sext i31 %add_ln71_27" [FIR_HLS.cpp:71]   --->   Operation 838 'sext' 'sext_ln71_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 839 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_28 = add i32 %sext_ln71_147, i32 %add_ln71_13" [FIR_HLS.cpp:71]   --->   Operation 839 'add' 'add_ln71_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 840 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_30 = add i28 %sext_ln71_148, i28 %tmp76_cast" [FIR_HLS.cpp:71]   --->   Operation 840 'add' 'add_ln71_30' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln71_149 = sext i28 %add_ln71_30" [FIR_HLS.cpp:71]   --->   Operation 841 'sext' 'sext_ln71_149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln71_152 = sext i27 %add_ln71_33" [FIR_HLS.cpp:71]   --->   Operation 842 'sext' 'sext_ln71_152' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 843 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln71_34 = add i29 %sext_ln71_152, i29 %sext_ln71_149" [FIR_HLS.cpp:71]   --->   Operation 843 'add' 'add_ln71_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln71_169 = sext i28 %add_ln71_40" [FIR_HLS.cpp:71]   --->   Operation 844 'sext' 'sext_ln71_169' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 845 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%add_ln71_41 = add i29 %sext_ln71_169, i29 %add_ln71_34" [FIR_HLS.cpp:71]   --->   Operation 845 'add' 'add_ln71_41' <Predicate = true> <Delay = 0.72> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln71_170 = sext i29 %add_ln71_41" [FIR_HLS.cpp:71]   --->   Operation 846 'sext' 'sext_ln71_170' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 847 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln71_43 = add i26 %add_ln71_42, i26 %tmp102_cast" [FIR_HLS.cpp:71]   --->   Operation 847 'add' 'add_ln71_43' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 848 [1/1] (0.00ns)   --->   "%sext_ln71_157 = sext i26 %add_ln71_43" [FIR_HLS.cpp:71]   --->   Operation 848 'sext' 'sext_ln71_157' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln71_160 = sext i26 %add_ln71_46" [FIR_HLS.cpp:71]   --->   Operation 849 'sext' 'sext_ln71_160' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 850 [1/1] (0.95ns)   --->   "%add_ln71_47 = add i27 %sext_ln71_160, i27 %sext_ln71_157" [FIR_HLS.cpp:71]   --->   Operation 850 'add' 'add_ln71_47' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln71_161 = sext i27 %add_ln71_47" [FIR_HLS.cpp:71]   --->   Operation 851 'sext' 'sext_ln71_161' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln71_167 = sext i27 %add_ln71_54" [FIR_HLS.cpp:71]   --->   Operation 852 'sext' 'sext_ln71_167' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 853 [1/1] (0.96ns)   --->   "%add_ln71_55 = add i28 %sext_ln71_167, i28 %sext_ln71_161" [FIR_HLS.cpp:71]   --->   Operation 853 'add' 'add_ln71_55' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 854 [1/1] (0.00ns)   --->   "%sext_ln71_171 = sext i28 %add_ln71_55" [FIR_HLS.cpp:71]   --->   Operation 854 'sext' 'sext_ln71_171' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 855 [1/1] (0.98ns)   --->   "%add_ln71_56 = add i30 %sext_ln71_171, i30 %sext_ln71_170" [FIR_HLS.cpp:71]   --->   Operation 855 'add' 'add_ln71_56' <Predicate = true> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 856 [1/1] (0.00ns)   --->   "%sext_ln71_172 = sext i30 %add_ln71_56" [FIR_HLS.cpp:71]   --->   Operation 856 'sext' 'sext_ln71_172' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 857 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%FIR_accu32 = add i32 %sext_ln71_172, i32 %add_ln71_28" [FIR_HLS.cpp:71]   --->   Operation 857 'add' 'FIR_accu32' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 858 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %FIR_accu32, i32 16, i32 31" [FIR_HLS.cpp:73]   --->   Operation 858 'partselect' 'y' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 859 [1/1] (0.00ns)   --->   "%ret_ln78 = ret i16 %y" [FIR_HLS.cpp:78]   --->   Operation 859 'ret' 'ret_ln78' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.245ns
The critical path consists of the following:
	'load' operation 16 bit ('p_ZL19H_filter_FIR_kernel_93_load', FIR_HLS.cpp:71) on static variable 'p_ZL19H_filter_FIR_kernel_93' [185]  (0.000 ns)
	'add' operation 17 bit ('tmp4', FIR_HLS.cpp:71) [372]  (0.853 ns)
	'add' operation 18 bit of DSP[378] ('tmp2', FIR_HLS.cpp:71) [376]  (2.396 ns)
	'mul' operation 27 bit of DSP[378] ('tmp3', FIR_HLS.cpp:71) [378]  (0.996 ns)

 <State 2>: 2.692ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[615] ('tmp21', FIR_HLS.cpp:71) [405]  (1.696 ns)
	'mul' operation 31 bit of DSP[615] ('tmp22', FIR_HLS.cpp:71) [407]  (0.996 ns)

 <State 3>: 3.098ns
The critical path consists of the following:
	'mul' operation 25 bit ('tmp8', FIR_HLS.cpp:71) [384]  (2.453 ns)
	'add' operation 25 bit of DSP[700] ('add_ln71_48', FIR_HLS.cpp:71) [700]  (0.645 ns)

 <State 4>: 2.555ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[706] ('add_ln71_51', FIR_HLS.cpp:71) [706]  (0.645 ns)
	'add' operation 26 bit ('add_ln71_53', FIR_HLS.cpp:71) [709]  (0.955 ns)
	'add' operation 27 bit ('add_ln71_54', FIR_HLS.cpp:71) [711]  (0.955 ns)

 <State 5>: 2.616ns
The critical path consists of the following:
	'add' operation 29 bit of DSP[627] ('add_ln71_9', FIR_HLS.cpp:71) [627]  (0.645 ns)
	'add' operation 29 bit ('add_ln71_11', FIR_HLS.cpp:71) [630]  (0.985 ns)
	'add' operation 30 bit ('add_ln71_12', FIR_HLS.cpp:71) [632]  (0.985 ns)

 <State 6>: 4.281ns
The critical path consists of the following:
	'add' operation 26 bit of DSP[690] ('add_ln71_43', FIR_HLS.cpp:71) [690]  (0.645 ns)
	'add' operation 27 bit ('add_ln71_47', FIR_HLS.cpp:71) [698]  (0.955 ns)
	'add' operation 28 bit ('add_ln71_55', FIR_HLS.cpp:71) [713]  (0.965 ns)
	'add' operation 30 bit ('add_ln71_56', FIR_HLS.cpp:71) [715]  (0.985 ns)
	'add' operation 32 bit ('FIR_accu32', FIR_HLS.cpp:71) [717]  (0.731 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
