Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Tue Nov 17 18:52:51 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            15.0000
  Critical Path Length:        6.5660
  Critical Path Slack:         4.7845
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        2.9488
  Critical Path Slack:         8.0912
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        3.9517
  Critical Path Slack:         6.9483
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            10.0000
  Critical Path Length:        6.1973
  Critical Path Slack:         5.0101
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:             9.0000
  Critical Path Length:        3.2816
  Critical Path Slack:         7.4836
  Critical Path Clk Period:   24.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:             2.0000
  Critical Path Length:        2.0866
  Critical Path Slack:        -2.0866
  Critical Path Clk Period:       n/a
  Total Negative Slack:    -2188.2461
  No. of Violating Paths:   4927.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6492
  Leaf Cell Count:              27165
  Buf/Inv Cell Count:            4015
  Buf Cell Count:                  88
  Inv Cell Count:                3927
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     21778
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      50347.3475
  Noncombinational Area:   37290.0018
  Buf/Inv Area:             3368.0071
  Total Buffer Area:         125.3331
  Total Inverter Area:      3242.6740
  Macro/Black Box Area:        0.0000
  Net Area:                  825.2846
  Net XLength        :  12541416.0000
  Net YLength        :  20743078.0000
  -----------------------------------
  Cell Area:               87637.3493
  Design Area:             88462.6340
  Net Length        :   33284494.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         29734
  Nets With Violations:         13597
  Max Trans Violations:          1129
  Max Cap Violations:             360
  Max Net Length Violations:    13044
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             72.5120
  -----------------------------------------
  Overall Compile Time:             73.1329
  Overall Compile Wall Clock Time:  73.3011

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 2.0866  TNS: 2188.2461  Number of Violating Paths: 4927
  Design  WNS: 2.0866  TNS: 2188.2461  Number of Violating Paths: 4927


  Scenario: func1_wst  (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
