// Seed: 4029497494
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  assign module_1.id_0 = 0;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input wand id_2,
    input wor id_3,
    input wire id_4,
    input supply0 id_5
);
  id_7 :
  assert property (@(~|1'b0 or posedge 1) id_2)
  else;
  assign id_7 = id_2 & id_1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  parameter id_8 = -1;
endmodule
