// Seed: 2797211989
module module_0 (
    output tri1 id_0,
    output tri id_1,
    input tri0 id_2,
    input wire id_3,
    output wire id_4,
    input tri id_5,
    output tri1 id_6
    , id_17,
    output tri0 id_7,
    output tri id_8,
    output supply1 id_9,
    output tri id_10,
    output uwire id_11,
    input wire id_12,
    output uwire id_13,
    input wor id_14,
    output uwire id_15
);
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input tri id_2,
    output logic id_3,
    output wire id_4,
    input tri id_5,
    input uwire id_6,
    output tri0 id_7,
    input wire id_8,
    input tri id_9,
    input tri0 id_10,
    input tri id_11,
    output uwire id_12,
    input tri1 id_13,
    output supply1 id_14,
    input wand id_15,
    output wor id_16,
    input wor id_17,
    input tri id_18,
    input uwire id_19
);
  final assume (id_13 + id_13) id_3 = ~id_2 < -1;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_2,
      id_13,
      id_4,
      id_6,
      id_12,
      id_12,
      id_16,
      id_16,
      id_14,
      id_16,
      id_10,
      id_12,
      id_19,
      id_7
  );
endmodule
