// Seed: 1375391327
module module_0;
  always @(1 * 1) begin
    id_1 = id_1;
    if (1)
      if (1'd0) id_1 <= 1;
      else id_1 <= 1;
    else if (id_1 || id_1) begin
      id_1 = #id_2 id_1;
    end else if (id_1)
      if (1'b0)
        if (1) begin
          id_1 <= 1;
        end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_2 & id_3;
  module_0();
endmodule
