{"vcs1":{"timestamp_begin":1731930184.517930566, "rt":2.57, "ut":0.60, "st":0.24}}
{"vcselab":{"timestamp_begin":1731930187.170302478, "rt":1.48, "ut":0.26, "st":0.17}}
{"link":{"timestamp_begin":1731930188.727664474, "rt":0.45, "ut":0.10, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731930183.875789798}
{"VCS_COMP_START_TIME": 1731930183.875789798}
{"VCS_COMP_END_TIME": 1731931719.763315749}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 332820}}
{"stitch_vcselab": {"peak_mem": 231548}}
