
NixieClock2.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000639c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000910  0800652c  0800652c  0000752c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006e3c  08006e3c  0000806c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006e3c  08006e3c  00007e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006e44  08006e44  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006e44  08006e44  00007e44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006e48  08006e48  00007e48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08006e4c  00008000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000938  2000006c  08006eb8  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009a4  08006eb8  000089a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fc7b  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002815  00000000  00000000  00017d17  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c38  00000000  00000000  0001a530  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000095f  00000000  00000000  0001b168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021704  00000000  00000000  0001bac7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000fae2  00000000  00000000  0003d1cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7560  00000000  00000000  0004ccad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011420d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037c0  00000000  00000000  00114250  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00117a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006514 	.word	0x08006514

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08006514 	.word	0x08006514

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__gedf2>:
 80005f8:	f04f 3cff 	mov.w	ip, #4294967295
 80005fc:	e006      	b.n	800060c <__cmpdf2+0x4>
 80005fe:	bf00      	nop

08000600 <__ledf2>:
 8000600:	f04f 0c01 	mov.w	ip, #1
 8000604:	e002      	b.n	800060c <__cmpdf2+0x4>
 8000606:	bf00      	nop

08000608 <__cmpdf2>:
 8000608:	f04f 0c01 	mov.w	ip, #1
 800060c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000610:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000614:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000618:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800061c:	bf18      	it	ne
 800061e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000622:	d01b      	beq.n	800065c <__cmpdf2+0x54>
 8000624:	b001      	add	sp, #4
 8000626:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800062a:	bf0c      	ite	eq
 800062c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000630:	ea91 0f03 	teqne	r1, r3
 8000634:	bf02      	ittt	eq
 8000636:	ea90 0f02 	teqeq	r0, r2
 800063a:	2000      	moveq	r0, #0
 800063c:	4770      	bxeq	lr
 800063e:	f110 0f00 	cmn.w	r0, #0
 8000642:	ea91 0f03 	teq	r1, r3
 8000646:	bf58      	it	pl
 8000648:	4299      	cmppl	r1, r3
 800064a:	bf08      	it	eq
 800064c:	4290      	cmpeq	r0, r2
 800064e:	bf2c      	ite	cs
 8000650:	17d8      	asrcs	r0, r3, #31
 8000652:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000656:	f040 0001 	orr.w	r0, r0, #1
 800065a:	4770      	bx	lr
 800065c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000660:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000664:	d102      	bne.n	800066c <__cmpdf2+0x64>
 8000666:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800066a:	d107      	bne.n	800067c <__cmpdf2+0x74>
 800066c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000670:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000674:	d1d6      	bne.n	8000624 <__cmpdf2+0x1c>
 8000676:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800067a:	d0d3      	beq.n	8000624 <__cmpdf2+0x1c>
 800067c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop

08000684 <__aeabi_cdrcmple>:
 8000684:	4684      	mov	ip, r0
 8000686:	4610      	mov	r0, r2
 8000688:	4662      	mov	r2, ip
 800068a:	468c      	mov	ip, r1
 800068c:	4619      	mov	r1, r3
 800068e:	4663      	mov	r3, ip
 8000690:	e000      	b.n	8000694 <__aeabi_cdcmpeq>
 8000692:	bf00      	nop

08000694 <__aeabi_cdcmpeq>:
 8000694:	b501      	push	{r0, lr}
 8000696:	f7ff ffb7 	bl	8000608 <__cmpdf2>
 800069a:	2800      	cmp	r0, #0
 800069c:	bf48      	it	mi
 800069e:	f110 0f00 	cmnmi.w	r0, #0
 80006a2:	bd01      	pop	{r0, pc}

080006a4 <__aeabi_dcmpeq>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff fff4 	bl	8000694 <__aeabi_cdcmpeq>
 80006ac:	bf0c      	ite	eq
 80006ae:	2001      	moveq	r0, #1
 80006b0:	2000      	movne	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_dcmplt>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffea 	bl	8000694 <__aeabi_cdcmpeq>
 80006c0:	bf34      	ite	cc
 80006c2:	2001      	movcc	r0, #1
 80006c4:	2000      	movcs	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_dcmple>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffe0 	bl	8000694 <__aeabi_cdcmpeq>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_dcmpge>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffce 	bl	8000684 <__aeabi_cdrcmple>
 80006e8:	bf94      	ite	ls
 80006ea:	2001      	movls	r0, #1
 80006ec:	2000      	movhi	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_dcmpgt>:
 80006f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f8:	f7ff ffc4 	bl	8000684 <__aeabi_cdrcmple>
 80006fc:	bf34      	ite	cc
 80006fe:	2001      	movcc	r0, #1
 8000700:	2000      	movcs	r0, #0
 8000702:	f85d fb08 	ldr.w	pc, [sp], #8
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b988 	b.w	8000a30 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f806 	bl	8000738 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__udivmoddi4>:
 8000738:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800073c:	9d08      	ldr	r5, [sp, #32]
 800073e:	468e      	mov	lr, r1
 8000740:	4604      	mov	r4, r0
 8000742:	4688      	mov	r8, r1
 8000744:	2b00      	cmp	r3, #0
 8000746:	d14a      	bne.n	80007de <__udivmoddi4+0xa6>
 8000748:	428a      	cmp	r2, r1
 800074a:	4617      	mov	r7, r2
 800074c:	d962      	bls.n	8000814 <__udivmoddi4+0xdc>
 800074e:	fab2 f682 	clz	r6, r2
 8000752:	b14e      	cbz	r6, 8000768 <__udivmoddi4+0x30>
 8000754:	f1c6 0320 	rsb	r3, r6, #32
 8000758:	fa01 f806 	lsl.w	r8, r1, r6
 800075c:	fa20 f303 	lsr.w	r3, r0, r3
 8000760:	40b7      	lsls	r7, r6
 8000762:	ea43 0808 	orr.w	r8, r3, r8
 8000766:	40b4      	lsls	r4, r6
 8000768:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800076c:	fa1f fc87 	uxth.w	ip, r7
 8000770:	fbb8 f1fe 	udiv	r1, r8, lr
 8000774:	0c23      	lsrs	r3, r4, #16
 8000776:	fb0e 8811 	mls	r8, lr, r1, r8
 800077a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800077e:	fb01 f20c 	mul.w	r2, r1, ip
 8000782:	429a      	cmp	r2, r3
 8000784:	d909      	bls.n	800079a <__udivmoddi4+0x62>
 8000786:	18fb      	adds	r3, r7, r3
 8000788:	f101 30ff 	add.w	r0, r1, #4294967295
 800078c:	f080 80ea 	bcs.w	8000964 <__udivmoddi4+0x22c>
 8000790:	429a      	cmp	r2, r3
 8000792:	f240 80e7 	bls.w	8000964 <__udivmoddi4+0x22c>
 8000796:	3902      	subs	r1, #2
 8000798:	443b      	add	r3, r7
 800079a:	1a9a      	subs	r2, r3, r2
 800079c:	b2a3      	uxth	r3, r4
 800079e:	fbb2 f0fe 	udiv	r0, r2, lr
 80007a2:	fb0e 2210 	mls	r2, lr, r0, r2
 80007a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007aa:	fb00 fc0c 	mul.w	ip, r0, ip
 80007ae:	459c      	cmp	ip, r3
 80007b0:	d909      	bls.n	80007c6 <__udivmoddi4+0x8e>
 80007b2:	18fb      	adds	r3, r7, r3
 80007b4:	f100 32ff 	add.w	r2, r0, #4294967295
 80007b8:	f080 80d6 	bcs.w	8000968 <__udivmoddi4+0x230>
 80007bc:	459c      	cmp	ip, r3
 80007be:	f240 80d3 	bls.w	8000968 <__udivmoddi4+0x230>
 80007c2:	443b      	add	r3, r7
 80007c4:	3802      	subs	r0, #2
 80007c6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80007ca:	eba3 030c 	sub.w	r3, r3, ip
 80007ce:	2100      	movs	r1, #0
 80007d0:	b11d      	cbz	r5, 80007da <__udivmoddi4+0xa2>
 80007d2:	40f3      	lsrs	r3, r6
 80007d4:	2200      	movs	r2, #0
 80007d6:	e9c5 3200 	strd	r3, r2, [r5]
 80007da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007de:	428b      	cmp	r3, r1
 80007e0:	d905      	bls.n	80007ee <__udivmoddi4+0xb6>
 80007e2:	b10d      	cbz	r5, 80007e8 <__udivmoddi4+0xb0>
 80007e4:	e9c5 0100 	strd	r0, r1, [r5]
 80007e8:	2100      	movs	r1, #0
 80007ea:	4608      	mov	r0, r1
 80007ec:	e7f5      	b.n	80007da <__udivmoddi4+0xa2>
 80007ee:	fab3 f183 	clz	r1, r3
 80007f2:	2900      	cmp	r1, #0
 80007f4:	d146      	bne.n	8000884 <__udivmoddi4+0x14c>
 80007f6:	4573      	cmp	r3, lr
 80007f8:	d302      	bcc.n	8000800 <__udivmoddi4+0xc8>
 80007fa:	4282      	cmp	r2, r0
 80007fc:	f200 8105 	bhi.w	8000a0a <__udivmoddi4+0x2d2>
 8000800:	1a84      	subs	r4, r0, r2
 8000802:	eb6e 0203 	sbc.w	r2, lr, r3
 8000806:	2001      	movs	r0, #1
 8000808:	4690      	mov	r8, r2
 800080a:	2d00      	cmp	r5, #0
 800080c:	d0e5      	beq.n	80007da <__udivmoddi4+0xa2>
 800080e:	e9c5 4800 	strd	r4, r8, [r5]
 8000812:	e7e2      	b.n	80007da <__udivmoddi4+0xa2>
 8000814:	2a00      	cmp	r2, #0
 8000816:	f000 8090 	beq.w	800093a <__udivmoddi4+0x202>
 800081a:	fab2 f682 	clz	r6, r2
 800081e:	2e00      	cmp	r6, #0
 8000820:	f040 80a4 	bne.w	800096c <__udivmoddi4+0x234>
 8000824:	1a8a      	subs	r2, r1, r2
 8000826:	0c03      	lsrs	r3, r0, #16
 8000828:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800082c:	b280      	uxth	r0, r0
 800082e:	b2bc      	uxth	r4, r7
 8000830:	2101      	movs	r1, #1
 8000832:	fbb2 fcfe 	udiv	ip, r2, lr
 8000836:	fb0e 221c 	mls	r2, lr, ip, r2
 800083a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083e:	fb04 f20c 	mul.w	r2, r4, ip
 8000842:	429a      	cmp	r2, r3
 8000844:	d907      	bls.n	8000856 <__udivmoddi4+0x11e>
 8000846:	18fb      	adds	r3, r7, r3
 8000848:	f10c 38ff 	add.w	r8, ip, #4294967295
 800084c:	d202      	bcs.n	8000854 <__udivmoddi4+0x11c>
 800084e:	429a      	cmp	r2, r3
 8000850:	f200 80e0 	bhi.w	8000a14 <__udivmoddi4+0x2dc>
 8000854:	46c4      	mov	ip, r8
 8000856:	1a9b      	subs	r3, r3, r2
 8000858:	fbb3 f2fe 	udiv	r2, r3, lr
 800085c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000860:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000864:	fb02 f404 	mul.w	r4, r2, r4
 8000868:	429c      	cmp	r4, r3
 800086a:	d907      	bls.n	800087c <__udivmoddi4+0x144>
 800086c:	18fb      	adds	r3, r7, r3
 800086e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000872:	d202      	bcs.n	800087a <__udivmoddi4+0x142>
 8000874:	429c      	cmp	r4, r3
 8000876:	f200 80ca 	bhi.w	8000a0e <__udivmoddi4+0x2d6>
 800087a:	4602      	mov	r2, r0
 800087c:	1b1b      	subs	r3, r3, r4
 800087e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000882:	e7a5      	b.n	80007d0 <__udivmoddi4+0x98>
 8000884:	f1c1 0620 	rsb	r6, r1, #32
 8000888:	408b      	lsls	r3, r1
 800088a:	fa22 f706 	lsr.w	r7, r2, r6
 800088e:	431f      	orrs	r7, r3
 8000890:	fa0e f401 	lsl.w	r4, lr, r1
 8000894:	fa20 f306 	lsr.w	r3, r0, r6
 8000898:	fa2e fe06 	lsr.w	lr, lr, r6
 800089c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80008a0:	4323      	orrs	r3, r4
 80008a2:	fa00 f801 	lsl.w	r8, r0, r1
 80008a6:	fa1f fc87 	uxth.w	ip, r7
 80008aa:	fbbe f0f9 	udiv	r0, lr, r9
 80008ae:	0c1c      	lsrs	r4, r3, #16
 80008b0:	fb09 ee10 	mls	lr, r9, r0, lr
 80008b4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80008b8:	fb00 fe0c 	mul.w	lr, r0, ip
 80008bc:	45a6      	cmp	lr, r4
 80008be:	fa02 f201 	lsl.w	r2, r2, r1
 80008c2:	d909      	bls.n	80008d8 <__udivmoddi4+0x1a0>
 80008c4:	193c      	adds	r4, r7, r4
 80008c6:	f100 3aff 	add.w	sl, r0, #4294967295
 80008ca:	f080 809c 	bcs.w	8000a06 <__udivmoddi4+0x2ce>
 80008ce:	45a6      	cmp	lr, r4
 80008d0:	f240 8099 	bls.w	8000a06 <__udivmoddi4+0x2ce>
 80008d4:	3802      	subs	r0, #2
 80008d6:	443c      	add	r4, r7
 80008d8:	eba4 040e 	sub.w	r4, r4, lr
 80008dc:	fa1f fe83 	uxth.w	lr, r3
 80008e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80008e4:	fb09 4413 	mls	r4, r9, r3, r4
 80008e8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80008ec:	fb03 fc0c 	mul.w	ip, r3, ip
 80008f0:	45a4      	cmp	ip, r4
 80008f2:	d908      	bls.n	8000906 <__udivmoddi4+0x1ce>
 80008f4:	193c      	adds	r4, r7, r4
 80008f6:	f103 3eff 	add.w	lr, r3, #4294967295
 80008fa:	f080 8082 	bcs.w	8000a02 <__udivmoddi4+0x2ca>
 80008fe:	45a4      	cmp	ip, r4
 8000900:	d97f      	bls.n	8000a02 <__udivmoddi4+0x2ca>
 8000902:	3b02      	subs	r3, #2
 8000904:	443c      	add	r4, r7
 8000906:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800090a:	eba4 040c 	sub.w	r4, r4, ip
 800090e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000912:	4564      	cmp	r4, ip
 8000914:	4673      	mov	r3, lr
 8000916:	46e1      	mov	r9, ip
 8000918:	d362      	bcc.n	80009e0 <__udivmoddi4+0x2a8>
 800091a:	d05f      	beq.n	80009dc <__udivmoddi4+0x2a4>
 800091c:	b15d      	cbz	r5, 8000936 <__udivmoddi4+0x1fe>
 800091e:	ebb8 0203 	subs.w	r2, r8, r3
 8000922:	eb64 0409 	sbc.w	r4, r4, r9
 8000926:	fa04 f606 	lsl.w	r6, r4, r6
 800092a:	fa22 f301 	lsr.w	r3, r2, r1
 800092e:	431e      	orrs	r6, r3
 8000930:	40cc      	lsrs	r4, r1
 8000932:	e9c5 6400 	strd	r6, r4, [r5]
 8000936:	2100      	movs	r1, #0
 8000938:	e74f      	b.n	80007da <__udivmoddi4+0xa2>
 800093a:	fbb1 fcf2 	udiv	ip, r1, r2
 800093e:	0c01      	lsrs	r1, r0, #16
 8000940:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000944:	b280      	uxth	r0, r0
 8000946:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800094a:	463b      	mov	r3, r7
 800094c:	4638      	mov	r0, r7
 800094e:	463c      	mov	r4, r7
 8000950:	46b8      	mov	r8, r7
 8000952:	46be      	mov	lr, r7
 8000954:	2620      	movs	r6, #32
 8000956:	fbb1 f1f7 	udiv	r1, r1, r7
 800095a:	eba2 0208 	sub.w	r2, r2, r8
 800095e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000962:	e766      	b.n	8000832 <__udivmoddi4+0xfa>
 8000964:	4601      	mov	r1, r0
 8000966:	e718      	b.n	800079a <__udivmoddi4+0x62>
 8000968:	4610      	mov	r0, r2
 800096a:	e72c      	b.n	80007c6 <__udivmoddi4+0x8e>
 800096c:	f1c6 0220 	rsb	r2, r6, #32
 8000970:	fa2e f302 	lsr.w	r3, lr, r2
 8000974:	40b7      	lsls	r7, r6
 8000976:	40b1      	lsls	r1, r6
 8000978:	fa20 f202 	lsr.w	r2, r0, r2
 800097c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000980:	430a      	orrs	r2, r1
 8000982:	fbb3 f8fe 	udiv	r8, r3, lr
 8000986:	b2bc      	uxth	r4, r7
 8000988:	fb0e 3318 	mls	r3, lr, r8, r3
 800098c:	0c11      	lsrs	r1, r2, #16
 800098e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000992:	fb08 f904 	mul.w	r9, r8, r4
 8000996:	40b0      	lsls	r0, r6
 8000998:	4589      	cmp	r9, r1
 800099a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800099e:	b280      	uxth	r0, r0
 80009a0:	d93e      	bls.n	8000a20 <__udivmoddi4+0x2e8>
 80009a2:	1879      	adds	r1, r7, r1
 80009a4:	f108 3cff 	add.w	ip, r8, #4294967295
 80009a8:	d201      	bcs.n	80009ae <__udivmoddi4+0x276>
 80009aa:	4589      	cmp	r9, r1
 80009ac:	d81f      	bhi.n	80009ee <__udivmoddi4+0x2b6>
 80009ae:	eba1 0109 	sub.w	r1, r1, r9
 80009b2:	fbb1 f9fe 	udiv	r9, r1, lr
 80009b6:	fb09 f804 	mul.w	r8, r9, r4
 80009ba:	fb0e 1119 	mls	r1, lr, r9, r1
 80009be:	b292      	uxth	r2, r2
 80009c0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80009c4:	4542      	cmp	r2, r8
 80009c6:	d229      	bcs.n	8000a1c <__udivmoddi4+0x2e4>
 80009c8:	18ba      	adds	r2, r7, r2
 80009ca:	f109 31ff 	add.w	r1, r9, #4294967295
 80009ce:	d2c4      	bcs.n	800095a <__udivmoddi4+0x222>
 80009d0:	4542      	cmp	r2, r8
 80009d2:	d2c2      	bcs.n	800095a <__udivmoddi4+0x222>
 80009d4:	f1a9 0102 	sub.w	r1, r9, #2
 80009d8:	443a      	add	r2, r7
 80009da:	e7be      	b.n	800095a <__udivmoddi4+0x222>
 80009dc:	45f0      	cmp	r8, lr
 80009de:	d29d      	bcs.n	800091c <__udivmoddi4+0x1e4>
 80009e0:	ebbe 0302 	subs.w	r3, lr, r2
 80009e4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009e8:	3801      	subs	r0, #1
 80009ea:	46e1      	mov	r9, ip
 80009ec:	e796      	b.n	800091c <__udivmoddi4+0x1e4>
 80009ee:	eba7 0909 	sub.w	r9, r7, r9
 80009f2:	4449      	add	r1, r9
 80009f4:	f1a8 0c02 	sub.w	ip, r8, #2
 80009f8:	fbb1 f9fe 	udiv	r9, r1, lr
 80009fc:	fb09 f804 	mul.w	r8, r9, r4
 8000a00:	e7db      	b.n	80009ba <__udivmoddi4+0x282>
 8000a02:	4673      	mov	r3, lr
 8000a04:	e77f      	b.n	8000906 <__udivmoddi4+0x1ce>
 8000a06:	4650      	mov	r0, sl
 8000a08:	e766      	b.n	80008d8 <__udivmoddi4+0x1a0>
 8000a0a:	4608      	mov	r0, r1
 8000a0c:	e6fd      	b.n	800080a <__udivmoddi4+0xd2>
 8000a0e:	443b      	add	r3, r7
 8000a10:	3a02      	subs	r2, #2
 8000a12:	e733      	b.n	800087c <__udivmoddi4+0x144>
 8000a14:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a18:	443b      	add	r3, r7
 8000a1a:	e71c      	b.n	8000856 <__udivmoddi4+0x11e>
 8000a1c:	4649      	mov	r1, r9
 8000a1e:	e79c      	b.n	800095a <__udivmoddi4+0x222>
 8000a20:	eba1 0109 	sub.w	r1, r1, r9
 8000a24:	46c4      	mov	ip, r8
 8000a26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a2a:	fb09 f804 	mul.w	r8, r9, r4
 8000a2e:	e7c4      	b.n	80009ba <__udivmoddi4+0x282>

08000a30 <__aeabi_idiv0>:
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop

08000a34 <uartSend>:
char *LED_OFF = "<p>LED1 Status: OFF</p><a class=\"button button-on\" href=\"/ledon\">ON</a>";
char *Terminate = "</body></html>";


static void uartSend (char *str)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(wifi_uart, (uint8_t *) str, strlen (str), 1000);
 8000a3c:	6878      	ldr	r0, [r7, #4]
 8000a3e:	f7ff fbc7 	bl	80001d0 <strlen>
 8000a42:	4603      	mov	r3, r0
 8000a44:	b29a      	uxth	r2, r3
 8000a46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a4a:	6879      	ldr	r1, [r7, #4]
 8000a4c:	4803      	ldr	r0, [pc, #12]	@ (8000a5c <uartSend+0x28>)
 8000a4e:	f003 fdb9 	bl	80045c4 <HAL_UART_Transmit>
}
 8000a52:	bf00      	nop
 8000a54:	3708      	adds	r7, #8
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	200000c0 	.word	0x200000c0

08000a60 <debugLog>:

static void debugLog (char *str)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(pc_uart, (uint8_t *) str, strlen (str), 1000);
 8000a68:	6878      	ldr	r0, [r7, #4]
 8000a6a:	f7ff fbb1 	bl	80001d0 <strlen>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	b29a      	uxth	r2, r3
 8000a72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a76:	6879      	ldr	r1, [r7, #4]
 8000a78:	4803      	ldr	r0, [pc, #12]	@ (8000a88 <debugLog+0x28>)
 8000a7a:	f003 fda3 	bl	80045c4 <HAL_UART_Transmit>
}
 8000a7e:	bf00      	nop
 8000a80:	3708      	adds	r7, #8
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	20000148 	.word	0x20000148

08000a8c <ESP_Init>:

/*****************************************************************************************************************************************/

int ESP_Init (char *SSID, char *PASSWD)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b098      	sub	sp, #96	@ 0x60
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
 8000a94:	6039      	str	r1, [r7, #0]
	char data[80];

	Ringbuf_Init();
 8000a96:	f000 fffb 	bl	8001a90 <Ringbuf_Init>

//	uartSend("AT+RST\r\n");
	debugLog("STARTING.");
 8000a9a:	4869      	ldr	r0, [pc, #420]	@ (8000c40 <ESP_Init+0x1b4>)
 8000a9c:	f7ff ffe0 	bl	8000a60 <debugLog>
	for (int i=0; i<5; i++)
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000aa4:	e009      	b.n	8000aba <ESP_Init+0x2e>
	{
		debugLog(".");
 8000aa6:	4867      	ldr	r0, [pc, #412]	@ (8000c44 <ESP_Init+0x1b8>)
 8000aa8:	f7ff ffda 	bl	8000a60 <debugLog>
		HAL_Delay(1000);
 8000aac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ab0:	f001 fb34 	bl	800211c <HAL_Delay>
	for (int i=0; i<5; i++)
 8000ab4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ab6:	3301      	adds	r3, #1
 8000ab8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000aba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000abc:	2b04      	cmp	r3, #4
 8000abe:	ddf2      	ble.n	8000aa6 <ESP_Init+0x1a>
	}

	/********* AT **********/
	uartSend("AT\r\n");
 8000ac0:	4861      	ldr	r0, [pc, #388]	@ (8000c48 <ESP_Init+0x1bc>)
 8000ac2:	f7ff ffb7 	bl	8000a34 <uartSend>
	if(isConfirmed(1000) != 1)
 8000ac6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000aca:	f001 f84b 	bl	8001b64 <isConfirmed>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d004      	beq.n	8000ade <ESP_Init+0x52>
	{
		debugLog("failed at AT\r\n");
 8000ad4:	485d      	ldr	r0, [pc, #372]	@ (8000c4c <ESP_Init+0x1c0>)
 8000ad6:	f7ff ffc3 	bl	8000a60 <debugLog>
		return 0;
 8000ada:	2300      	movs	r3, #0
 8000adc:	e0ac      	b.n	8000c38 <ESP_Init+0x1ac>
	}
	debugLog("AT---->OK\r\n");
 8000ade:	485c      	ldr	r0, [pc, #368]	@ (8000c50 <ESP_Init+0x1c4>)
 8000ae0:	f7ff ffbe 	bl	8000a60 <debugLog>
	HAL_Delay (1000);
 8000ae4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ae8:	f001 fb18 	bl	800211c <HAL_Delay>

	/********* AT+CWMODE=1 **********/
	uartSend("AT+CWMODE=1\r\n");
 8000aec:	4859      	ldr	r0, [pc, #356]	@ (8000c54 <ESP_Init+0x1c8>)
 8000aee:	f7ff ffa1 	bl	8000a34 <uartSend>
	if(isConfirmed(2000) != 1)
 8000af2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000af6:	f001 f835 	bl	8001b64 <isConfirmed>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b01      	cmp	r3, #1
 8000afe:	d004      	beq.n	8000b0a <ESP_Init+0x7e>
	{
		debugLog("failed at CWMODE\r\n");
 8000b00:	4855      	ldr	r0, [pc, #340]	@ (8000c58 <ESP_Init+0x1cc>)
 8000b02:	f7ff ffad 	bl	8000a60 <debugLog>
		return 0;
 8000b06:	2300      	movs	r3, #0
 8000b08:	e096      	b.n	8000c38 <ESP_Init+0x1ac>
	}
	debugLog("CW MODE---->1\r\n");
 8000b0a:	4854      	ldr	r0, [pc, #336]	@ (8000c5c <ESP_Init+0x1d0>)
 8000b0c:	f7ff ffa8 	bl	8000a60 <debugLog>
	HAL_Delay (1000);
 8000b10:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b14:	f001 fb02 	bl	800211c <HAL_Delay>

	/********* AT+CWJAP="SSID","PASSWD" **********/
	debugLog("connecting... to the provided AP\r\n");
 8000b18:	4851      	ldr	r0, [pc, #324]	@ (8000c60 <ESP_Init+0x1d4>)
 8000b1a:	f7ff ffa1 	bl	8000a60 <debugLog>
	sprintf (data, "AT+CWJAP=\"%s\",\"%s\"\r\n", SSID, PASSWD);
 8000b1e:	f107 0008 	add.w	r0, r7, #8
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	687a      	ldr	r2, [r7, #4]
 8000b26:	494f      	ldr	r1, [pc, #316]	@ (8000c64 <ESP_Init+0x1d8>)
 8000b28:	f005 f854 	bl	8005bd4 <siprintf>
	uartSend(data);
 8000b2c:	f107 0308 	add.w	r3, r7, #8
 8000b30:	4618      	mov	r0, r3
 8000b32:	f7ff ff7f 	bl	8000a34 <uartSend>
	if(waitFor("GOT IP", 10000) != 1)
 8000b36:	f242 7110 	movw	r1, #10000	@ 0x2710
 8000b3a:	484b      	ldr	r0, [pc, #300]	@ (8000c68 <ESP_Init+0x1dc>)
 8000b3c:	f001 f836 	bl	8001bac <waitFor>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b01      	cmp	r3, #1
 8000b44:	d004      	beq.n	8000b50 <ESP_Init+0xc4>
	{
		debugLog("failed to connect to the provided SSID\r\n");
 8000b46:	4849      	ldr	r0, [pc, #292]	@ (8000c6c <ESP_Init+0x1e0>)
 8000b48:	f7ff ff8a 	bl	8000a60 <debugLog>
		return 0;
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	e073      	b.n	8000c38 <ESP_Init+0x1ac>
	}
	sprintf (data, "Connected to,\"%s\"\r\n", SSID);
 8000b50:	f107 0308 	add.w	r3, r7, #8
 8000b54:	687a      	ldr	r2, [r7, #4]
 8000b56:	4946      	ldr	r1, [pc, #280]	@ (8000c70 <ESP_Init+0x1e4>)
 8000b58:	4618      	mov	r0, r3
 8000b5a:	f005 f83b 	bl	8005bd4 <siprintf>
	debugLog(data);
 8000b5e:	f107 0308 	add.w	r3, r7, #8
 8000b62:	4618      	mov	r0, r3
 8000b64:	f7ff ff7c 	bl	8000a60 <debugLog>
	debugLog("Waiting for 5 seconds\r\n");
 8000b68:	4842      	ldr	r0, [pc, #264]	@ (8000c74 <ESP_Init+0x1e8>)
 8000b6a:	f7ff ff79 	bl	8000a60 <debugLog>
	/* send dummy */
//	uartSend("AT\r\n");
	HAL_Delay (4000);
 8000b6e:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8000b72:	f001 fad3 	bl	800211c <HAL_Delay>

	/* sending dummy data */
	Ringbuf_Reset();
 8000b76:	f000 ffc7 	bl	8001b08 <Ringbuf_Reset>
	HAL_Delay (1000);
 8000b7a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b7e:	f001 facd 	bl	800211c <HAL_Delay>



	/********* AT+CIFSR **********/
	uartSend("AT+CIFSR\r\n");
 8000b82:	483d      	ldr	r0, [pc, #244]	@ (8000c78 <ESP_Init+0x1ec>)
 8000b84:	f7ff ff56 	bl	8000a34 <uartSend>
	if (waitFor("CIFSR:STAIP,\"", 5000) != 1)
 8000b88:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000b8c:	483b      	ldr	r0, [pc, #236]	@ (8000c7c <ESP_Init+0x1f0>)
 8000b8e:	f001 f80d 	bl	8001bac <waitFor>
 8000b92:	4603      	mov	r3, r0
 8000b94:	2b01      	cmp	r3, #1
 8000b96:	d004      	beq.n	8000ba2 <ESP_Init+0x116>
	{
		debugLog("failed to get the STATIC IP Step 1\r\n");
 8000b98:	4839      	ldr	r0, [pc, #228]	@ (8000c80 <ESP_Init+0x1f4>)
 8000b9a:	f7ff ff61 	bl	8000a60 <debugLog>
		return 0;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	e04a      	b.n	8000c38 <ESP_Init+0x1ac>
	}
	if (copyUpto("\"",buffer, 3000) != 1)
 8000ba2:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000ba6:	4937      	ldr	r1, [pc, #220]	@ (8000c84 <ESP_Init+0x1f8>)
 8000ba8:	4837      	ldr	r0, [pc, #220]	@ (8000c88 <ESP_Init+0x1fc>)
 8000baa:	f001 f89b 	bl	8001ce4 <copyUpto>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b01      	cmp	r3, #1
 8000bb2:	d004      	beq.n	8000bbe <ESP_Init+0x132>
	{
		debugLog("failed to get the STATIC IP Step 2\r\n");
 8000bb4:	4835      	ldr	r0, [pc, #212]	@ (8000c8c <ESP_Init+0x200>)
 8000bb6:	f7ff ff53 	bl	8000a60 <debugLog>
		return 0;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	e03c      	b.n	8000c38 <ESP_Init+0x1ac>
	}
	if(isConfirmed(2000) != 1)
 8000bbe:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000bc2:	f000 ffcf 	bl	8001b64 <isConfirmed>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d004      	beq.n	8000bd6 <ESP_Init+0x14a>
	{
		debugLog("failed to get the STATIC IP Step 3\r\n");
 8000bcc:	4830      	ldr	r0, [pc, #192]	@ (8000c90 <ESP_Init+0x204>)
 8000bce:	f7ff ff47 	bl	8000a60 <debugLog>
		return 0;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	e030      	b.n	8000c38 <ESP_Init+0x1ac>
	}
	int len = strlen (buffer);
 8000bd6:	482b      	ldr	r0, [pc, #172]	@ (8000c84 <ESP_Init+0x1f8>)
 8000bd8:	f7ff fafa 	bl	80001d0 <strlen>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	65bb      	str	r3, [r7, #88]	@ 0x58
	buffer[len-1] = '\0';
 8000be0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000be2:	3b01      	subs	r3, #1
 8000be4:	4a27      	ldr	r2, [pc, #156]	@ (8000c84 <ESP_Init+0x1f8>)
 8000be6:	2100      	movs	r1, #0
 8000be8:	54d1      	strb	r1, [r2, r3]
	sprintf (data, "IP ADDR: %s\r\n", buffer);
 8000bea:	f107 0308 	add.w	r3, r7, #8
 8000bee:	4a25      	ldr	r2, [pc, #148]	@ (8000c84 <ESP_Init+0x1f8>)
 8000bf0:	4928      	ldr	r1, [pc, #160]	@ (8000c94 <ESP_Init+0x208>)
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f004 ffee 	bl	8005bd4 <siprintf>
	debugLog(data);
 8000bf8:	f107 0308 	add.w	r3, r7, #8
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	f7ff ff2f 	bl	8000a60 <debugLog>
	HAL_Delay (1000);
 8000c02:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c06:	f001 fa89 	bl	800211c <HAL_Delay>

	/********* NTP **********/
	uartSend("AT+CIPSNTPCFG=1,0,\"pool.ntp.org\"\r\n");
 8000c0a:	4823      	ldr	r0, [pc, #140]	@ (8000c98 <ESP_Init+0x20c>)
 8000c0c:	f7ff ff12 	bl	8000a34 <uartSend>
	if(isConfirmed(1000) != 1)
 8000c10:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c14:	f000 ffa6 	bl	8001b64 <isConfirmed>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b01      	cmp	r3, #1
 8000c1c:	d004      	beq.n	8000c28 <ESP_Init+0x19c>
	{
		debugLog("failed at NTP\r\n");
 8000c1e:	481f      	ldr	r0, [pc, #124]	@ (8000c9c <ESP_Init+0x210>)
 8000c20:	f7ff ff1e 	bl	8000a60 <debugLog>
		return 0;
 8000c24:	2300      	movs	r3, #0
 8000c26:	e007      	b.n	8000c38 <ESP_Init+0x1ac>
	}
	debugLog("CIPNTP--->OK\r\n");
 8000c28:	481d      	ldr	r0, [pc, #116]	@ (8000ca0 <ESP_Init+0x214>)
 8000c2a:	f7ff ff19 	bl	8000a60 <debugLog>
	HAL_Delay (1000);
 8000c2e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c32:	f001 fa73 	bl	800211c <HAL_Delay>
	}
	debugLog("CIPSERVER---->OK\r\n");

	debugLog("Now Connect to the IP ADRESS\r\n");
*/
	return 1;
 8000c36:	2301      	movs	r3, #1

}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	3760      	adds	r7, #96	@ 0x60
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	08006930 	.word	0x08006930
 8000c44:	0800693c 	.word	0x0800693c
 8000c48:	08006940 	.word	0x08006940
 8000c4c:	08006948 	.word	0x08006948
 8000c50:	08006958 	.word	0x08006958
 8000c54:	08006964 	.word	0x08006964
 8000c58:	08006974 	.word	0x08006974
 8000c5c:	08006988 	.word	0x08006988
 8000c60:	08006998 	.word	0x08006998
 8000c64:	080069bc 	.word	0x080069bc
 8000c68:	080069d4 	.word	0x080069d4
 8000c6c:	080069dc 	.word	0x080069dc
 8000c70:	08006a08 	.word	0x08006a08
 8000c74:	08006a1c 	.word	0x08006a1c
 8000c78:	08006a34 	.word	0x08006a34
 8000c7c:	08006a40 	.word	0x08006a40
 8000c80:	08006a50 	.word	0x08006a50
 8000c84:	20000088 	.word	0x20000088
 8000c88:	08006a78 	.word	0x08006a78
 8000c8c:	08006a7c 	.word	0x08006a7c
 8000c90:	08006aa4 	.word	0x08006aa4
 8000c94:	08006acc 	.word	0x08006acc
 8000c98:	08006adc 	.word	0x08006adc
 8000c9c:	08006b00 	.word	0x08006b00
 8000ca0:	08006b10 	.word	0x08006b10

08000ca4 <AskTime>:

RTC_TimeTypeDef AskTime(void)
{
 8000ca4:	b5b0      	push	{r4, r5, r7, lr}
 8000ca6:	b092      	sub	sp, #72	@ 0x48
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
	char timeH[2];
	char timeM[2];
	char timeS[2];
	RTC_TimeTypeDef Time;

	uartSend("AT+CIPSNTPTIME?\r\n");
 8000cac:	4831      	ldr	r0, [pc, #196]	@ (8000d74 <AskTime+0xd0>)
 8000cae:	f7ff fec1 	bl	8000a34 <uartSend>
	while (!(getAfter("+CIPSNTPTIME:", 24, time, 1000)));
 8000cb2:	bf00      	nop
 8000cb4:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000cb8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cbc:	2118      	movs	r1, #24
 8000cbe:	482e      	ldr	r0, [pc, #184]	@ (8000d78 <AskTime+0xd4>)
 8000cc0:	f001 f8b0 	bl	8001e24 <getAfter>
 8000cc4:	4603      	mov	r3, r0
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d0f4      	beq.n	8000cb4 <AskTime+0x10>
	if(isConfirmed(1000) != 1)
 8000cca:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000cce:	f000 ff49 	bl	8001b64 <isConfirmed>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d002      	beq.n	8000cde <AskTime+0x3a>
	{
		debugLog("failed at GetTime\r\n");
 8000cd8:	4828      	ldr	r0, [pc, #160]	@ (8000d7c <AskTime+0xd8>)
 8000cda:	f7ff fec1 	bl	8000a60 <debugLog>

	}
	debugLog("Time--->OK\r\n");
 8000cde:	4828      	ldr	r0, [pc, #160]	@ (8000d80 <AskTime+0xdc>)
 8000ce0:	f7ff febe 	bl	8000a60 <debugLog>

	timeH[0]=time[11];
 8000ce4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ce8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	timeH[1]=time[12];
 8000cec:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000cf0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	timeM[0]=time[14];
 8000cf4:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000cf8:	f887 3020 	strb.w	r3, [r7, #32]
	timeM[1]=time[15];
 8000cfc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000d00:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	timeS[0]=time[17];
 8000d04:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8000d08:	773b      	strb	r3, [r7, #28]
	timeS[1]=time[18];
 8000d0a:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000d0e:	777b      	strb	r3, [r7, #29]
  	Time.Hours =int_to_bcd((atoi(timeH)+1));
 8000d10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d14:	4618      	mov	r0, r3
 8000d16:	f004 fed4 	bl	8005ac2 <atoi>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	3301      	adds	r3, #1
 8000d20:	b2db      	uxtb	r3, r3
 8000d22:	4618      	mov	r0, r3
 8000d24:	f000 f82e 	bl	8000d84 <int_to_bcd>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	723b      	strb	r3, [r7, #8]
	Time.Minutes =int_to_bcd(atoi(timeM));
 8000d2c:	f107 0320 	add.w	r3, r7, #32
 8000d30:	4618      	mov	r0, r3
 8000d32:	f004 fec6 	bl	8005ac2 <atoi>
 8000d36:	4603      	mov	r3, r0
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f000 f822 	bl	8000d84 <int_to_bcd>
 8000d40:	4603      	mov	r3, r0
 8000d42:	727b      	strb	r3, [r7, #9]
	Time.Seconds =int_to_bcd(atoi(timeS));
 8000d44:	f107 031c 	add.w	r3, r7, #28
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f004 feba 	bl	8005ac2 <atoi>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	b2db      	uxtb	r3, r3
 8000d52:	4618      	mov	r0, r3
 8000d54:	f000 f816 	bl	8000d84 <int_to_bcd>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	72bb      	strb	r3, [r7, #10]
	return Time;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	461d      	mov	r5, r3
 8000d60:	f107 0408 	add.w	r4, r7, #8
 8000d64:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d66:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d68:	6823      	ldr	r3, [r4, #0]
 8000d6a:	602b      	str	r3, [r5, #0]
}
 8000d6c:	6878      	ldr	r0, [r7, #4]
 8000d6e:	3748      	adds	r7, #72	@ 0x48
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bdb0      	pop	{r4, r5, r7, pc}
 8000d74:	08006b20 	.word	0x08006b20
 8000d78:	08006b34 	.word	0x08006b34
 8000d7c:	08006b44 	.word	0x08006b44
 8000d80:	08006b58 	.word	0x08006b58

08000d84 <int_to_bcd>:
static void MX_USART2_UART_Init(void);
static void MX_RTC_Init(void);
static void MX_USART1_UART_Init(void);
/* USER CODE BEGIN PFP */
uint8_t int_to_bcd(uint8_t value)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b083      	sub	sp, #12
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	71fb      	strb	r3, [r7, #7]
    return ((value / 10) << 4) | (value % 10);
 8000d8e:	79fb      	ldrb	r3, [r7, #7]
 8000d90:	4a0e      	ldr	r2, [pc, #56]	@ (8000dcc <int_to_bcd+0x48>)
 8000d92:	fba2 2303 	umull	r2, r3, r2, r3
 8000d96:	08db      	lsrs	r3, r3, #3
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	b25b      	sxtb	r3, r3
 8000d9c:	011b      	lsls	r3, r3, #4
 8000d9e:	b258      	sxtb	r0, r3
 8000da0:	79fa      	ldrb	r2, [r7, #7]
 8000da2:	4b0a      	ldr	r3, [pc, #40]	@ (8000dcc <int_to_bcd+0x48>)
 8000da4:	fba3 1302 	umull	r1, r3, r3, r2
 8000da8:	08d9      	lsrs	r1, r3, #3
 8000daa:	460b      	mov	r3, r1
 8000dac:	009b      	lsls	r3, r3, #2
 8000dae:	440b      	add	r3, r1
 8000db0:	005b      	lsls	r3, r3, #1
 8000db2:	1ad3      	subs	r3, r2, r3
 8000db4:	b2db      	uxtb	r3, r3
 8000db6:	b25b      	sxtb	r3, r3
 8000db8:	4303      	orrs	r3, r0
 8000dba:	b25b      	sxtb	r3, r3
 8000dbc:	b2db      	uxtb	r3, r3
}
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	370c      	adds	r7, #12
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc8:	4770      	bx	lr
 8000dca:	bf00      	nop
 8000dcc:	cccccccd 	.word	0xcccccccd

08000dd0 <bcd_to_int>:
int bcd_to_int(uint8_t bcd)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	71fb      	strb	r3, [r7, #7]
    return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8000dda:	79fb      	ldrb	r3, [r7, #7]
 8000ddc:	091b      	lsrs	r3, r3, #4
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	461a      	mov	r2, r3
 8000de2:	4613      	mov	r3, r2
 8000de4:	009b      	lsls	r3, r3, #2
 8000de6:	4413      	add	r3, r2
 8000de8:	005b      	lsls	r3, r3, #1
 8000dea:	461a      	mov	r2, r3
 8000dec:	79fb      	ldrb	r3, [r7, #7]
 8000dee:	f003 030f 	and.w	r3, r3, #15
 8000df2:	4413      	add	r3, r2
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	370c      	adds	r7, #12
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr

08000e00 <SetRTC>:

void SetRTC(RTC_TimeTypeDef TimeSet,RTC_DateTypeDef DateSet)
{
 8000e00:	b084      	sub	sp, #16
 8000e02:	b580      	push	{r7, lr}
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	f107 0c08 	add.w	ip, r7, #8
 8000e0a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	HAL_Delay(10);
 8000e0e:	200a      	movs	r0, #10
 8000e10:	f001 f984 	bl	800211c <HAL_Delay>
    HAL_RTC_SetTime(&hrtc, &TimeSet, RTC_FORMAT_BCD);
 8000e14:	2201      	movs	r2, #1
 8000e16:	f107 0108 	add.w	r1, r7, #8
 8000e1a:	4808      	ldr	r0, [pc, #32]	@ (8000e3c <SetRTC+0x3c>)
 8000e1c:	f003 f8e6 	bl	8003fec <HAL_RTC_SetTime>
    HAL_RTC_SetDate(&hrtc, &DateSet, RTC_FORMAT_BCD);
 8000e20:	f107 031c 	add.w	r3, r7, #28
 8000e24:	2201      	movs	r2, #1
 8000e26:	4619      	mov	r1, r3
 8000e28:	4804      	ldr	r0, [pc, #16]	@ (8000e3c <SetRTC+0x3c>)
 8000e2a:	f003 f9d8 	bl	80041de <HAL_RTC_SetDate>

}
 8000e2e:	bf00      	nop
 8000e30:	46bd      	mov	sp, r7
 8000e32:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000e36:	b004      	add	sp, #16
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	2000009c 	.word	0x2000009c

08000e40 <Display>:
	  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BCD); //ez csak azrt kell, mert enlkl megll az rtc
	  sprintf(buffer,"Time:%d:%d:%d\r\n",bcd_to_int(sTime.Hours),bcd_to_int(sTime.Minutes),bcd_to_int(sTime.Seconds));
	  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
}
void Display(int showtime)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  	  HAL_Delay(showtime);
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f001 f966 	bl	800211c <HAL_Delay>
  	  //4-7 bitek a 10-es bcd helyirtkek
	  HAL_GPIO_WritePin(GPIOA, A_Pin, BITVALUE(sTime.Hours,4));
 8000e50:	4b8e      	ldr	r3, [pc, #568]	@ (800108c <Display+0x24c>)
 8000e52:	781b      	ldrb	r3, [r3, #0]
 8000e54:	091b      	lsrs	r3, r3, #4
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	f003 0301 	and.w	r3, r3, #1
 8000e5c:	b2db      	uxtb	r3, r3
 8000e5e:	461a      	mov	r2, r3
 8000e60:	2108      	movs	r1, #8
 8000e62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e66:	f001 fe8d 	bl	8002b84 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, B_Pin, BITVALUE(sTime.Hours,5));
 8000e6a:	4b88      	ldr	r3, [pc, #544]	@ (800108c <Display+0x24c>)
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	095b      	lsrs	r3, r3, #5
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	f003 0301 	and.w	r3, r3, #1
 8000e76:	b2db      	uxtb	r3, r3
 8000e78:	461a      	mov	r2, r3
 8000e7a:	2110      	movs	r1, #16
 8000e7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e80:	f001 fe80 	bl	8002b84 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, C_Pin, BITVALUE(sTime.Hours,6));
 8000e84:	4b81      	ldr	r3, [pc, #516]	@ (800108c <Display+0x24c>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	099b      	lsrs	r3, r3, #6
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	f003 0301 	and.w	r3, r3, #1
 8000e90:	b2db      	uxtb	r3, r3
 8000e92:	461a      	mov	r2, r3
 8000e94:	2120      	movs	r1, #32
 8000e96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e9a:	f001 fe73 	bl	8002b84 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, D_Pin, BITVALUE(sTime.Hours,7));
 8000e9e:	4b7b      	ldr	r3, [pc, #492]	@ (800108c <Display+0x24c>)
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	09db      	lsrs	r3, r3, #7
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	461a      	mov	r2, r3
 8000ea8:	2140      	movs	r1, #64	@ 0x40
 8000eaa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eae:	f001 fe69 	bl	8002b84 <HAL_GPIO_WritePin>
	  if (showtime!=0)HAL_GPIO_WritePin(GPIOA, M1_Pin, 1);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d006      	beq.n	8000ec6 <Display+0x86>
 8000eb8:	2201      	movs	r2, #1
 8000eba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ebe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ec2:	f001 fe5f 	bl	8002b84 <HAL_GPIO_WritePin>
	  HAL_Delay(showtime);
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f001 f927 	bl	800211c <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, M1_Pin, 0);
 8000ece:	2200      	movs	r2, #0
 8000ed0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ed4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ed8:	f001 fe54 	bl	8002b84 <HAL_GPIO_WritePin>
	  //0-3 bitek az 1-es bcd helyirtkek
	  HAL_GPIO_WritePin(GPIOA, A_Pin, BITVALUE(sTime.Hours,0));
 8000edc:	4b6b      	ldr	r3, [pc, #428]	@ (800108c <Display+0x24c>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	f003 0301 	and.w	r3, r3, #1
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	2108      	movs	r1, #8
 8000eea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eee:	f001 fe49 	bl	8002b84 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, B_Pin, BITVALUE(sTime.Hours,1));
 8000ef2:	4b66      	ldr	r3, [pc, #408]	@ (800108c <Display+0x24c>)
 8000ef4:	781b      	ldrb	r3, [r3, #0]
 8000ef6:	085b      	lsrs	r3, r3, #1
 8000ef8:	b2db      	uxtb	r3, r3
 8000efa:	f003 0301 	and.w	r3, r3, #1
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	461a      	mov	r2, r3
 8000f02:	2110      	movs	r1, #16
 8000f04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f08:	f001 fe3c 	bl	8002b84 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, C_Pin, BITVALUE(sTime.Hours,2));
 8000f0c:	4b5f      	ldr	r3, [pc, #380]	@ (800108c <Display+0x24c>)
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	089b      	lsrs	r3, r3, #2
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	f003 0301 	and.w	r3, r3, #1
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	2120      	movs	r1, #32
 8000f1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f22:	f001 fe2f 	bl	8002b84 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, D_Pin, BITVALUE(sTime.Hours,3));
 8000f26:	4b59      	ldr	r3, [pc, #356]	@ (800108c <Display+0x24c>)
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	08db      	lsrs	r3, r3, #3
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	f003 0301 	and.w	r3, r3, #1
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	461a      	mov	r2, r3
 8000f36:	2140      	movs	r1, #64	@ 0x40
 8000f38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f3c:	f001 fe22 	bl	8002b84 <HAL_GPIO_WritePin>
	  if (showtime!=0)HAL_GPIO_WritePin(GPIOA, M2_Pin, 1);
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d006      	beq.n	8000f54 <Display+0x114>
 8000f46:	2201      	movs	r2, #1
 8000f48:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f4c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f50:	f001 fe18 	bl	8002b84 <HAL_GPIO_WritePin>
	  HAL_Delay(showtime);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	4618      	mov	r0, r3
 8000f58:	f001 f8e0 	bl	800211c <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, M2_Pin, 0);
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f66:	f001 fe0d 	bl	8002b84 <HAL_GPIO_WritePin>
	  //4-7 bitek a 10-es bcd helyirtkek
	  HAL_GPIO_WritePin(GPIOA, A_Pin, BITVALUE(sTime.Minutes,4));
 8000f6a:	4b48      	ldr	r3, [pc, #288]	@ (800108c <Display+0x24c>)
 8000f6c:	785b      	ldrb	r3, [r3, #1]
 8000f6e:	091b      	lsrs	r3, r3, #4
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	f003 0301 	and.w	r3, r3, #1
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	461a      	mov	r2, r3
 8000f7a:	2108      	movs	r1, #8
 8000f7c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f80:	f001 fe00 	bl	8002b84 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, B_Pin, BITVALUE(sTime.Minutes,5));
 8000f84:	4b41      	ldr	r3, [pc, #260]	@ (800108c <Display+0x24c>)
 8000f86:	785b      	ldrb	r3, [r3, #1]
 8000f88:	095b      	lsrs	r3, r3, #5
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	f003 0301 	and.w	r3, r3, #1
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	461a      	mov	r2, r3
 8000f94:	2110      	movs	r1, #16
 8000f96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f9a:	f001 fdf3 	bl	8002b84 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, C_Pin, BITVALUE(sTime.Minutes,6));
 8000f9e:	4b3b      	ldr	r3, [pc, #236]	@ (800108c <Display+0x24c>)
 8000fa0:	785b      	ldrb	r3, [r3, #1]
 8000fa2:	099b      	lsrs	r3, r3, #6
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	f003 0301 	and.w	r3, r3, #1
 8000faa:	b2db      	uxtb	r3, r3
 8000fac:	461a      	mov	r2, r3
 8000fae:	2120      	movs	r1, #32
 8000fb0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fb4:	f001 fde6 	bl	8002b84 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, D_Pin, BITVALUE(sTime.Minutes,7));
 8000fb8:	4b34      	ldr	r3, [pc, #208]	@ (800108c <Display+0x24c>)
 8000fba:	785b      	ldrb	r3, [r3, #1]
 8000fbc:	09db      	lsrs	r3, r3, #7
 8000fbe:	b2db      	uxtb	r3, r3
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	2140      	movs	r1, #64	@ 0x40
 8000fc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fc8:	f001 fddc 	bl	8002b84 <HAL_GPIO_WritePin>
	  if (showtime!=0)HAL_GPIO_WritePin(GPIOA, M4_Pin, 1);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d006      	beq.n	8000fe0 <Display+0x1a0>
 8000fd2:	2201      	movs	r2, #1
 8000fd4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fd8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fdc:	f001 fdd2 	bl	8002b84 <HAL_GPIO_WritePin>
	  HAL_Delay(showtime);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f001 f89a 	bl	800211c <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, M4_Pin, 0);
 8000fe8:	2200      	movs	r2, #0
 8000fea:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000fee:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ff2:	f001 fdc7 	bl	8002b84 <HAL_GPIO_WritePin>
	  //0-3 bitek az 1-es bcd helyirtkek
	  HAL_GPIO_WritePin(GPIOA, A_Pin, BITVALUE(sTime.Minutes,0));
 8000ff6:	4b25      	ldr	r3, [pc, #148]	@ (800108c <Display+0x24c>)
 8000ff8:	785b      	ldrb	r3, [r3, #1]
 8000ffa:	f003 0301 	and.w	r3, r3, #1
 8000ffe:	b2db      	uxtb	r3, r3
 8001000:	461a      	mov	r2, r3
 8001002:	2108      	movs	r1, #8
 8001004:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001008:	f001 fdbc 	bl	8002b84 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, B_Pin, BITVALUE(sTime.Minutes,1));
 800100c:	4b1f      	ldr	r3, [pc, #124]	@ (800108c <Display+0x24c>)
 800100e:	785b      	ldrb	r3, [r3, #1]
 8001010:	085b      	lsrs	r3, r3, #1
 8001012:	b2db      	uxtb	r3, r3
 8001014:	f003 0301 	and.w	r3, r3, #1
 8001018:	b2db      	uxtb	r3, r3
 800101a:	461a      	mov	r2, r3
 800101c:	2110      	movs	r1, #16
 800101e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001022:	f001 fdaf 	bl	8002b84 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, C_Pin, BITVALUE(sTime.Minutes,2));
 8001026:	4b19      	ldr	r3, [pc, #100]	@ (800108c <Display+0x24c>)
 8001028:	785b      	ldrb	r3, [r3, #1]
 800102a:	089b      	lsrs	r3, r3, #2
 800102c:	b2db      	uxtb	r3, r3
 800102e:	f003 0301 	and.w	r3, r3, #1
 8001032:	b2db      	uxtb	r3, r3
 8001034:	461a      	mov	r2, r3
 8001036:	2120      	movs	r1, #32
 8001038:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800103c:	f001 fda2 	bl	8002b84 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, D_Pin, BITVALUE(sTime.Minutes,3));
 8001040:	4b12      	ldr	r3, [pc, #72]	@ (800108c <Display+0x24c>)
 8001042:	785b      	ldrb	r3, [r3, #1]
 8001044:	08db      	lsrs	r3, r3, #3
 8001046:	b2db      	uxtb	r3, r3
 8001048:	f003 0301 	and.w	r3, r3, #1
 800104c:	b2db      	uxtb	r3, r3
 800104e:	461a      	mov	r2, r3
 8001050:	2140      	movs	r1, #64	@ 0x40
 8001052:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001056:	f001 fd95 	bl	8002b84 <HAL_GPIO_WritePin>
	  if (showtime!=0)HAL_GPIO_WritePin(GPIOA, M3_Pin, 1);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2b00      	cmp	r3, #0
 800105e:	d006      	beq.n	800106e <Display+0x22e>
 8001060:	2201      	movs	r2, #1
 8001062:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001066:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800106a:	f001 fd8b 	bl	8002b84 <HAL_GPIO_WritePin>
	  HAL_Delay(showtime);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	4618      	mov	r0, r3
 8001072:	f001 f853 	bl	800211c <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, M3_Pin, 0);
 8001076:	2200      	movs	r2, #0
 8001078:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800107c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001080:	f001 fd80 	bl	8002b84 <HAL_GPIO_WritePin>
}
 8001084:	bf00      	nop
 8001086:	3708      	adds	r7, #8
 8001088:	46bd      	mov	sp, r7
 800108a:	bd80      	pop	{r7, pc}
 800108c:	20000218 	.word	0x20000218

08001090 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001090:	b5b0      	push	{r4, r5, r7, lr}
 8001092:	b0a6      	sub	sp, #152	@ 0x98
 8001094:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001096:	f000 ffcc 	bl	8002032 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800109a:	f000 f96f 	bl	800137c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800109e:	f000 faab 	bl	80015f8 <MX_GPIO_Init>
  MX_DMA_Init();
 80010a2:	f000 fa8b 	bl	80015bc <MX_DMA_Init>
  MX_USART2_UART_Init();
 80010a6:	f000 fa59 	bl	800155c <MX_USART2_UART_Init>
  MX_RTC_Init();
 80010aa:	f000 f9c9 	bl	8001440 <MX_RTC_Init>
  MX_USART1_UART_Init();
 80010ae:	f000 fa25 	bl	80014fc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
 char buffer[100]; // Buffer to hold time/date string
  int ledblink=0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  int readRTC=0;
 80010b8:	2300      	movs	r3, #0
 80010ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  int displaytime=2;
 80010be:	2302      	movs	r3, #2
 80010c0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 80010c4:	2201      	movs	r2, #1
 80010c6:	499e      	ldr	r1, [pc, #632]	@ (8001340 <main+0x2b0>)
 80010c8:	489e      	ldr	r0, [pc, #632]	@ (8001344 <main+0x2b4>)
 80010ca:	f003 f82c 	bl	8004126 <HAL_RTC_GetTime>
 HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BCD); //ez csak azrt kell, mert enlkl megll az rtc
 80010ce:	2201      	movs	r2, #1
 80010d0:	499d      	ldr	r1, [pc, #628]	@ (8001348 <main+0x2b8>)
 80010d2:	489c      	ldr	r0, [pc, #624]	@ (8001344 <main+0x2b4>)
 80010d4:	f003 f90a 	bl	80042ec <HAL_RTC_GetDate>
  HAL_Delay(100);
 80010d8:	2064      	movs	r0, #100	@ 0x64
 80010da:	f001 f81f 	bl	800211c <HAL_Delay>

  //while( ESP_Init("Viva la Bajot","negyvenketto42")!=1);
  while( ESP_Init("HUAWEI P30","peti1234")!=1)
 80010de:	e003      	b.n	80010e8 <main+0x58>
  {
 	 HAL_Delay(1000);//led villogjon
 80010e0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010e4:	f001 f81a 	bl	800211c <HAL_Delay>
  while( ESP_Init("HUAWEI P30","peti1234")!=1)
 80010e8:	4998      	ldr	r1, [pc, #608]	@ (800134c <main+0x2bc>)
 80010ea:	4899      	ldr	r0, [pc, #612]	@ (8001350 <main+0x2c0>)
 80010ec:	f7ff fcce 	bl	8000a8c <ESP_Init>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d1f4      	bne.n	80010e0 <main+0x50>
  }
  HAL_Delay(1000);
 80010f6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010fa:	f001 f80f 	bl	800211c <HAL_Delay>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80010fe:	4b92      	ldr	r3, [pc, #584]	@ (8001348 <main+0x2b8>)
 8001100:	2201      	movs	r2, #1
 8001102:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_DECEMBER;
 8001104:	4b90      	ldr	r3, [pc, #576]	@ (8001348 <main+0x2b8>)
 8001106:	2212      	movs	r2, #18
 8001108:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 800110a:	4b8f      	ldr	r3, [pc, #572]	@ (8001348 <main+0x2b8>)
 800110c:	2201      	movs	r2, #1
 800110e:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x25;
 8001110:	4b8d      	ldr	r3, [pc, #564]	@ (8001348 <main+0x2b8>)
 8001112:	2225      	movs	r2, #37	@ 0x25
 8001114:	70da      	strb	r2, [r3, #3]
  HAL_Delay(1000);
 8001116:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800111a:	f000 ffff 	bl	800211c <HAL_Delay>
  SetRTC(AskTime(),sDate);
 800111e:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001122:	4618      	mov	r0, r3
 8001124:	f7ff fdbe 	bl	8000ca4 <AskTime>
 8001128:	4b87      	ldr	r3, [pc, #540]	@ (8001348 <main+0x2b8>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	9301      	str	r3, [sp, #4]
 800112e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001130:	9300      	str	r3, [sp, #0]
 8001132:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001136:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001138:	f7ff fe62 	bl	8000e00 <SetRTC>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	  bridge();

	  if (setflag==1){//rallts soros porttal
 800113c:	4b85      	ldr	r3, [pc, #532]	@ (8001354 <main+0x2c4>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2b01      	cmp	r3, #1
 8001142:	d179      	bne.n	8001238 <main+0x1a8>
			char Hour[2];
			char Min[2];
			for(int i=0;i<=3;i++){
 8001144:	2300      	movs	r3, #0
 8001146:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800114a:	e023      	b.n	8001194 <main+0x104>
				if (i<2) {Hour[i]=SerialData[i];}
 800114c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001150:	2b01      	cmp	r3, #1
 8001152:	dc0a      	bgt.n	800116a <main+0xda>
 8001154:	4a80      	ldr	r2, [pc, #512]	@ (8001358 <main+0x2c8>)
 8001156:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800115a:	4413      	add	r3, r2
 800115c:	7819      	ldrb	r1, [r3, #0]
 800115e:	1d3a      	adds	r2, r7, #4
 8001160:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001164:	4413      	add	r3, r2
 8001166:	460a      	mov	r2, r1
 8001168:	701a      	strb	r2, [r3, #0]
				if (i>1) {Min[i-2]=SerialData[i];}
 800116a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800116e:	2b01      	cmp	r3, #1
 8001170:	dd0b      	ble.n	800118a <main+0xfa>
 8001172:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001176:	3b02      	subs	r3, #2
 8001178:	4977      	ldr	r1, [pc, #476]	@ (8001358 <main+0x2c8>)
 800117a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800117e:	440a      	add	r2, r1
 8001180:	7812      	ldrb	r2, [r2, #0]
 8001182:	3390      	adds	r3, #144	@ 0x90
 8001184:	443b      	add	r3, r7
 8001186:	f803 2c90 	strb.w	r2, [r3, #-144]
			for(int i=0;i<=3;i++){
 800118a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800118e:	3301      	adds	r3, #1
 8001190:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001194:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001198:	2b03      	cmp	r3, #3
 800119a:	ddd7      	ble.n	800114c <main+0xbc>
				}
			setH=atoi(Hour);
 800119c:	1d3b      	adds	r3, r7, #4
 800119e:	4618      	mov	r0, r3
 80011a0:	f004 fc8f 	bl	8005ac2 <atoi>
 80011a4:	4603      	mov	r3, r0
 80011a6:	4a6d      	ldr	r2, [pc, #436]	@ (800135c <main+0x2cc>)
 80011a8:	6013      	str	r3, [r2, #0]
			setM=atoi(Min);
 80011aa:	463b      	mov	r3, r7
 80011ac:	4618      	mov	r0, r3
 80011ae:	f004 fc88 	bl	8005ac2 <atoi>
 80011b2:	4603      	mov	r3, r0
 80011b4:	4a6a      	ldr	r2, [pc, #424]	@ (8001360 <main+0x2d0>)
 80011b6:	6013      	str	r3, [r2, #0]

		  	sTime.Hours =int_to_bcd(setH);
 80011b8:	4b68      	ldr	r3, [pc, #416]	@ (800135c <main+0x2cc>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	4618      	mov	r0, r3
 80011c0:	f7ff fde0 	bl	8000d84 <int_to_bcd>
 80011c4:	4603      	mov	r3, r0
 80011c6:	461a      	mov	r2, r3
 80011c8:	4b5d      	ldr	r3, [pc, #372]	@ (8001340 <main+0x2b0>)
 80011ca:	701a      	strb	r2, [r3, #0]
			sTime.Minutes =int_to_bcd(setM);
 80011cc:	4b64      	ldr	r3, [pc, #400]	@ (8001360 <main+0x2d0>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	b2db      	uxtb	r3, r3
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff fdd6 	bl	8000d84 <int_to_bcd>
 80011d8:	4603      	mov	r3, r0
 80011da:	461a      	mov	r2, r3
 80011dc:	4b58      	ldr	r3, [pc, #352]	@ (8001340 <main+0x2b0>)
 80011de:	705a      	strb	r2, [r3, #1]
		    sTime.Seconds = 0x1;
 80011e0:	4b57      	ldr	r3, [pc, #348]	@ (8001340 <main+0x2b0>)
 80011e2:	2201      	movs	r2, #1
 80011e4:	709a      	strb	r2, [r3, #2]
		    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80011e6:	4b56      	ldr	r3, [pc, #344]	@ (8001340 <main+0x2b0>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	60da      	str	r2, [r3, #12]
		    sTime.StoreOperation = RTC_STOREOPERATION_SET;
 80011ec:	4b54      	ldr	r3, [pc, #336]	@ (8001340 <main+0x2b0>)
 80011ee:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80011f2:	611a      	str	r2, [r3, #16]
		    sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80011f4:	4b54      	ldr	r3, [pc, #336]	@ (8001348 <main+0x2b8>)
 80011f6:	2201      	movs	r2, #1
 80011f8:	701a      	strb	r2, [r3, #0]
		    sDate.Month = RTC_MONTH_DECEMBER;
 80011fa:	4b53      	ldr	r3, [pc, #332]	@ (8001348 <main+0x2b8>)
 80011fc:	2212      	movs	r2, #18
 80011fe:	705a      	strb	r2, [r3, #1]
		    sDate.Date = 0x1;
 8001200:	4b51      	ldr	r3, [pc, #324]	@ (8001348 <main+0x2b8>)
 8001202:	2201      	movs	r2, #1
 8001204:	709a      	strb	r2, [r3, #2]
		    sDate.Year = 0x25;
 8001206:	4b50      	ldr	r3, [pc, #320]	@ (8001348 <main+0x2b8>)
 8001208:	2225      	movs	r2, #37	@ 0x25
 800120a:	70da      	strb	r2, [r3, #3]
			HAL_Delay(10);
 800120c:	200a      	movs	r0, #10
 800120e:	f000 ff85 	bl	800211c <HAL_Delay>
		    HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 8001212:	2201      	movs	r2, #1
 8001214:	494a      	ldr	r1, [pc, #296]	@ (8001340 <main+0x2b0>)
 8001216:	484b      	ldr	r0, [pc, #300]	@ (8001344 <main+0x2b4>)
 8001218:	f002 fee8 	bl	8003fec <HAL_RTC_SetTime>
		    HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD);
 800121c:	2201      	movs	r2, #1
 800121e:	494a      	ldr	r1, [pc, #296]	@ (8001348 <main+0x2b8>)
 8001220:	4848      	ldr	r0, [pc, #288]	@ (8001344 <main+0x2b4>)
 8001222:	f002 ffdc 	bl	80041de <HAL_RTC_SetDate>
		    setflag=0;
 8001226:	4b4b      	ldr	r3, [pc, #300]	@ (8001354 <main+0x2c4>)
 8001228:	2200      	movs	r2, #0
 800122a:	601a      	str	r2, [r3, #0]
		    ledload=100;
 800122c:	494d      	ldr	r1, [pc, #308]	@ (8001364 <main+0x2d4>)
 800122e:	f04f 0200 	mov.w	r2, #0
 8001232:	4b4d      	ldr	r3, [pc, #308]	@ (8001368 <main+0x2d8>)
 8001234:	e9c1 2300 	strd	r2, r3, [r1]
	  }

	  readRTC++;
 8001238:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800123c:	3301      	adds	r3, #1
 800123e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

	  if (readRTC>RTCload){
 8001242:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 8001246:	f7ff f96d 	bl	8000524 <__aeabi_i2d>
 800124a:	4b48      	ldr	r3, [pc, #288]	@ (800136c <main+0x2dc>)
 800124c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001250:	f7ff fa50 	bl	80006f4 <__aeabi_dcmpgt>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d04a      	beq.n	80012f0 <main+0x260>
		  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 800125a:	2201      	movs	r2, #1
 800125c:	4938      	ldr	r1, [pc, #224]	@ (8001340 <main+0x2b0>)
 800125e:	4839      	ldr	r0, [pc, #228]	@ (8001344 <main+0x2b4>)
 8001260:	f002 ff61 	bl	8004126 <HAL_RTC_GetTime>
		  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BCD); //ez csak azrt kell, mert enlkl megll az rtc
 8001264:	2201      	movs	r2, #1
 8001266:	4938      	ldr	r1, [pc, #224]	@ (8001348 <main+0x2b8>)
 8001268:	4836      	ldr	r0, [pc, #216]	@ (8001344 <main+0x2b4>)
 800126a:	f003 f83f 	bl	80042ec <HAL_RTC_GetDate>
		  sprintf(buffer,"Time:%d:%d:%d\r\n",bcd_to_int(sTime.Hours),bcd_to_int(sTime.Minutes),bcd_to_int(sTime.Seconds));
 800126e:	4b34      	ldr	r3, [pc, #208]	@ (8001340 <main+0x2b0>)
 8001270:	781b      	ldrb	r3, [r3, #0]
 8001272:	4618      	mov	r0, r3
 8001274:	f7ff fdac 	bl	8000dd0 <bcd_to_int>
 8001278:	4604      	mov	r4, r0
 800127a:	4b31      	ldr	r3, [pc, #196]	@ (8001340 <main+0x2b0>)
 800127c:	785b      	ldrb	r3, [r3, #1]
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff fda6 	bl	8000dd0 <bcd_to_int>
 8001284:	4605      	mov	r5, r0
 8001286:	4b2e      	ldr	r3, [pc, #184]	@ (8001340 <main+0x2b0>)
 8001288:	789b      	ldrb	r3, [r3, #2]
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff fda0 	bl	8000dd0 <bcd_to_int>
 8001290:	4603      	mov	r3, r0
 8001292:	f107 0008 	add.w	r0, r7, #8
 8001296:	9300      	str	r3, [sp, #0]
 8001298:	462b      	mov	r3, r5
 800129a:	4622      	mov	r2, r4
 800129c:	4934      	ldr	r1, [pc, #208]	@ (8001370 <main+0x2e0>)
 800129e:	f004 fc99 	bl	8005bd4 <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 80012a2:	f107 0308 	add.w	r3, r7, #8
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7fe ff92 	bl	80001d0 <strlen>
 80012ac:	4603      	mov	r3, r0
 80012ae:	b29a      	uxth	r2, r3
 80012b0:	f107 0108 	add.w	r1, r7, #8
 80012b4:	2364      	movs	r3, #100	@ 0x64
 80012b6:	482f      	ldr	r0, [pc, #188]	@ (8001374 <main+0x2e4>)
 80012b8:	f003 f984 	bl	80045c4 <HAL_UART_Transmit>
		  if (bcd_to_int(sTime.Hours)>21 || bcd_to_int(sTime.Hours)<6){displaytime=0;}//kijelz kikapcsols este 10 utn
 80012bc:	4b20      	ldr	r3, [pc, #128]	@ (8001340 <main+0x2b0>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff fd85 	bl	8000dd0 <bcd_to_int>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b15      	cmp	r3, #21
 80012ca:	dc07      	bgt.n	80012dc <main+0x24c>
 80012cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001340 <main+0x2b0>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff fd7d 	bl	8000dd0 <bcd_to_int>
 80012d6:	4603      	mov	r3, r0
 80012d8:	2b05      	cmp	r3, #5
 80012da:	dc03      	bgt.n	80012e4 <main+0x254>
 80012dc:	2300      	movs	r3, #0
 80012de:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80012e2:	e002      	b.n	80012ea <main+0x25a>
		  else{displaytime=2;}
 80012e4:	2302      	movs	r3, #2
 80012e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
		  readRTC=0;
 80012ea:	2300      	movs	r3, #0
 80012ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
	  }
	  ledblink++;
 80012f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80012f4:	3301      	adds	r3, #1
 80012f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

	  if (ledblink>ledload){
 80012fa:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80012fe:	f7ff f911 	bl	8000524 <__aeabi_i2d>
 8001302:	4b18      	ldr	r3, [pc, #96]	@ (8001364 <main+0x2d4>)
 8001304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001308:	f7ff f9f4 	bl	80006f4 <__aeabi_dcmpgt>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d010      	beq.n	8001334 <main+0x2a4>
		  HAL_GPIO_WritePin(GPIOB, LD3_Pin,1);
 8001312:	2201      	movs	r2, #1
 8001314:	2108      	movs	r1, #8
 8001316:	4818      	ldr	r0, [pc, #96]	@ (8001378 <main+0x2e8>)
 8001318:	f001 fc34 	bl	8002b84 <HAL_GPIO_WritePin>
		  if (ledblink>110){HAL_GPIO_WritePin(GPIOB, LD3_Pin,0);ledblink=0;}
 800131c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001320:	2b6e      	cmp	r3, #110	@ 0x6e
 8001322:	dd07      	ble.n	8001334 <main+0x2a4>
 8001324:	2200      	movs	r2, #0
 8001326:	2108      	movs	r1, #8
 8001328:	4813      	ldr	r0, [pc, #76]	@ (8001378 <main+0x2e8>)
 800132a:	f001 fc2b 	bl	8002b84 <HAL_GPIO_WritePin>
 800132e:	2300      	movs	r3, #0
 8001330:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
	  }

	  Display(displaytime);
 8001334:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8001338:	f7ff fd82 	bl	8000e40 <Display>
	  if (setflag==1){//rallts soros porttal
 800133c:	e6fe      	b.n	800113c <main+0xac>
 800133e:	bf00      	nop
 8001340:	20000218 	.word	0x20000218
 8001344:	2000009c 	.word	0x2000009c
 8001348:	2000022c 	.word	0x2000022c
 800134c:	08006ca8 	.word	0x08006ca8
 8001350:	08006cb4 	.word	0x08006cb4
 8001354:	20000234 	.word	0x20000234
 8001358:	20000230 	.word	0x20000230
 800135c:	20000238 	.word	0x20000238
 8001360:	2000023c 	.word	0x2000023c
 8001364:	20000000 	.word	0x20000000
 8001368:	40590000 	.word	0x40590000
 800136c:	20000008 	.word	0x20000008
 8001370:	08006c98 	.word	0x08006c98
 8001374:	20000148 	.word	0x20000148
 8001378:	48000400 	.word	0x48000400

0800137c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b096      	sub	sp, #88	@ 0x58
 8001380:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001382:	f107 0314 	add.w	r3, r7, #20
 8001386:	2244      	movs	r2, #68	@ 0x44
 8001388:	2100      	movs	r1, #0
 800138a:	4618      	mov	r0, r3
 800138c:	f004 fc44 	bl	8005c18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001390:	463b      	mov	r3, r7
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	605a      	str	r2, [r3, #4]
 8001398:	609a      	str	r2, [r3, #8]
 800139a:	60da      	str	r2, [r3, #12]
 800139c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800139e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80013a2:	f001 fc25 	bl	8002bf0 <HAL_PWREx_ControlVoltageScaling>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80013ac:	f000 f992 	bl	80016d4 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80013b0:	f001 fc00 	bl	8002bb4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMLOW);
 80013b4:	4b21      	ldr	r3, [pc, #132]	@ (800143c <SystemClock_Config+0xc0>)
 80013b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013ba:	f023 0318 	bic.w	r3, r3, #24
 80013be:	4a1f      	ldr	r2, [pc, #124]	@ (800143c <SystemClock_Config+0xc0>)
 80013c0:	f043 0308 	orr.w	r3, r3, #8
 80013c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80013c8:	2306      	movs	r3, #6
 80013ca:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80013cc:	2301      	movs	r3, #1
 80013ce:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013d4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013d6:	2310      	movs	r3, #16
 80013d8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013da:	2302      	movs	r3, #2
 80013dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80013de:	2302      	movs	r3, #2
 80013e0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013e2:	2301      	movs	r3, #1
 80013e4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80013e6:	230a      	movs	r3, #10
 80013e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80013ea:	2307      	movs	r3, #7
 80013ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013ee:	2302      	movs	r3, #2
 80013f0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013f2:	2302      	movs	r3, #2
 80013f4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013f6:	f107 0314 	add.w	r3, r7, #20
 80013fa:	4618      	mov	r0, r3
 80013fc:	f001 fc4e 	bl	8002c9c <HAL_RCC_OscConfig>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001406:	f000 f965 	bl	80016d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800140a:	230f      	movs	r3, #15
 800140c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800140e:	2303      	movs	r3, #3
 8001410:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001412:	2300      	movs	r3, #0
 8001414:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001416:	2300      	movs	r3, #0
 8001418:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800141a:	2300      	movs	r3, #0
 800141c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800141e:	463b      	mov	r3, r7
 8001420:	2104      	movs	r1, #4
 8001422:	4618      	mov	r0, r3
 8001424:	f002 f84e 	bl	80034c4 <HAL_RCC_ClockConfig>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800142e:	f000 f951 	bl	80016d4 <Error_Handler>
  }
}
 8001432:	bf00      	nop
 8001434:	3758      	adds	r7, #88	@ 0x58
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}
 800143a:	bf00      	nop
 800143c:	40021000 	.word	0x40021000

08001440 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001446:	1d3b      	adds	r3, r7, #4
 8001448:	2200      	movs	r2, #0
 800144a:	601a      	str	r2, [r3, #0]
 800144c:	605a      	str	r2, [r3, #4]
 800144e:	609a      	str	r2, [r3, #8]
 8001450:	60da      	str	r2, [r3, #12]
 8001452:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001454:	2300      	movs	r3, #0
 8001456:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001458:	4b26      	ldr	r3, [pc, #152]	@ (80014f4 <MX_RTC_Init+0xb4>)
 800145a:	4a27      	ldr	r2, [pc, #156]	@ (80014f8 <MX_RTC_Init+0xb8>)
 800145c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800145e:	4b25      	ldr	r3, [pc, #148]	@ (80014f4 <MX_RTC_Init+0xb4>)
 8001460:	2200      	movs	r2, #0
 8001462:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001464:	4b23      	ldr	r3, [pc, #140]	@ (80014f4 <MX_RTC_Init+0xb4>)
 8001466:	227f      	movs	r2, #127	@ 0x7f
 8001468:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800146a:	4b22      	ldr	r3, [pc, #136]	@ (80014f4 <MX_RTC_Init+0xb4>)
 800146c:	22ff      	movs	r2, #255	@ 0xff
 800146e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001470:	4b20      	ldr	r3, [pc, #128]	@ (80014f4 <MX_RTC_Init+0xb4>)
 8001472:	2200      	movs	r2, #0
 8001474:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001476:	4b1f      	ldr	r3, [pc, #124]	@ (80014f4 <MX_RTC_Init+0xb4>)
 8001478:	2200      	movs	r2, #0
 800147a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800147c:	4b1d      	ldr	r3, [pc, #116]	@ (80014f4 <MX_RTC_Init+0xb4>)
 800147e:	2200      	movs	r2, #0
 8001480:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001482:	4b1c      	ldr	r3, [pc, #112]	@ (80014f4 <MX_RTC_Init+0xb4>)
 8001484:	2200      	movs	r2, #0
 8001486:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001488:	481a      	ldr	r0, [pc, #104]	@ (80014f4 <MX_RTC_Init+0xb4>)
 800148a:	f002 fd27 	bl	8003edc <HAL_RTC_Init>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8001494:	f000 f91e 	bl	80016d4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x14;
 8001498:	2314      	movs	r3, #20
 800149a:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x58;
 800149c:	2358      	movs	r3, #88	@ 0x58
 800149e:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x1;
 80014a0:	2301      	movs	r3, #1
 80014a2:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80014a4:	2300      	movs	r3, #0
 80014a6:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_SET;
 80014a8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80014ac:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80014ae:	1d3b      	adds	r3, r7, #4
 80014b0:	2201      	movs	r2, #1
 80014b2:	4619      	mov	r1, r3
 80014b4:	480f      	ldr	r0, [pc, #60]	@ (80014f4 <MX_RTC_Init+0xb4>)
 80014b6:	f002 fd99 	bl	8003fec <HAL_RTC_SetTime>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_RTC_Init+0x84>
  {
    Error_Handler();
 80014c0:	f000 f908 	bl	80016d4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80014c4:	2301      	movs	r3, #1
 80014c6:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_DECEMBER;
 80014c8:	2312      	movs	r3, #18
 80014ca:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80014cc:	2301      	movs	r3, #1
 80014ce:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x25;
 80014d0:	2325      	movs	r3, #37	@ 0x25
 80014d2:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80014d4:	463b      	mov	r3, r7
 80014d6:	2201      	movs	r2, #1
 80014d8:	4619      	mov	r1, r3
 80014da:	4806      	ldr	r0, [pc, #24]	@ (80014f4 <MX_RTC_Init+0xb4>)
 80014dc:	f002 fe7f 	bl	80041de <HAL_RTC_SetDate>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_RTC_Init+0xaa>
  {
    Error_Handler();
 80014e6:	f000 f8f5 	bl	80016d4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80014ea:	bf00      	nop
 80014ec:	3718      	adds	r7, #24
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	2000009c 	.word	0x2000009c
 80014f8:	40002800 	.word	0x40002800

080014fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001500:	4b14      	ldr	r3, [pc, #80]	@ (8001554 <MX_USART1_UART_Init+0x58>)
 8001502:	4a15      	ldr	r2, [pc, #84]	@ (8001558 <MX_USART1_UART_Init+0x5c>)
 8001504:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001506:	4b13      	ldr	r3, [pc, #76]	@ (8001554 <MX_USART1_UART_Init+0x58>)
 8001508:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800150c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800150e:	4b11      	ldr	r3, [pc, #68]	@ (8001554 <MX_USART1_UART_Init+0x58>)
 8001510:	2200      	movs	r2, #0
 8001512:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001514:	4b0f      	ldr	r3, [pc, #60]	@ (8001554 <MX_USART1_UART_Init+0x58>)
 8001516:	2200      	movs	r2, #0
 8001518:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800151a:	4b0e      	ldr	r3, [pc, #56]	@ (8001554 <MX_USART1_UART_Init+0x58>)
 800151c:	2200      	movs	r2, #0
 800151e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001520:	4b0c      	ldr	r3, [pc, #48]	@ (8001554 <MX_USART1_UART_Init+0x58>)
 8001522:	220c      	movs	r2, #12
 8001524:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001526:	4b0b      	ldr	r3, [pc, #44]	@ (8001554 <MX_USART1_UART_Init+0x58>)
 8001528:	2200      	movs	r2, #0
 800152a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800152c:	4b09      	ldr	r3, [pc, #36]	@ (8001554 <MX_USART1_UART_Init+0x58>)
 800152e:	2200      	movs	r2, #0
 8001530:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001532:	4b08      	ldr	r3, [pc, #32]	@ (8001554 <MX_USART1_UART_Init+0x58>)
 8001534:	2200      	movs	r2, #0
 8001536:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001538:	4b06      	ldr	r3, [pc, #24]	@ (8001554 <MX_USART1_UART_Init+0x58>)
 800153a:	2200      	movs	r2, #0
 800153c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800153e:	4805      	ldr	r0, [pc, #20]	@ (8001554 <MX_USART1_UART_Init+0x58>)
 8001540:	f002 fff2 	bl	8004528 <HAL_UART_Init>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800154a:	f000 f8c3 	bl	80016d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	200000c0 	.word	0x200000c0
 8001558:	40013800 	.word	0x40013800

0800155c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001560:	4b14      	ldr	r3, [pc, #80]	@ (80015b4 <MX_USART2_UART_Init+0x58>)
 8001562:	4a15      	ldr	r2, [pc, #84]	@ (80015b8 <MX_USART2_UART_Init+0x5c>)
 8001564:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001566:	4b13      	ldr	r3, [pc, #76]	@ (80015b4 <MX_USART2_UART_Init+0x58>)
 8001568:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800156c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800156e:	4b11      	ldr	r3, [pc, #68]	@ (80015b4 <MX_USART2_UART_Init+0x58>)
 8001570:	2200      	movs	r2, #0
 8001572:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001574:	4b0f      	ldr	r3, [pc, #60]	@ (80015b4 <MX_USART2_UART_Init+0x58>)
 8001576:	2200      	movs	r2, #0
 8001578:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800157a:	4b0e      	ldr	r3, [pc, #56]	@ (80015b4 <MX_USART2_UART_Init+0x58>)
 800157c:	2200      	movs	r2, #0
 800157e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001580:	4b0c      	ldr	r3, [pc, #48]	@ (80015b4 <MX_USART2_UART_Init+0x58>)
 8001582:	220c      	movs	r2, #12
 8001584:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001586:	4b0b      	ldr	r3, [pc, #44]	@ (80015b4 <MX_USART2_UART_Init+0x58>)
 8001588:	2200      	movs	r2, #0
 800158a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800158c:	4b09      	ldr	r3, [pc, #36]	@ (80015b4 <MX_USART2_UART_Init+0x58>)
 800158e:	2200      	movs	r2, #0
 8001590:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001592:	4b08      	ldr	r3, [pc, #32]	@ (80015b4 <MX_USART2_UART_Init+0x58>)
 8001594:	2200      	movs	r2, #0
 8001596:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001598:	4b06      	ldr	r3, [pc, #24]	@ (80015b4 <MX_USART2_UART_Init+0x58>)
 800159a:	2200      	movs	r2, #0
 800159c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800159e:	4805      	ldr	r0, [pc, #20]	@ (80015b4 <MX_USART2_UART_Init+0x58>)
 80015a0:	f002 ffc2 	bl	8004528 <HAL_UART_Init>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80015aa:	f000 f893 	bl	80016d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	20000148 	.word	0x20000148
 80015b8:	40004400 	.word	0x40004400

080015bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b082      	sub	sp, #8
 80015c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015c2:	4b0c      	ldr	r3, [pc, #48]	@ (80015f4 <MX_DMA_Init+0x38>)
 80015c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015c6:	4a0b      	ldr	r2, [pc, #44]	@ (80015f4 <MX_DMA_Init+0x38>)
 80015c8:	f043 0301 	orr.w	r3, r3, #1
 80015cc:	6493      	str	r3, [r2, #72]	@ 0x48
 80015ce:	4b09      	ldr	r3, [pc, #36]	@ (80015f4 <MX_DMA_Init+0x38>)
 80015d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	607b      	str	r3, [r7, #4]
 80015d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80015da:	2200      	movs	r2, #0
 80015dc:	2100      	movs	r1, #0
 80015de:	200f      	movs	r0, #15
 80015e0:	f000 fe9b 	bl	800231a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80015e4:	200f      	movs	r0, #15
 80015e6:	f000 feb4 	bl	8002352 <HAL_NVIC_EnableIRQ>

}
 80015ea:	bf00      	nop
 80015ec:	3708      	adds	r7, #8
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	40021000 	.word	0x40021000

080015f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b088      	sub	sp, #32
 80015fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015fe:	f107 030c 	add.w	r3, r7, #12
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	605a      	str	r2, [r3, #4]
 8001608:	609a      	str	r2, [r3, #8]
 800160a:	60da      	str	r2, [r3, #12]
 800160c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800160e:	4b2f      	ldr	r3, [pc, #188]	@ (80016cc <MX_GPIO_Init+0xd4>)
 8001610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001612:	4a2e      	ldr	r2, [pc, #184]	@ (80016cc <MX_GPIO_Init+0xd4>)
 8001614:	f043 0304 	orr.w	r3, r3, #4
 8001618:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800161a:	4b2c      	ldr	r3, [pc, #176]	@ (80016cc <MX_GPIO_Init+0xd4>)
 800161c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800161e:	f003 0304 	and.w	r3, r3, #4
 8001622:	60bb      	str	r3, [r7, #8]
 8001624:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001626:	4b29      	ldr	r3, [pc, #164]	@ (80016cc <MX_GPIO_Init+0xd4>)
 8001628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800162a:	4a28      	ldr	r2, [pc, #160]	@ (80016cc <MX_GPIO_Init+0xd4>)
 800162c:	f043 0301 	orr.w	r3, r3, #1
 8001630:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001632:	4b26      	ldr	r3, [pc, #152]	@ (80016cc <MX_GPIO_Init+0xd4>)
 8001634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001636:	f003 0301 	and.w	r3, r3, #1
 800163a:	607b      	str	r3, [r7, #4]
 800163c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800163e:	4b23      	ldr	r3, [pc, #140]	@ (80016cc <MX_GPIO_Init+0xd4>)
 8001640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001642:	4a22      	ldr	r2, [pc, #136]	@ (80016cc <MX_GPIO_Init+0xd4>)
 8001644:	f043 0302 	orr.w	r3, r3, #2
 8001648:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800164a:	4b20      	ldr	r3, [pc, #128]	@ (80016cc <MX_GPIO_Init+0xd4>)
 800164c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800164e:	f003 0302 	and.w	r3, r3, #2
 8001652:	603b      	str	r3, [r7, #0]
 8001654:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, A_Pin|B_Pin|C_Pin|D_Pin
 8001656:	2200      	movs	r2, #0
 8001658:	f641 7178 	movw	r1, #8056	@ 0x1f78
 800165c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001660:	f001 fa90 	bl	8002b84 <HAL_GPIO_WritePin>
                          |M1_Pin|M2_Pin|M3_Pin|M4_Pin
                          |SEC_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8001664:	2200      	movs	r2, #0
 8001666:	2108      	movs	r1, #8
 8001668:	4819      	ldr	r0, [pc, #100]	@ (80016d0 <MX_GPIO_Init+0xd8>)
 800166a:	f001 fa8b 	bl	8002b84 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A_Pin B_Pin C_Pin D_Pin
                           M1_Pin M2_Pin M3_Pin M4_Pin
                           SEC_LED_Pin */
  GPIO_InitStruct.Pin = A_Pin|B_Pin|C_Pin|D_Pin
 800166e:	f641 7378 	movw	r3, #8056	@ 0x1f78
 8001672:	60fb      	str	r3, [r7, #12]
                          |M1_Pin|M2_Pin|M3_Pin|M4_Pin
                          |SEC_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001674:	2301      	movs	r3, #1
 8001676:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001678:	2300      	movs	r3, #0
 800167a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167c:	2300      	movs	r3, #0
 800167e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001680:	f107 030c 	add.w	r3, r7, #12
 8001684:	4619      	mov	r1, r3
 8001686:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800168a:	f001 f911 	bl	80028b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 800168e:	2308      	movs	r3, #8
 8001690:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001692:	2301      	movs	r3, #1
 8001694:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001696:	2300      	movs	r3, #0
 8001698:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169a:	2300      	movs	r3, #0
 800169c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 800169e:	f107 030c 	add.w	r3, r7, #12
 80016a2:	4619      	mov	r1, r3
 80016a4:	480a      	ldr	r0, [pc, #40]	@ (80016d0 <MX_GPIO_Init+0xd8>)
 80016a6:	f001 f903 	bl	80028b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80016aa:	2310      	movs	r3, #16
 80016ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80016ae:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80016b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016b4:	2301      	movs	r3, #1
 80016b6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016b8:	f107 030c 	add.w	r3, r7, #12
 80016bc:	4619      	mov	r1, r3
 80016be:	4804      	ldr	r0, [pc, #16]	@ (80016d0 <MX_GPIO_Init+0xd8>)
 80016c0:	f001 f8f6 	bl	80028b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80016c4:	bf00      	nop
 80016c6:	3720      	adds	r7, #32
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	40021000 	.word	0x40021000
 80016d0:	48000400 	.word	0x48000400

080016d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016d8:	b672      	cpsid	i
}
 80016da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016dc:	bf00      	nop
 80016de:	e7fd      	b.n	80016dc <Error_Handler+0x8>

080016e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001724 <HAL_MspInit+0x44>)
 80016e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001724 <HAL_MspInit+0x44>)
 80016ec:	f043 0301 	orr.w	r3, r3, #1
 80016f0:	6613      	str	r3, [r2, #96]	@ 0x60
 80016f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001724 <HAL_MspInit+0x44>)
 80016f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016f6:	f003 0301 	and.w	r3, r3, #1
 80016fa:	607b      	str	r3, [r7, #4]
 80016fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016fe:	4b09      	ldr	r3, [pc, #36]	@ (8001724 <HAL_MspInit+0x44>)
 8001700:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001702:	4a08      	ldr	r2, [pc, #32]	@ (8001724 <HAL_MspInit+0x44>)
 8001704:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001708:	6593      	str	r3, [r2, #88]	@ 0x58
 800170a:	4b06      	ldr	r3, [pc, #24]	@ (8001724 <HAL_MspInit+0x44>)
 800170c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800170e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001712:	603b      	str	r3, [r7, #0]
 8001714:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001716:	bf00      	nop
 8001718:	370c      	adds	r7, #12
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	40021000 	.word	0x40021000

08001728 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b098      	sub	sp, #96	@ 0x60
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001730:	f107 030c 	add.w	r3, r7, #12
 8001734:	2254      	movs	r2, #84	@ 0x54
 8001736:	2100      	movs	r1, #0
 8001738:	4618      	mov	r0, r3
 800173a:	f004 fa6d 	bl	8005c18 <memset>
  if(hrtc->Instance==RTC)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a0f      	ldr	r2, [pc, #60]	@ (8001780 <HAL_RTC_MspInit+0x58>)
 8001744:	4293      	cmp	r3, r2
 8001746:	d117      	bne.n	8001778 <HAL_RTC_MspInit+0x50>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001748:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800174c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800174e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001752:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001754:	f107 030c 	add.w	r3, r7, #12
 8001758:	4618      	mov	r0, r3
 800175a:	f002 f8d7 	bl	800390c <HAL_RCCEx_PeriphCLKConfig>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d001      	beq.n	8001768 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001764:	f7ff ffb6 	bl	80016d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001768:	4b06      	ldr	r3, [pc, #24]	@ (8001784 <HAL_RTC_MspInit+0x5c>)
 800176a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800176e:	4a05      	ldr	r2, [pc, #20]	@ (8001784 <HAL_RTC_MspInit+0x5c>)
 8001770:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001774:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8001778:	bf00      	nop
 800177a:	3760      	adds	r7, #96	@ 0x60
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40002800 	.word	0x40002800
 8001784:	40021000 	.word	0x40021000

08001788 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b0a0      	sub	sp, #128	@ 0x80
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001790:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001794:	2200      	movs	r2, #0
 8001796:	601a      	str	r2, [r3, #0]
 8001798:	605a      	str	r2, [r3, #4]
 800179a:	609a      	str	r2, [r3, #8]
 800179c:	60da      	str	r2, [r3, #12]
 800179e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017a0:	f107 0318 	add.w	r3, r7, #24
 80017a4:	2254      	movs	r2, #84	@ 0x54
 80017a6:	2100      	movs	r1, #0
 80017a8:	4618      	mov	r0, r3
 80017aa:	f004 fa35 	bl	8005c18 <memset>
  if(huart->Instance==USART1)
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4a62      	ldr	r2, [pc, #392]	@ (800193c <HAL_UART_MspInit+0x1b4>)
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d167      	bne.n	8001888 <HAL_UART_MspInit+0x100>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80017b8:	2301      	movs	r3, #1
 80017ba:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80017bc:	2300      	movs	r3, #0
 80017be:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017c0:	f107 0318 	add.w	r3, r7, #24
 80017c4:	4618      	mov	r0, r3
 80017c6:	f002 f8a1 	bl	800390c <HAL_RCCEx_PeriphCLKConfig>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80017d0:	f7ff ff80 	bl	80016d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017d4:	4b5a      	ldr	r3, [pc, #360]	@ (8001940 <HAL_UART_MspInit+0x1b8>)
 80017d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017d8:	4a59      	ldr	r2, [pc, #356]	@ (8001940 <HAL_UART_MspInit+0x1b8>)
 80017da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017de:	6613      	str	r3, [r2, #96]	@ 0x60
 80017e0:	4b57      	ldr	r3, [pc, #348]	@ (8001940 <HAL_UART_MspInit+0x1b8>)
 80017e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017e8:	617b      	str	r3, [r7, #20]
 80017ea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ec:	4b54      	ldr	r3, [pc, #336]	@ (8001940 <HAL_UART_MspInit+0x1b8>)
 80017ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017f0:	4a53      	ldr	r2, [pc, #332]	@ (8001940 <HAL_UART_MspInit+0x1b8>)
 80017f2:	f043 0302 	orr.w	r3, r3, #2
 80017f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80017f8:	4b51      	ldr	r3, [pc, #324]	@ (8001940 <HAL_UART_MspInit+0x1b8>)
 80017fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80017fc:	f003 0302 	and.w	r3, r3, #2
 8001800:	613b      	str	r3, [r7, #16]
 8001802:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001804:	23c0      	movs	r3, #192	@ 0xc0
 8001806:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001808:	2302      	movs	r3, #2
 800180a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180c:	2300      	movs	r3, #0
 800180e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001810:	2303      	movs	r3, #3
 8001812:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001814:	2307      	movs	r3, #7
 8001816:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001818:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800181c:	4619      	mov	r1, r3
 800181e:	4849      	ldr	r0, [pc, #292]	@ (8001944 <HAL_UART_MspInit+0x1bc>)
 8001820:	f001 f846 	bl	80028b0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001824:	4b48      	ldr	r3, [pc, #288]	@ (8001948 <HAL_UART_MspInit+0x1c0>)
 8001826:	4a49      	ldr	r2, [pc, #292]	@ (800194c <HAL_UART_MspInit+0x1c4>)
 8001828:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 800182a:	4b47      	ldr	r3, [pc, #284]	@ (8001948 <HAL_UART_MspInit+0x1c0>)
 800182c:	2202      	movs	r2, #2
 800182e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001830:	4b45      	ldr	r3, [pc, #276]	@ (8001948 <HAL_UART_MspInit+0x1c0>)
 8001832:	2200      	movs	r2, #0
 8001834:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001836:	4b44      	ldr	r3, [pc, #272]	@ (8001948 <HAL_UART_MspInit+0x1c0>)
 8001838:	2200      	movs	r2, #0
 800183a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800183c:	4b42      	ldr	r3, [pc, #264]	@ (8001948 <HAL_UART_MspInit+0x1c0>)
 800183e:	2280      	movs	r2, #128	@ 0x80
 8001840:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001842:	4b41      	ldr	r3, [pc, #260]	@ (8001948 <HAL_UART_MspInit+0x1c0>)
 8001844:	2200      	movs	r2, #0
 8001846:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001848:	4b3f      	ldr	r3, [pc, #252]	@ (8001948 <HAL_UART_MspInit+0x1c0>)
 800184a:	2200      	movs	r2, #0
 800184c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800184e:	4b3e      	ldr	r3, [pc, #248]	@ (8001948 <HAL_UART_MspInit+0x1c0>)
 8001850:	2200      	movs	r2, #0
 8001852:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001854:	4b3c      	ldr	r3, [pc, #240]	@ (8001948 <HAL_UART_MspInit+0x1c0>)
 8001856:	2200      	movs	r2, #0
 8001858:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800185a:	483b      	ldr	r0, [pc, #236]	@ (8001948 <HAL_UART_MspInit+0x1c0>)
 800185c:	f000 fd94 	bl	8002388 <HAL_DMA_Init>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <HAL_UART_MspInit+0xe2>
    {
      Error_Handler();
 8001866:	f7ff ff35 	bl	80016d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4a36      	ldr	r2, [pc, #216]	@ (8001948 <HAL_UART_MspInit+0x1c0>)
 800186e:	675a      	str	r2, [r3, #116]	@ 0x74
 8001870:	4a35      	ldr	r2, [pc, #212]	@ (8001948 <HAL_UART_MspInit+0x1c0>)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001876:	2200      	movs	r2, #0
 8001878:	2100      	movs	r1, #0
 800187a:	2025      	movs	r0, #37	@ 0x25
 800187c:	f000 fd4d 	bl	800231a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001880:	2025      	movs	r0, #37	@ 0x25
 8001882:	f000 fd66 	bl	8002352 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8001886:	e055      	b.n	8001934 <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART2)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a30      	ldr	r2, [pc, #192]	@ (8001950 <HAL_UART_MspInit+0x1c8>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d150      	bne.n	8001934 <HAL_UART_MspInit+0x1ac>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001892:	2302      	movs	r3, #2
 8001894:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001896:	2300      	movs	r3, #0
 8001898:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800189a:	f107 0318 	add.w	r3, r7, #24
 800189e:	4618      	mov	r0, r3
 80018a0:	f002 f834 	bl	800390c <HAL_RCCEx_PeriphCLKConfig>
 80018a4:	4603      	mov	r3, r0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d001      	beq.n	80018ae <HAL_UART_MspInit+0x126>
      Error_Handler();
 80018aa:	f7ff ff13 	bl	80016d4 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80018ae:	4b24      	ldr	r3, [pc, #144]	@ (8001940 <HAL_UART_MspInit+0x1b8>)
 80018b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018b2:	4a23      	ldr	r2, [pc, #140]	@ (8001940 <HAL_UART_MspInit+0x1b8>)
 80018b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80018b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80018ba:	4b21      	ldr	r3, [pc, #132]	@ (8001940 <HAL_UART_MspInit+0x1b8>)
 80018bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018c2:	60fb      	str	r3, [r7, #12]
 80018c4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c6:	4b1e      	ldr	r3, [pc, #120]	@ (8001940 <HAL_UART_MspInit+0x1b8>)
 80018c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ca:	4a1d      	ldr	r2, [pc, #116]	@ (8001940 <HAL_UART_MspInit+0x1b8>)
 80018cc:	f043 0301 	orr.w	r3, r3, #1
 80018d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018d2:	4b1b      	ldr	r3, [pc, #108]	@ (8001940 <HAL_UART_MspInit+0x1b8>)
 80018d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018d6:	f003 0301 	and.w	r3, r3, #1
 80018da:	60bb      	str	r3, [r7, #8]
 80018dc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 80018de:	2304      	movs	r3, #4
 80018e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e2:	2302      	movs	r3, #2
 80018e4:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e6:	2300      	movs	r3, #0
 80018e8:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ea:	2303      	movs	r3, #3
 80018ec:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018ee:	2307      	movs	r3, #7
 80018f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 80018f2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80018f6:	4619      	mov	r1, r3
 80018f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018fc:	f000 ffd8 	bl	80028b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001900:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001904:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001906:	2302      	movs	r3, #2
 8001908:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	2300      	movs	r3, #0
 800190c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800190e:	2303      	movs	r3, #3
 8001910:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001912:	2303      	movs	r3, #3
 8001914:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001916:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800191a:	4619      	mov	r1, r3
 800191c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001920:	f000 ffc6 	bl	80028b0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001924:	2200      	movs	r2, #0
 8001926:	2100      	movs	r1, #0
 8001928:	2026      	movs	r0, #38	@ 0x26
 800192a:	f000 fcf6 	bl	800231a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800192e:	2026      	movs	r0, #38	@ 0x26
 8001930:	f000 fd0f 	bl	8002352 <HAL_NVIC_EnableIRQ>
}
 8001934:	bf00      	nop
 8001936:	3780      	adds	r7, #128	@ 0x80
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40013800 	.word	0x40013800
 8001940:	40021000 	.word	0x40021000
 8001944:	48000400 	.word	0x48000400
 8001948:	200001d0 	.word	0x200001d0
 800194c:	40020058 	.word	0x40020058
 8001950:	40004400 	.word	0x40004400

08001954 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001954:	b480      	push	{r7}
 8001956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001958:	bf00      	nop
 800195a:	e7fd      	b.n	8001958 <NMI_Handler+0x4>

0800195c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800195c:	b480      	push	{r7}
 800195e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001960:	bf00      	nop
 8001962:	e7fd      	b.n	8001960 <HardFault_Handler+0x4>

08001964 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001968:	bf00      	nop
 800196a:	e7fd      	b.n	8001968 <MemManage_Handler+0x4>

0800196c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001970:	bf00      	nop
 8001972:	e7fd      	b.n	8001970 <BusFault_Handler+0x4>

08001974 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001974:	b480      	push	{r7}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001978:	bf00      	nop
 800197a:	e7fd      	b.n	8001978 <UsageFault_Handler+0x4>

0800197c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001980:	bf00      	nop
 8001982:	46bd      	mov	sp, r7
 8001984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001988:	4770      	bx	lr

0800198a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800198a:	b480      	push	{r7}
 800198c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800198e:	bf00      	nop
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr

08001998 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800199c:	bf00      	nop
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
	...

080019a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019ac:	f000 fb96 	bl	80020dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  TIMEOUT--;
 80019b0:	4b03      	ldr	r3, [pc, #12]	@ (80019c0 <SysTick_Handler+0x18>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	3b01      	subs	r3, #1
 80019b6:	4a02      	ldr	r2, [pc, #8]	@ (80019c0 <SysTick_Handler+0x18>)
 80019b8:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 80019ba:	bf00      	nop
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	20000854 	.word	0x20000854

080019c4 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80019c8:	4802      	ldr	r0, [pc, #8]	@ (80019d4 <DMA1_Channel5_IRQHandler+0x10>)
 80019ca:	f000 fe7b 	bl	80026c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80019ce:	bf00      	nop
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	200001d0 	.word	0x200001d0

080019d8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80019dc:	4802      	ldr	r0, [pc, #8]	@ (80019e8 <USART1_IRQHandler+0x10>)
 80019de:	f002 fe85 	bl	80046ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80019e2:	bf00      	nop
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	200000c0 	.word	0x200000c0

080019ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80019f0:	4802      	ldr	r0, [pc, #8]	@ (80019fc <USART2_IRQHandler+0x10>)
 80019f2:	f002 fe7b 	bl	80046ec <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80019f6:	bf00      	nop
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	20000148 	.word	0x20000148

08001a00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a08:	4a14      	ldr	r2, [pc, #80]	@ (8001a5c <_sbrk+0x5c>)
 8001a0a:	4b15      	ldr	r3, [pc, #84]	@ (8001a60 <_sbrk+0x60>)
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a10:	697b      	ldr	r3, [r7, #20]
 8001a12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a14:	4b13      	ldr	r3, [pc, #76]	@ (8001a64 <_sbrk+0x64>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d102      	bne.n	8001a22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a1c:	4b11      	ldr	r3, [pc, #68]	@ (8001a64 <_sbrk+0x64>)
 8001a1e:	4a12      	ldr	r2, [pc, #72]	@ (8001a68 <_sbrk+0x68>)
 8001a20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a22:	4b10      	ldr	r3, [pc, #64]	@ (8001a64 <_sbrk+0x64>)
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4413      	add	r3, r2
 8001a2a:	693a      	ldr	r2, [r7, #16]
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	d207      	bcs.n	8001a40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a30:	f004 f8fa 	bl	8005c28 <__errno>
 8001a34:	4603      	mov	r3, r0
 8001a36:	220c      	movs	r2, #12
 8001a38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a3e:	e009      	b.n	8001a54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a40:	4b08      	ldr	r3, [pc, #32]	@ (8001a64 <_sbrk+0x64>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a46:	4b07      	ldr	r3, [pc, #28]	@ (8001a64 <_sbrk+0x64>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	4a05      	ldr	r2, [pc, #20]	@ (8001a64 <_sbrk+0x64>)
 8001a50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001a52:	68fb      	ldr	r3, [r7, #12]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3718      	adds	r7, #24
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	2000c000 	.word	0x2000c000
 8001a60:	00000400 	.word	0x00000400
 8001a64:	20000240 	.word	0x20000240
 8001a68:	200009a8 	.word	0x200009a8

08001a6c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001a70:	4b06      	ldr	r3, [pc, #24]	@ (8001a8c <SystemInit+0x20>)
 8001a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a76:	4a05      	ldr	r2, [pc, #20]	@ (8001a8c <SystemInit+0x20>)
 8001a78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001a80:	bf00      	nop
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr
 8001a8a:	bf00      	nop
 8001a8c:	e000ed00 	.word	0xe000ed00

08001a90 <Ringbuf_Init>:
/* Timeout is in milliseconds */
int32_t TIMEOUT = 0;

/* Initialize the Ring Buffer */
void Ringbuf_Init (void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
	memset(RxBuf, '\0', RxBuf_SIZE);
 8001a94:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001a98:	2100      	movs	r1, #0
 8001a9a:	4813      	ldr	r0, [pc, #76]	@ (8001ae8 <Ringbuf_Init+0x58>)
 8001a9c:	f004 f8bc 	bl	8005c18 <memset>
	memset(MainBuf, '\0', MainBuf_SIZE);
 8001aa0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001aa4:	2100      	movs	r1, #0
 8001aa6:	4811      	ldr	r0, [pc, #68]	@ (8001aec <Ringbuf_Init+0x5c>)
 8001aa8:	f004 f8b6 	bl	8005c18 <memset>

	Head = Tail = 0;
 8001aac:	4b10      	ldr	r3, [pc, #64]	@ (8001af0 <Ringbuf_Init+0x60>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	801a      	strh	r2, [r3, #0]
 8001ab2:	4b0f      	ldr	r3, [pc, #60]	@ (8001af0 <Ringbuf_Init+0x60>)
 8001ab4:	881a      	ldrh	r2, [r3, #0]
 8001ab6:	4b0f      	ldr	r3, [pc, #60]	@ (8001af4 <Ringbuf_Init+0x64>)
 8001ab8:	801a      	strh	r2, [r3, #0]
	oldPos = 0;
 8001aba:	4b0f      	ldr	r3, [pc, #60]	@ (8001af8 <Ringbuf_Init+0x68>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	801a      	strh	r2, [r3, #0]
	newPos = 0;
 8001ac0:	4b0e      	ldr	r3, [pc, #56]	@ (8001afc <Ringbuf_Init+0x6c>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	801a      	strh	r2, [r3, #0]

  HAL_UARTEx_ReceiveToIdle_DMA(&UART, RxBuf, RxBuf_SIZE);
 8001ac6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001aca:	4907      	ldr	r1, [pc, #28]	@ (8001ae8 <Ringbuf_Init+0x58>)
 8001acc:	480c      	ldr	r0, [pc, #48]	@ (8001b00 <Ringbuf_Init+0x70>)
 8001ace:	f003 ffa4 	bl	8005a1a <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&DMA, DMA_IT_HT);
 8001ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8001b04 <Ringbuf_Init+0x74>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8001b04 <Ringbuf_Init+0x74>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f022 0204 	bic.w	r2, r2, #4
 8001ae0:	601a      	str	r2, [r3, #0]
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	20000244 	.word	0x20000244
 8001aec:	20000444 	.word	0x20000444
 8001af0:	2000084a 	.word	0x2000084a
 8001af4:	20000848 	.word	0x20000848
 8001af8:	20000844 	.word	0x20000844
 8001afc:	20000846 	.word	0x20000846
 8001b00:	200000c0 	.word	0x200000c0
 8001b04:	200001d0 	.word	0x200001d0

08001b08 <Ringbuf_Reset>:

/* Resets the Ring buffer */
void Ringbuf_Reset (void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	af00      	add	r7, sp, #0
	memset(MainBuf,'\0', MainBuf_SIZE);
 8001b0c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b10:	2100      	movs	r1, #0
 8001b12:	480d      	ldr	r0, [pc, #52]	@ (8001b48 <Ringbuf_Reset+0x40>)
 8001b14:	f004 f880 	bl	8005c18 <memset>
	memset(RxBuf, '\0', RxBuf_SIZE);
 8001b18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b1c:	2100      	movs	r1, #0
 8001b1e:	480b      	ldr	r0, [pc, #44]	@ (8001b4c <Ringbuf_Reset+0x44>)
 8001b20:	f004 f87a 	bl	8005c18 <memset>
	Tail = 0;
 8001b24:	4b0a      	ldr	r3, [pc, #40]	@ (8001b50 <Ringbuf_Reset+0x48>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	801a      	strh	r2, [r3, #0]
	Head = 0;
 8001b2a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b54 <Ringbuf_Reset+0x4c>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	801a      	strh	r2, [r3, #0]
	oldPos = 0;
 8001b30:	4b09      	ldr	r3, [pc, #36]	@ (8001b58 <Ringbuf_Reset+0x50>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	801a      	strh	r2, [r3, #0]
	newPos = 0;
 8001b36:	4b09      	ldr	r3, [pc, #36]	@ (8001b5c <Ringbuf_Reset+0x54>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	801a      	strh	r2, [r3, #0]
	isOK = 0;
 8001b3c:	4b08      	ldr	r3, [pc, #32]	@ (8001b60 <Ringbuf_Reset+0x58>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	601a      	str	r2, [r3, #0]
}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	20000444 	.word	0x20000444
 8001b4c:	20000244 	.word	0x20000244
 8001b50:	2000084a 	.word	0x2000084a
 8001b54:	20000848 	.word	0x20000848
 8001b58:	20000844 	.word	0x20000844
 8001b5c:	20000846 	.word	0x20000846
 8001b60:	20000850 	.word	0x20000850

08001b64 <isConfirmed>:
 * The timeout is in milliseconds
 * returns 1 on success
 * returns 0 on failure
 * */
uint8_t isConfirmed (int32_t Timeout)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b083      	sub	sp, #12
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
	TIMEOUT = Timeout;
 8001b6c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ba4 <isConfirmed+0x40>)
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	6013      	str	r3, [r2, #0]
	while ((!isOK)&&(TIMEOUT));
 8001b72:	bf00      	nop
 8001b74:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba8 <isConfirmed+0x44>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d103      	bne.n	8001b84 <isConfirmed+0x20>
 8001b7c:	4b09      	ldr	r3, [pc, #36]	@ (8001ba4 <isConfirmed+0x40>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d1f7      	bne.n	8001b74 <isConfirmed+0x10>
	isOK = 0;
 8001b84:	4b08      	ldr	r3, [pc, #32]	@ (8001ba8 <isConfirmed+0x44>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	601a      	str	r2, [r3, #0]
	if (TIMEOUT <= 0) return 0;
 8001b8a:	4b06      	ldr	r3, [pc, #24]	@ (8001ba4 <isConfirmed+0x40>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	dc01      	bgt.n	8001b96 <isConfirmed+0x32>
 8001b92:	2300      	movs	r3, #0
 8001b94:	e000      	b.n	8001b98 <isConfirmed+0x34>
	return 1;
 8001b96:	2301      	movs	r3, #1
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	370c      	adds	r7, #12
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr
 8001ba4:	20000854 	.word	0x20000854
 8001ba8:	20000850 	.word	0x20000850

08001bac <waitFor>:
/* Waits for a particular string to arrive in the incoming buffer... It also increments the tail
 * returns 1, if the string is detected
 * return 0, in case of the timeout
 */
int waitFor (char *string, uint32_t Timeout)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	6039      	str	r1, [r7, #0]
	int so_far =0;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f7fe fb08 	bl	80001d0 <strlen>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	60bb      	str	r3, [r7, #8]

	TIMEOUT = Timeout;
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	4a42      	ldr	r2, [pc, #264]	@ (8001cd0 <waitFor+0x124>)
 8001bc8:	6013      	str	r3, [r2, #0]

	while ((Tail==Head)&&TIMEOUT);  // let's wait for the data to show up
 8001bca:	bf00      	nop
 8001bcc:	4b41      	ldr	r3, [pc, #260]	@ (8001cd4 <waitFor+0x128>)
 8001bce:	881a      	ldrh	r2, [r3, #0]
 8001bd0:	4b41      	ldr	r3, [pc, #260]	@ (8001cd8 <waitFor+0x12c>)
 8001bd2:	881b      	ldrh	r3, [r3, #0]
 8001bd4:	429a      	cmp	r2, r3
 8001bd6:	d103      	bne.n	8001be0 <waitFor+0x34>
 8001bd8:	4b3d      	ldr	r3, [pc, #244]	@ (8001cd0 <waitFor+0x124>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d1f5      	bne.n	8001bcc <waitFor+0x20>
	isDataAvailable = 0;
 8001be0:	4b3e      	ldr	r3, [pc, #248]	@ (8001cdc <waitFor+0x130>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
 8001be6:	e002      	b.n	8001bee <waitFor+0x42>
	while (MainBuf[Tail] != string[so_far])  // peek in the rx_buffer to see if we get the string
	{
		if (TIMEOUT <= 0) return 0;


		if (Tail == Head) goto again;
 8001be8:	bf00      	nop
 8001bea:	e000      	b.n	8001bee <waitFor+0x42>
	while (MainBuf[Tail] == string[so_far]) // if we got the first letter of the string
	{
		if (TIMEOUT <= 0) return 0;
		so_far++;

		if (Tail == Head) goto again;
 8001bec:	bf00      	nop
	if (TIMEOUT <= 0) return 0;
 8001bee:	4b38      	ldr	r3, [pc, #224]	@ (8001cd0 <waitFor+0x124>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	dc1b      	bgt.n	8001c2e <waitFor+0x82>
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	e065      	b.n	8001cc6 <waitFor+0x11a>
		if (TIMEOUT <= 0) return 0;
 8001bfa:	4b35      	ldr	r3, [pc, #212]	@ (8001cd0 <waitFor+0x124>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	dc01      	bgt.n	8001c06 <waitFor+0x5a>
 8001c02:	2300      	movs	r3, #0
 8001c04:	e05f      	b.n	8001cc6 <waitFor+0x11a>
		if (Tail == Head) goto again;
 8001c06:	4b33      	ldr	r3, [pc, #204]	@ (8001cd4 <waitFor+0x128>)
 8001c08:	881a      	ldrh	r2, [r3, #0]
 8001c0a:	4b33      	ldr	r3, [pc, #204]	@ (8001cd8 <waitFor+0x12c>)
 8001c0c:	881b      	ldrh	r3, [r3, #0]
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d0ea      	beq.n	8001be8 <waitFor+0x3c>
		Tail++;
 8001c12:	4b30      	ldr	r3, [pc, #192]	@ (8001cd4 <waitFor+0x128>)
 8001c14:	881b      	ldrh	r3, [r3, #0]
 8001c16:	3301      	adds	r3, #1
 8001c18:	b29a      	uxth	r2, r3
 8001c1a:	4b2e      	ldr	r3, [pc, #184]	@ (8001cd4 <waitFor+0x128>)
 8001c1c:	801a      	strh	r2, [r3, #0]
		if (Tail==MainBuf_SIZE) Tail = 0;
 8001c1e:	4b2d      	ldr	r3, [pc, #180]	@ (8001cd4 <waitFor+0x128>)
 8001c20:	881b      	ldrh	r3, [r3, #0]
 8001c22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c26:	d102      	bne.n	8001c2e <waitFor+0x82>
 8001c28:	4b2a      	ldr	r3, [pc, #168]	@ (8001cd4 <waitFor+0x128>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	801a      	strh	r2, [r3, #0]
	while (MainBuf[Tail] != string[so_far])  // peek in the rx_buffer to see if we get the string
 8001c2e:	4b29      	ldr	r3, [pc, #164]	@ (8001cd4 <waitFor+0x128>)
 8001c30:	881b      	ldrh	r3, [r3, #0]
 8001c32:	461a      	mov	r2, r3
 8001c34:	4b2a      	ldr	r3, [pc, #168]	@ (8001ce0 <waitFor+0x134>)
 8001c36:	5c9a      	ldrb	r2, [r3, r2]
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	6879      	ldr	r1, [r7, #4]
 8001c3c:	440b      	add	r3, r1
 8001c3e:	781b      	ldrb	r3, [r3, #0]
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d1da      	bne.n	8001bfa <waitFor+0x4e>
	while (MainBuf[Tail] == string[so_far]) // if we got the first letter of the string
 8001c44:	e022      	b.n	8001c8c <waitFor+0xe0>
		if (TIMEOUT <= 0) return 0;
 8001c46:	4b22      	ldr	r3, [pc, #136]	@ (8001cd0 <waitFor+0x124>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	dc01      	bgt.n	8001c52 <waitFor+0xa6>
 8001c4e:	2300      	movs	r3, #0
 8001c50:	e039      	b.n	8001cc6 <waitFor+0x11a>
		so_far++;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	3301      	adds	r3, #1
 8001c56:	60fb      	str	r3, [r7, #12]
		if (Tail == Head) goto again;
 8001c58:	4b1e      	ldr	r3, [pc, #120]	@ (8001cd4 <waitFor+0x128>)
 8001c5a:	881a      	ldrh	r2, [r3, #0]
 8001c5c:	4b1e      	ldr	r3, [pc, #120]	@ (8001cd8 <waitFor+0x12c>)
 8001c5e:	881b      	ldrh	r3, [r3, #0]
 8001c60:	429a      	cmp	r2, r3
 8001c62:	d0c3      	beq.n	8001bec <waitFor+0x40>
		Tail++;
 8001c64:	4b1b      	ldr	r3, [pc, #108]	@ (8001cd4 <waitFor+0x128>)
 8001c66:	881b      	ldrh	r3, [r3, #0]
 8001c68:	3301      	adds	r3, #1
 8001c6a:	b29a      	uxth	r2, r3
 8001c6c:	4b19      	ldr	r3, [pc, #100]	@ (8001cd4 <waitFor+0x128>)
 8001c6e:	801a      	strh	r2, [r3, #0]
		if (Tail==MainBuf_SIZE) Tail = 0;
 8001c70:	4b18      	ldr	r3, [pc, #96]	@ (8001cd4 <waitFor+0x128>)
 8001c72:	881b      	ldrh	r3, [r3, #0]
 8001c74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c78:	d102      	bne.n	8001c80 <waitFor+0xd4>
 8001c7a:	4b16      	ldr	r3, [pc, #88]	@ (8001cd4 <waitFor+0x128>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	801a      	strh	r2, [r3, #0]
		if (so_far == len) return 1;
 8001c80:	68fa      	ldr	r2, [r7, #12]
 8001c82:	68bb      	ldr	r3, [r7, #8]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d101      	bne.n	8001c8c <waitFor+0xe0>
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e01c      	b.n	8001cc6 <waitFor+0x11a>
	while (MainBuf[Tail] == string[so_far]) // if we got the first letter of the string
 8001c8c:	4b11      	ldr	r3, [pc, #68]	@ (8001cd4 <waitFor+0x128>)
 8001c8e:	881b      	ldrh	r3, [r3, #0]
 8001c90:	461a      	mov	r2, r3
 8001c92:	4b13      	ldr	r3, [pc, #76]	@ (8001ce0 <waitFor+0x134>)
 8001c94:	5c9a      	ldrb	r2, [r3, r2]
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	6879      	ldr	r1, [r7, #4]
 8001c9a:	440b      	add	r3, r1
 8001c9c:	781b      	ldrb	r3, [r3, #0]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d0d1      	beq.n	8001c46 <waitFor+0x9a>
//	{
//		so_far = 0;
//		goto again;
//	}

	HAL_Delay (100);
 8001ca2:	2064      	movs	r0, #100	@ 0x64
 8001ca4:	f000 fa3a 	bl	800211c <HAL_Delay>

	if ((so_far!=len)&&isDataAvailable)
 8001ca8:	68fa      	ldr	r2, [r7, #12]
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	d007      	beq.n	8001cc0 <waitFor+0x114>
 8001cb0:	4b0a      	ldr	r3, [pc, #40]	@ (8001cdc <waitFor+0x130>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d003      	beq.n	8001cc0 <waitFor+0x114>
	{
		isDataAvailable = 0;
 8001cb8:	4b08      	ldr	r3, [pc, #32]	@ (8001cdc <waitFor+0x130>)
 8001cba:	2200      	movs	r2, #0
 8001cbc:	601a      	str	r2, [r3, #0]
//		so_far = 0;
		goto again;
 8001cbe:	e796      	b.n	8001bee <waitFor+0x42>
	}
	else
	{
		so_far = 0;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	60fb      	str	r3, [r7, #12]
		goto again;
 8001cc4:	e793      	b.n	8001bee <waitFor+0x42>
	}


	return 0;
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3710      	adds	r7, #16
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	20000854 	.word	0x20000854
 8001cd4:	2000084a 	.word	0x2000084a
 8001cd8:	20000848 	.word	0x20000848
 8001cdc:	2000084c 	.word	0x2000084c
 8001ce0:	20000444 	.word	0x20000444

08001ce4 <copyUpto>:
 * it will copy irrespective of, if the end string is there or not
 * if the end string gets copied, it returns 1 or else 0
 *
 */
int copyUpto (char *string, char *buffertocopyinto, uint32_t Timeout)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b088      	sub	sp, #32
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	60f8      	str	r0, [r7, #12]
 8001cec:	60b9      	str	r1, [r7, #8]
 8001cee:	607a      	str	r2, [r7, #4]
	int so_far =0;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	61fb      	str	r3, [r7, #28]
	int len = strlen (string);
 8001cf4:	68f8      	ldr	r0, [r7, #12]
 8001cf6:	f7fe fa6b 	bl	80001d0 <strlen>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	617b      	str	r3, [r7, #20]
	int indx = 0;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	61bb      	str	r3, [r7, #24]

	TIMEOUT = Timeout;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a42      	ldr	r2, [pc, #264]	@ (8001e10 <copyUpto+0x12c>)
 8001d06:	6013      	str	r3, [r2, #0]
	while ((Tail==Head)&&TIMEOUT);
 8001d08:	bf00      	nop
 8001d0a:	4b42      	ldr	r3, [pc, #264]	@ (8001e14 <copyUpto+0x130>)
 8001d0c:	881a      	ldrh	r2, [r3, #0]
 8001d0e:	4b42      	ldr	r3, [pc, #264]	@ (8001e18 <copyUpto+0x134>)
 8001d10:	881b      	ldrh	r3, [r3, #0]
 8001d12:	429a      	cmp	r2, r3
 8001d14:	d103      	bne.n	8001d1e <copyUpto+0x3a>
 8001d16:	4b3e      	ldr	r3, [pc, #248]	@ (8001e10 <copyUpto+0x12c>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d1f5      	bne.n	8001d0a <copyUpto+0x26>
	isDataAvailable = 0;
 8001d1e:	4b3f      	ldr	r3, [pc, #252]	@ (8001e1c <copyUpto+0x138>)
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]
 8001d24:	e000      	b.n	8001d28 <copyUpto+0x44>
	/* Keep copying data until the string is found in the incoming data */
	while (MainBuf[Tail] != string [so_far])
	{
		buffertocopyinto[indx] = MainBuf[Tail];

		if (Tail == Head) goto again;
 8001d26:	bf00      	nop
	if (TIMEOUT<=0) return 0;
 8001d28:	4b39      	ldr	r3, [pc, #228]	@ (8001e10 <copyUpto+0x12c>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	dc21      	bgt.n	8001d74 <copyUpto+0x90>
 8001d30:	2300      	movs	r3, #0
 8001d32:	e069      	b.n	8001e08 <copyUpto+0x124>
		buffertocopyinto[indx] = MainBuf[Tail];
 8001d34:	4b37      	ldr	r3, [pc, #220]	@ (8001e14 <copyUpto+0x130>)
 8001d36:	881b      	ldrh	r3, [r3, #0]
 8001d38:	4619      	mov	r1, r3
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	68ba      	ldr	r2, [r7, #8]
 8001d3e:	4413      	add	r3, r2
 8001d40:	4a37      	ldr	r2, [pc, #220]	@ (8001e20 <copyUpto+0x13c>)
 8001d42:	5c52      	ldrb	r2, [r2, r1]
 8001d44:	701a      	strb	r2, [r3, #0]
		if (Tail == Head) goto again;
 8001d46:	4b33      	ldr	r3, [pc, #204]	@ (8001e14 <copyUpto+0x130>)
 8001d48:	881a      	ldrh	r2, [r3, #0]
 8001d4a:	4b33      	ldr	r3, [pc, #204]	@ (8001e18 <copyUpto+0x134>)
 8001d4c:	881b      	ldrh	r3, [r3, #0]
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d0e9      	beq.n	8001d26 <copyUpto+0x42>
		Tail++;
 8001d52:	4b30      	ldr	r3, [pc, #192]	@ (8001e14 <copyUpto+0x130>)
 8001d54:	881b      	ldrh	r3, [r3, #0]
 8001d56:	3301      	adds	r3, #1
 8001d58:	b29a      	uxth	r2, r3
 8001d5a:	4b2e      	ldr	r3, [pc, #184]	@ (8001e14 <copyUpto+0x130>)
 8001d5c:	801a      	strh	r2, [r3, #0]
		indx++;
 8001d5e:	69bb      	ldr	r3, [r7, #24]
 8001d60:	3301      	adds	r3, #1
 8001d62:	61bb      	str	r3, [r7, #24]
		if (Tail==MainBuf_SIZE) Tail = 0;
 8001d64:	4b2b      	ldr	r3, [pc, #172]	@ (8001e14 <copyUpto+0x130>)
 8001d66:	881b      	ldrh	r3, [r3, #0]
 8001d68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d6c:	d102      	bne.n	8001d74 <copyUpto+0x90>
 8001d6e:	4b29      	ldr	r3, [pc, #164]	@ (8001e14 <copyUpto+0x130>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	801a      	strh	r2, [r3, #0]
	while (MainBuf[Tail] != string [so_far])
 8001d74:	4b27      	ldr	r3, [pc, #156]	@ (8001e14 <copyUpto+0x130>)
 8001d76:	881b      	ldrh	r3, [r3, #0]
 8001d78:	461a      	mov	r2, r3
 8001d7a:	4b29      	ldr	r3, [pc, #164]	@ (8001e20 <copyUpto+0x13c>)
 8001d7c:	5c9a      	ldrb	r2, [r3, r2]
 8001d7e:	69fb      	ldr	r3, [r7, #28]
 8001d80:	68f9      	ldr	r1, [r7, #12]
 8001d82:	440b      	add	r3, r1
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	429a      	cmp	r2, r3
 8001d88:	d1d4      	bne.n	8001d34 <copyUpto+0x50>
	}

/* If the string is found, copy it and return 1
 * or else goto again: and keep copying
 */
	while (MainBuf[Tail] == string [so_far])
 8001d8a:	e020      	b.n	8001dce <copyUpto+0xea>
	{
		so_far++;
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	3301      	adds	r3, #1
 8001d90:	61fb      	str	r3, [r7, #28]
		buffertocopyinto[indx++] = MainBuf[Tail++];
 8001d92:	4b20      	ldr	r3, [pc, #128]	@ (8001e14 <copyUpto+0x130>)
 8001d94:	881b      	ldrh	r3, [r3, #0]
 8001d96:	1c5a      	adds	r2, r3, #1
 8001d98:	b291      	uxth	r1, r2
 8001d9a:	4a1e      	ldr	r2, [pc, #120]	@ (8001e14 <copyUpto+0x130>)
 8001d9c:	8011      	strh	r1, [r2, #0]
 8001d9e:	4619      	mov	r1, r3
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	1c5a      	adds	r2, r3, #1
 8001da4:	61ba      	str	r2, [r7, #24]
 8001da6:	461a      	mov	r2, r3
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	4413      	add	r3, r2
 8001dac:	4a1c      	ldr	r2, [pc, #112]	@ (8001e20 <copyUpto+0x13c>)
 8001dae:	5c52      	ldrb	r2, [r2, r1]
 8001db0:	701a      	strb	r2, [r3, #0]
		if (Tail==MainBuf_SIZE) Tail = 0;
 8001db2:	4b18      	ldr	r3, [pc, #96]	@ (8001e14 <copyUpto+0x130>)
 8001db4:	881b      	ldrh	r3, [r3, #0]
 8001db6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001dba:	d102      	bne.n	8001dc2 <copyUpto+0xde>
 8001dbc:	4b15      	ldr	r3, [pc, #84]	@ (8001e14 <copyUpto+0x130>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	801a      	strh	r2, [r3, #0]
		if (so_far == len) return 1;
 8001dc2:	69fa      	ldr	r2, [r7, #28]
 8001dc4:	697b      	ldr	r3, [r7, #20]
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d101      	bne.n	8001dce <copyUpto+0xea>
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e01c      	b.n	8001e08 <copyUpto+0x124>
	while (MainBuf[Tail] == string [so_far])
 8001dce:	4b11      	ldr	r3, [pc, #68]	@ (8001e14 <copyUpto+0x130>)
 8001dd0:	881b      	ldrh	r3, [r3, #0]
 8001dd2:	461a      	mov	r2, r3
 8001dd4:	4b12      	ldr	r3, [pc, #72]	@ (8001e20 <copyUpto+0x13c>)
 8001dd6:	5c9a      	ldrb	r2, [r3, r2]
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	68f9      	ldr	r1, [r7, #12]
 8001ddc:	440b      	add	r3, r1
 8001dde:	781b      	ldrb	r3, [r3, #0]
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d0d3      	beq.n	8001d8c <copyUpto+0xa8>
	}

	HAL_Delay (100);
 8001de4:	2064      	movs	r0, #100	@ 0x64
 8001de6:	f000 f999 	bl	800211c <HAL_Delay>

	if ((so_far!=len)&&isDataAvailable)
 8001dea:	69fa      	ldr	r2, [r7, #28]
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	429a      	cmp	r2, r3
 8001df0:	d007      	beq.n	8001e02 <copyUpto+0x11e>
 8001df2:	4b0a      	ldr	r3, [pc, #40]	@ (8001e1c <copyUpto+0x138>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d003      	beq.n	8001e02 <copyUpto+0x11e>
	{
		isDataAvailable = 0;
 8001dfa:	4b08      	ldr	r3, [pc, #32]	@ (8001e1c <copyUpto+0x138>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	601a      	str	r2, [r3, #0]
//		so_far = 0;
		goto again;
 8001e00:	e792      	b.n	8001d28 <copyUpto+0x44>
	}
	else
	{
		so_far = 0;
 8001e02:	2300      	movs	r3, #0
 8001e04:	61fb      	str	r3, [r7, #28]
		goto again;
 8001e06:	e78f      	b.n	8001d28 <copyUpto+0x44>
	}
    return 0;
}
 8001e08:	4618      	mov	r0, r3
 8001e0a:	3720      	adds	r7, #32
 8001e0c:	46bd      	mov	sp, r7
 8001e0e:	bd80      	pop	{r7, pc}
 8001e10:	20000854 	.word	0x20000854
 8001e14:	2000084a 	.word	0x2000084a
 8001e18:	20000848 	.word	0x20000848
 8001e1c:	2000084c 	.word	0x2000084c
 8001e20:	20000444 	.word	0x20000444

08001e24 <getAfter>:
/* Copies the entered number of characters, after the entered string (from the incoming buffer), into the buffer
 * returns 1, if the string is copied
 * returns 0, in case of the timeout
 */
int getAfter (char *string, uint8_t numberofchars, char *buffertocopyinto, uint32_t Timeout)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b086      	sub	sp, #24
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	60f8      	str	r0, [r7, #12]
 8001e2c:	607a      	str	r2, [r7, #4]
 8001e2e:	603b      	str	r3, [r7, #0]
 8001e30:	460b      	mov	r3, r1
 8001e32:	72fb      	strb	r3, [r7, #11]
	if ((waitFor(string, Timeout)) != 1) return 0;
 8001e34:	6839      	ldr	r1, [r7, #0]
 8001e36:	68f8      	ldr	r0, [r7, #12]
 8001e38:	f7ff feb8 	bl	8001bac <waitFor>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d001      	beq.n	8001e46 <getAfter+0x22>
 8001e42:	2300      	movs	r3, #0
 8001e44:	e022      	b.n	8001e8c <getAfter+0x68>
//	TIMEOUT = Timeout/3;
//	while (TIMEOUT > 0);
	HAL_Delay (100);
 8001e46:	2064      	movs	r0, #100	@ 0x64
 8001e48:	f000 f968 	bl	800211c <HAL_Delay>
	for (int indx=0; indx<numberofchars; indx++)
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	617b      	str	r3, [r7, #20]
 8001e50:	e017      	b.n	8001e82 <getAfter+0x5e>
	{
		if (Tail==MainBuf_SIZE) Tail = 0;
 8001e52:	4b10      	ldr	r3, [pc, #64]	@ (8001e94 <getAfter+0x70>)
 8001e54:	881b      	ldrh	r3, [r3, #0]
 8001e56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e5a:	d102      	bne.n	8001e62 <getAfter+0x3e>
 8001e5c:	4b0d      	ldr	r3, [pc, #52]	@ (8001e94 <getAfter+0x70>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	801a      	strh	r2, [r3, #0]
		buffertocopyinto[indx] = MainBuf[Tail++];  // save the data into the buffer... increments the tail
 8001e62:	4b0c      	ldr	r3, [pc, #48]	@ (8001e94 <getAfter+0x70>)
 8001e64:	881b      	ldrh	r3, [r3, #0]
 8001e66:	1c5a      	adds	r2, r3, #1
 8001e68:	b291      	uxth	r1, r2
 8001e6a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e94 <getAfter+0x70>)
 8001e6c:	8011      	strh	r1, [r2, #0]
 8001e6e:	4619      	mov	r1, r3
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	4413      	add	r3, r2
 8001e76:	4a08      	ldr	r2, [pc, #32]	@ (8001e98 <getAfter+0x74>)
 8001e78:	5c52      	ldrb	r2, [r2, r1]
 8001e7a:	701a      	strb	r2, [r3, #0]
	for (int indx=0; indx<numberofchars; indx++)
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	3301      	adds	r3, #1
 8001e80:	617b      	str	r3, [r7, #20]
 8001e82:	7afb      	ldrb	r3, [r7, #11]
 8001e84:	697a      	ldr	r2, [r7, #20]
 8001e86:	429a      	cmp	r2, r3
 8001e88:	dbe3      	blt.n	8001e52 <getAfter+0x2e>
	}
	return 1;
 8001e8a:	2301      	movs	r3, #1
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3718      	adds	r7, #24
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	2000084a 	.word	0x2000084a
 8001e98:	20000444 	.word	0x20000444

08001e9c <HAL_UARTEx_RxEventCallback>:




void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b084      	sub	sp, #16
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
 8001ea4:	460b      	mov	r3, r1
 8001ea6:	807b      	strh	r3, [r7, #2]
		isDataAvailable = 1;
 8001ea8:	4b44      	ldr	r3, [pc, #272]	@ (8001fbc <HAL_UARTEx_RxEventCallback+0x120>)
 8001eaa:	2201      	movs	r2, #1
 8001eac:	601a      	str	r2, [r3, #0]

		oldPos = newPos;  // Update the last position before copying new data
 8001eae:	4b44      	ldr	r3, [pc, #272]	@ (8001fc0 <HAL_UARTEx_RxEventCallback+0x124>)
 8001eb0:	881a      	ldrh	r2, [r3, #0]
 8001eb2:	4b44      	ldr	r3, [pc, #272]	@ (8001fc4 <HAL_UARTEx_RxEventCallback+0x128>)
 8001eb4:	801a      	strh	r2, [r3, #0]

		/* If the data in large and it is about to exceed the buffer size, we have to route it to the start of the buffer
		 * This is to maintain the circular buffer
		 * The old data in the main buffer will be overlapped
		 */
		if (oldPos+Size > MainBuf_SIZE)  // If the current position + new data size is greater than the main buffer
 8001eb6:	4b43      	ldr	r3, [pc, #268]	@ (8001fc4 <HAL_UARTEx_RxEventCallback+0x128>)
 8001eb8:	881b      	ldrh	r3, [r3, #0]
 8001eba:	461a      	mov	r2, r3
 8001ebc:	887b      	ldrh	r3, [r7, #2]
 8001ebe:	4413      	add	r3, r2
 8001ec0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001ec4:	dd22      	ble.n	8001f0c <HAL_UARTEx_RxEventCallback+0x70>
		{
			uint16_t datatocopy = MainBuf_SIZE-oldPos;  // find out how much space is left in the main buffer
 8001ec6:	4b3f      	ldr	r3, [pc, #252]	@ (8001fc4 <HAL_UARTEx_RxEventCallback+0x128>)
 8001ec8:	881b      	ldrh	r3, [r3, #0]
 8001eca:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8001ece:	817b      	strh	r3, [r7, #10]
			memcpy ((uint8_t *)MainBuf+oldPos, (uint8_t *)RxBuf, datatocopy);  // copy data in that remaining space
 8001ed0:	4b3c      	ldr	r3, [pc, #240]	@ (8001fc4 <HAL_UARTEx_RxEventCallback+0x128>)
 8001ed2:	881b      	ldrh	r3, [r3, #0]
 8001ed4:	461a      	mov	r2, r3
 8001ed6:	4b3c      	ldr	r3, [pc, #240]	@ (8001fc8 <HAL_UARTEx_RxEventCallback+0x12c>)
 8001ed8:	4413      	add	r3, r2
 8001eda:	897a      	ldrh	r2, [r7, #10]
 8001edc:	493b      	ldr	r1, [pc, #236]	@ (8001fcc <HAL_UARTEx_RxEventCallback+0x130>)
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f003 fece 	bl	8005c80 <memcpy>

			oldPos = 0;  // point to the start of the buffer
 8001ee4:	4b37      	ldr	r3, [pc, #220]	@ (8001fc4 <HAL_UARTEx_RxEventCallback+0x128>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	801a      	strh	r2, [r3, #0]
			memcpy ((uint8_t *)MainBuf, (uint8_t *)RxBuf+datatocopy, (Size-datatocopy));  // copy the remaining data
 8001eea:	897b      	ldrh	r3, [r7, #10]
 8001eec:	4a37      	ldr	r2, [pc, #220]	@ (8001fcc <HAL_UARTEx_RxEventCallback+0x130>)
 8001eee:	1899      	adds	r1, r3, r2
 8001ef0:	887a      	ldrh	r2, [r7, #2]
 8001ef2:	897b      	ldrh	r3, [r7, #10]
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	4833      	ldr	r0, [pc, #204]	@ (8001fc8 <HAL_UARTEx_RxEventCallback+0x12c>)
 8001efa:	f003 fec1 	bl	8005c80 <memcpy>
			newPos = (Size-datatocopy);  // update the position
 8001efe:	887a      	ldrh	r2, [r7, #2]
 8001f00:	897b      	ldrh	r3, [r7, #10]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	b29a      	uxth	r2, r3
 8001f06:	4b2e      	ldr	r3, [pc, #184]	@ (8001fc0 <HAL_UARTEx_RxEventCallback+0x124>)
 8001f08:	801a      	strh	r2, [r3, #0]
 8001f0a:	e010      	b.n	8001f2e <HAL_UARTEx_RxEventCallback+0x92>
		/* if the current position + new data size is less than the main buffer
		 * we will simply copy the data into the buffer and update the position
		 */
		else
		{
			memcpy ((uint8_t *)MainBuf+oldPos, (uint8_t *)RxBuf, Size);
 8001f0c:	4b2d      	ldr	r3, [pc, #180]	@ (8001fc4 <HAL_UARTEx_RxEventCallback+0x128>)
 8001f0e:	881b      	ldrh	r3, [r3, #0]
 8001f10:	461a      	mov	r2, r3
 8001f12:	4b2d      	ldr	r3, [pc, #180]	@ (8001fc8 <HAL_UARTEx_RxEventCallback+0x12c>)
 8001f14:	4413      	add	r3, r2
 8001f16:	887a      	ldrh	r2, [r7, #2]
 8001f18:	492c      	ldr	r1, [pc, #176]	@ (8001fcc <HAL_UARTEx_RxEventCallback+0x130>)
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	f003 feb0 	bl	8005c80 <memcpy>
			newPos = Size+oldPos;
 8001f20:	4b28      	ldr	r3, [pc, #160]	@ (8001fc4 <HAL_UARTEx_RxEventCallback+0x128>)
 8001f22:	881a      	ldrh	r2, [r3, #0]
 8001f24:	887b      	ldrh	r3, [r7, #2]
 8001f26:	4413      	add	r3, r2
 8001f28:	b29a      	uxth	r2, r3
 8001f2a:	4b25      	ldr	r3, [pc, #148]	@ (8001fc0 <HAL_UARTEx_RxEventCallback+0x124>)
 8001f2c:	801a      	strh	r2, [r3, #0]

		/* Update the position of the Head
		 * If the current position + new size is less then the buffer size, Head will update normally
		 * Or else the head will be at the new position from the beginning
		 */
		if (Head+Size < MainBuf_SIZE) Head = Head+Size;
 8001f2e:	4b28      	ldr	r3, [pc, #160]	@ (8001fd0 <HAL_UARTEx_RxEventCallback+0x134>)
 8001f30:	881b      	ldrh	r3, [r3, #0]
 8001f32:	461a      	mov	r2, r3
 8001f34:	887b      	ldrh	r3, [r7, #2]
 8001f36:	4413      	add	r3, r2
 8001f38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f3c:	da07      	bge.n	8001f4e <HAL_UARTEx_RxEventCallback+0xb2>
 8001f3e:	4b24      	ldr	r3, [pc, #144]	@ (8001fd0 <HAL_UARTEx_RxEventCallback+0x134>)
 8001f40:	881a      	ldrh	r2, [r3, #0]
 8001f42:	887b      	ldrh	r3, [r7, #2]
 8001f44:	4413      	add	r3, r2
 8001f46:	b29a      	uxth	r2, r3
 8001f48:	4b21      	ldr	r3, [pc, #132]	@ (8001fd0 <HAL_UARTEx_RxEventCallback+0x134>)
 8001f4a:	801a      	strh	r2, [r3, #0]
 8001f4c:	e009      	b.n	8001f62 <HAL_UARTEx_RxEventCallback+0xc6>
		else Head = Head+Size - MainBuf_SIZE;
 8001f4e:	4b20      	ldr	r3, [pc, #128]	@ (8001fd0 <HAL_UARTEx_RxEventCallback+0x134>)
 8001f50:	881a      	ldrh	r2, [r3, #0]
 8001f52:	887b      	ldrh	r3, [r7, #2]
 8001f54:	4413      	add	r3, r2
 8001f56:	b29b      	uxth	r3, r3
 8001f58:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8001f5c:	b29a      	uxth	r2, r3
 8001f5e:	4b1c      	ldr	r3, [pc, #112]	@ (8001fd0 <HAL_UARTEx_RxEventCallback+0x134>)
 8001f60:	801a      	strh	r2, [r3, #0]

		/* start the DMA again */
		HAL_UARTEx_ReceiveToIdle_DMA(&UART, (uint8_t *) RxBuf, RxBuf_SIZE);
 8001f62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f66:	4919      	ldr	r1, [pc, #100]	@ (8001fcc <HAL_UARTEx_RxEventCallback+0x130>)
 8001f68:	481a      	ldr	r0, [pc, #104]	@ (8001fd4 <HAL_UARTEx_RxEventCallback+0x138>)
 8001f6a:	f003 fd56 	bl	8005a1a <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&DMA, DMA_IT_HT);
 8001f6e:	4b1a      	ldr	r3, [pc, #104]	@ (8001fd8 <HAL_UARTEx_RxEventCallback+0x13c>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	681a      	ldr	r2, [r3, #0]
 8001f74:	4b18      	ldr	r3, [pc, #96]	@ (8001fd8 <HAL_UARTEx_RxEventCallback+0x13c>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f022 0204 	bic.w	r2, r2, #4
 8001f7c:	601a      	str	r2, [r3, #0]
	/****************** PROCESS (Little) THE DATA HERE *********************
	 * This is the PART OF  "isConfirmed" Function
	 */

	/* Let's say we want to check for the keyword "OK" within our incoming DATA */
	for (int i=0; i<Size; i++)
 8001f7e:	2300      	movs	r3, #0
 8001f80:	60fb      	str	r3, [r7, #12]
 8001f82:	e011      	b.n	8001fa8 <HAL_UARTEx_RxEventCallback+0x10c>
	{
		if ((RxBuf[i] == 'O') && (RxBuf[i+1] == 'K'))
 8001f84:	4a11      	ldr	r2, [pc, #68]	@ (8001fcc <HAL_UARTEx_RxEventCallback+0x130>)
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	4413      	add	r3, r2
 8001f8a:	781b      	ldrb	r3, [r3, #0]
 8001f8c:	2b4f      	cmp	r3, #79	@ 0x4f
 8001f8e:	d108      	bne.n	8001fa2 <HAL_UARTEx_RxEventCallback+0x106>
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	3301      	adds	r3, #1
 8001f94:	4a0d      	ldr	r2, [pc, #52]	@ (8001fcc <HAL_UARTEx_RxEventCallback+0x130>)
 8001f96:	5cd3      	ldrb	r3, [r2, r3]
 8001f98:	2b4b      	cmp	r3, #75	@ 0x4b
 8001f9a:	d102      	bne.n	8001fa2 <HAL_UARTEx_RxEventCallback+0x106>
		{
			isOK = 1;
 8001f9c:	4b0f      	ldr	r3, [pc, #60]	@ (8001fdc <HAL_UARTEx_RxEventCallback+0x140>)
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	601a      	str	r2, [r3, #0]
	for (int i=0; i<Size; i++)
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	60fb      	str	r3, [r7, #12]
 8001fa8:	887b      	ldrh	r3, [r7, #2]
 8001faa:	68fa      	ldr	r2, [r7, #12]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	dbe9      	blt.n	8001f84 <HAL_UARTEx_RxEventCallback+0xe8>
		}
	}
}
 8001fb0:	bf00      	nop
 8001fb2:	bf00      	nop
 8001fb4:	3710      	adds	r7, #16
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	2000084c 	.word	0x2000084c
 8001fc0:	20000846 	.word	0x20000846
 8001fc4:	20000844 	.word	0x20000844
 8001fc8:	20000444 	.word	0x20000444
 8001fcc:	20000244 	.word	0x20000244
 8001fd0:	20000848 	.word	0x20000848
 8001fd4:	200000c0 	.word	0x200000c0
 8001fd8:	200001d0 	.word	0x200001d0
 8001fdc:	20000850 	.word	0x20000850

08001fe0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001fe0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002018 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fe4:	f7ff fd42 	bl	8001a6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fe8:	480c      	ldr	r0, [pc, #48]	@ (800201c <LoopForever+0x6>)
  ldr r1, =_edata
 8001fea:	490d      	ldr	r1, [pc, #52]	@ (8002020 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001fec:	4a0d      	ldr	r2, [pc, #52]	@ (8002024 <LoopForever+0xe>)
  movs r3, #0
 8001fee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ff0:	e002      	b.n	8001ff8 <LoopCopyDataInit>

08001ff2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ff2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ff4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ff6:	3304      	adds	r3, #4

08001ff8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ff8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ffa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ffc:	d3f9      	bcc.n	8001ff2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ffe:	4a0a      	ldr	r2, [pc, #40]	@ (8002028 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002000:	4c0a      	ldr	r4, [pc, #40]	@ (800202c <LoopForever+0x16>)
  movs r3, #0
 8002002:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002004:	e001      	b.n	800200a <LoopFillZerobss>

08002006 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002006:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002008:	3204      	adds	r2, #4

0800200a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800200a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800200c:	d3fb      	bcc.n	8002006 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800200e:	f003 fe11 	bl	8005c34 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002012:	f7ff f83d 	bl	8001090 <main>

08002016 <LoopForever>:

LoopForever:
    b LoopForever
 8002016:	e7fe      	b.n	8002016 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002018:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 800201c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002020:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002024:	08006e4c 	.word	0x08006e4c
  ldr r2, =_sbss
 8002028:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 800202c:	200009a4 	.word	0x200009a4

08002030 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002030:	e7fe      	b.n	8002030 <ADC1_IRQHandler>

08002032 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002032:	b580      	push	{r7, lr}
 8002034:	b082      	sub	sp, #8
 8002036:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002038:	2300      	movs	r3, #0
 800203a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800203c:	2003      	movs	r0, #3
 800203e:	f000 f961 	bl	8002304 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002042:	2000      	movs	r0, #0
 8002044:	f000 f80e 	bl	8002064 <HAL_InitTick>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d002      	beq.n	8002054 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	71fb      	strb	r3, [r7, #7]
 8002052:	e001      	b.n	8002058 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002054:	f7ff fb44 	bl	80016e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002058:	79fb      	ldrb	r3, [r7, #7]
}
 800205a:	4618      	mov	r0, r3
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
	...

08002064 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800206c:	2300      	movs	r3, #0
 800206e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002070:	4b17      	ldr	r3, [pc, #92]	@ (80020d0 <HAL_InitTick+0x6c>)
 8002072:	781b      	ldrb	r3, [r3, #0]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d023      	beq.n	80020c0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002078:	4b16      	ldr	r3, [pc, #88]	@ (80020d4 <HAL_InitTick+0x70>)
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	4b14      	ldr	r3, [pc, #80]	@ (80020d0 <HAL_InitTick+0x6c>)
 800207e:	781b      	ldrb	r3, [r3, #0]
 8002080:	4619      	mov	r1, r3
 8002082:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002086:	fbb3 f3f1 	udiv	r3, r3, r1
 800208a:	fbb2 f3f3 	udiv	r3, r2, r3
 800208e:	4618      	mov	r0, r3
 8002090:	f000 f96d 	bl	800236e <HAL_SYSTICK_Config>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d10f      	bne.n	80020ba <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2b0f      	cmp	r3, #15
 800209e:	d809      	bhi.n	80020b4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020a0:	2200      	movs	r2, #0
 80020a2:	6879      	ldr	r1, [r7, #4]
 80020a4:	f04f 30ff 	mov.w	r0, #4294967295
 80020a8:	f000 f937 	bl	800231a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020ac:	4a0a      	ldr	r2, [pc, #40]	@ (80020d8 <HAL_InitTick+0x74>)
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6013      	str	r3, [r2, #0]
 80020b2:	e007      	b.n	80020c4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	73fb      	strb	r3, [r7, #15]
 80020b8:	e004      	b.n	80020c4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	73fb      	strb	r3, [r7, #15]
 80020be:	e001      	b.n	80020c4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80020c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3710      	adds	r7, #16
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	20000018 	.word	0x20000018
 80020d4:	20000010 	.word	0x20000010
 80020d8:	20000014 	.word	0x20000014

080020dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020dc:	b480      	push	{r7}
 80020de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80020e0:	4b06      	ldr	r3, [pc, #24]	@ (80020fc <HAL_IncTick+0x20>)
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	461a      	mov	r2, r3
 80020e6:	4b06      	ldr	r3, [pc, #24]	@ (8002100 <HAL_IncTick+0x24>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4413      	add	r3, r2
 80020ec:	4a04      	ldr	r2, [pc, #16]	@ (8002100 <HAL_IncTick+0x24>)
 80020ee:	6013      	str	r3, [r2, #0]
}
 80020f0:	bf00      	nop
 80020f2:	46bd      	mov	sp, r7
 80020f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f8:	4770      	bx	lr
 80020fa:	bf00      	nop
 80020fc:	20000018 	.word	0x20000018
 8002100:	20000858 	.word	0x20000858

08002104 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0
  return uwTick;
 8002108:	4b03      	ldr	r3, [pc, #12]	@ (8002118 <HAL_GetTick+0x14>)
 800210a:	681b      	ldr	r3, [r3, #0]
}
 800210c:	4618      	mov	r0, r3
 800210e:	46bd      	mov	sp, r7
 8002110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002114:	4770      	bx	lr
 8002116:	bf00      	nop
 8002118:	20000858 	.word	0x20000858

0800211c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002124:	f7ff ffee 	bl	8002104 <HAL_GetTick>
 8002128:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002134:	d005      	beq.n	8002142 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002136:	4b0a      	ldr	r3, [pc, #40]	@ (8002160 <HAL_Delay+0x44>)
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	461a      	mov	r2, r3
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	4413      	add	r3, r2
 8002140:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002142:	bf00      	nop
 8002144:	f7ff ffde 	bl	8002104 <HAL_GetTick>
 8002148:	4602      	mov	r2, r0
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	1ad3      	subs	r3, r2, r3
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	429a      	cmp	r2, r3
 8002152:	d8f7      	bhi.n	8002144 <HAL_Delay+0x28>
  {
  }
}
 8002154:	bf00      	nop
 8002156:	bf00      	nop
 8002158:	3710      	adds	r7, #16
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	20000018 	.word	0x20000018

08002164 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002164:	b480      	push	{r7}
 8002166:	b085      	sub	sp, #20
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	f003 0307 	and.w	r3, r3, #7
 8002172:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002174:	4b0c      	ldr	r3, [pc, #48]	@ (80021a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800217a:	68ba      	ldr	r2, [r7, #8]
 800217c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002180:	4013      	ands	r3, r2
 8002182:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002188:	68bb      	ldr	r3, [r7, #8]
 800218a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800218c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002190:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002194:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002196:	4a04      	ldr	r2, [pc, #16]	@ (80021a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	60d3      	str	r3, [r2, #12]
}
 800219c:	bf00      	nop
 800219e:	3714      	adds	r7, #20
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr
 80021a8:	e000ed00 	.word	0xe000ed00

080021ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021b0:	4b04      	ldr	r3, [pc, #16]	@ (80021c4 <__NVIC_GetPriorityGrouping+0x18>)
 80021b2:	68db      	ldr	r3, [r3, #12]
 80021b4:	0a1b      	lsrs	r3, r3, #8
 80021b6:	f003 0307 	and.w	r3, r3, #7
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr
 80021c4:	e000ed00 	.word	0xe000ed00

080021c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	4603      	mov	r3, r0
 80021d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	db0b      	blt.n	80021f2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021da:	79fb      	ldrb	r3, [r7, #7]
 80021dc:	f003 021f 	and.w	r2, r3, #31
 80021e0:	4907      	ldr	r1, [pc, #28]	@ (8002200 <__NVIC_EnableIRQ+0x38>)
 80021e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e6:	095b      	lsrs	r3, r3, #5
 80021e8:	2001      	movs	r0, #1
 80021ea:	fa00 f202 	lsl.w	r2, r0, r2
 80021ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80021f2:	bf00      	nop
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr
 80021fe:	bf00      	nop
 8002200:	e000e100 	.word	0xe000e100

08002204 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	4603      	mov	r3, r0
 800220c:	6039      	str	r1, [r7, #0]
 800220e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002210:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002214:	2b00      	cmp	r3, #0
 8002216:	db0a      	blt.n	800222e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	b2da      	uxtb	r2, r3
 800221c:	490c      	ldr	r1, [pc, #48]	@ (8002250 <__NVIC_SetPriority+0x4c>)
 800221e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002222:	0112      	lsls	r2, r2, #4
 8002224:	b2d2      	uxtb	r2, r2
 8002226:	440b      	add	r3, r1
 8002228:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800222c:	e00a      	b.n	8002244 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	b2da      	uxtb	r2, r3
 8002232:	4908      	ldr	r1, [pc, #32]	@ (8002254 <__NVIC_SetPriority+0x50>)
 8002234:	79fb      	ldrb	r3, [r7, #7]
 8002236:	f003 030f 	and.w	r3, r3, #15
 800223a:	3b04      	subs	r3, #4
 800223c:	0112      	lsls	r2, r2, #4
 800223e:	b2d2      	uxtb	r2, r2
 8002240:	440b      	add	r3, r1
 8002242:	761a      	strb	r2, [r3, #24]
}
 8002244:	bf00      	nop
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224e:	4770      	bx	lr
 8002250:	e000e100 	.word	0xe000e100
 8002254:	e000ed00 	.word	0xe000ed00

08002258 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002258:	b480      	push	{r7}
 800225a:	b089      	sub	sp, #36	@ 0x24
 800225c:	af00      	add	r7, sp, #0
 800225e:	60f8      	str	r0, [r7, #12]
 8002260:	60b9      	str	r1, [r7, #8]
 8002262:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	f003 0307 	and.w	r3, r3, #7
 800226a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	f1c3 0307 	rsb	r3, r3, #7
 8002272:	2b04      	cmp	r3, #4
 8002274:	bf28      	it	cs
 8002276:	2304      	movcs	r3, #4
 8002278:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	3304      	adds	r3, #4
 800227e:	2b06      	cmp	r3, #6
 8002280:	d902      	bls.n	8002288 <NVIC_EncodePriority+0x30>
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	3b03      	subs	r3, #3
 8002286:	e000      	b.n	800228a <NVIC_EncodePriority+0x32>
 8002288:	2300      	movs	r3, #0
 800228a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800228c:	f04f 32ff 	mov.w	r2, #4294967295
 8002290:	69bb      	ldr	r3, [r7, #24]
 8002292:	fa02 f303 	lsl.w	r3, r2, r3
 8002296:	43da      	mvns	r2, r3
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	401a      	ands	r2, r3
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022a0:	f04f 31ff 	mov.w	r1, #4294967295
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	fa01 f303 	lsl.w	r3, r1, r3
 80022aa:	43d9      	mvns	r1, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022b0:	4313      	orrs	r3, r2
         );
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3724      	adds	r7, #36	@ 0x24
 80022b6:	46bd      	mov	sp, r7
 80022b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022bc:	4770      	bx	lr
	...

080022c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	3b01      	subs	r3, #1
 80022cc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022d0:	d301      	bcc.n	80022d6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022d2:	2301      	movs	r3, #1
 80022d4:	e00f      	b.n	80022f6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002300 <SysTick_Config+0x40>)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	3b01      	subs	r3, #1
 80022dc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022de:	210f      	movs	r1, #15
 80022e0:	f04f 30ff 	mov.w	r0, #4294967295
 80022e4:	f7ff ff8e 	bl	8002204 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022e8:	4b05      	ldr	r3, [pc, #20]	@ (8002300 <SysTick_Config+0x40>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022ee:	4b04      	ldr	r3, [pc, #16]	@ (8002300 <SysTick_Config+0x40>)
 80022f0:	2207      	movs	r2, #7
 80022f2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3708      	adds	r7, #8
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	e000e010 	.word	0xe000e010

08002304 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b082      	sub	sp, #8
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800230c:	6878      	ldr	r0, [r7, #4]
 800230e:	f7ff ff29 	bl	8002164 <__NVIC_SetPriorityGrouping>
}
 8002312:	bf00      	nop
 8002314:	3708      	adds	r7, #8
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}

0800231a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800231a:	b580      	push	{r7, lr}
 800231c:	b086      	sub	sp, #24
 800231e:	af00      	add	r7, sp, #0
 8002320:	4603      	mov	r3, r0
 8002322:	60b9      	str	r1, [r7, #8]
 8002324:	607a      	str	r2, [r7, #4]
 8002326:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002328:	2300      	movs	r3, #0
 800232a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800232c:	f7ff ff3e 	bl	80021ac <__NVIC_GetPriorityGrouping>
 8002330:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002332:	687a      	ldr	r2, [r7, #4]
 8002334:	68b9      	ldr	r1, [r7, #8]
 8002336:	6978      	ldr	r0, [r7, #20]
 8002338:	f7ff ff8e 	bl	8002258 <NVIC_EncodePriority>
 800233c:	4602      	mov	r2, r0
 800233e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002342:	4611      	mov	r1, r2
 8002344:	4618      	mov	r0, r3
 8002346:	f7ff ff5d 	bl	8002204 <__NVIC_SetPriority>
}
 800234a:	bf00      	nop
 800234c:	3718      	adds	r7, #24
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}

08002352 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002352:	b580      	push	{r7, lr}
 8002354:	b082      	sub	sp, #8
 8002356:	af00      	add	r7, sp, #0
 8002358:	4603      	mov	r3, r0
 800235a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800235c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002360:	4618      	mov	r0, r3
 8002362:	f7ff ff31 	bl	80021c8 <__NVIC_EnableIRQ>
}
 8002366:	bf00      	nop
 8002368:	3708      	adds	r7, #8
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}

0800236e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800236e:	b580      	push	{r7, lr}
 8002370:	b082      	sub	sp, #8
 8002372:	af00      	add	r7, sp, #0
 8002374:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f7ff ffa2 	bl	80022c0 <SysTick_Config>
 800237c:	4603      	mov	r3, r0
}
 800237e:	4618      	mov	r0, r3
 8002380:	3708      	adds	r7, #8
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
	...

08002388 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d101      	bne.n	800239a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e098      	b.n	80024cc <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	461a      	mov	r2, r3
 80023a0:	4b4d      	ldr	r3, [pc, #308]	@ (80024d8 <HAL_DMA_Init+0x150>)
 80023a2:	429a      	cmp	r2, r3
 80023a4:	d80f      	bhi.n	80023c6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	461a      	mov	r2, r3
 80023ac:	4b4b      	ldr	r3, [pc, #300]	@ (80024dc <HAL_DMA_Init+0x154>)
 80023ae:	4413      	add	r3, r2
 80023b0:	4a4b      	ldr	r2, [pc, #300]	@ (80024e0 <HAL_DMA_Init+0x158>)
 80023b2:	fba2 2303 	umull	r2, r3, r2, r3
 80023b6:	091b      	lsrs	r3, r3, #4
 80023b8:	009a      	lsls	r2, r3, #2
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a48      	ldr	r2, [pc, #288]	@ (80024e4 <HAL_DMA_Init+0x15c>)
 80023c2:	641a      	str	r2, [r3, #64]	@ 0x40
 80023c4:	e00e      	b.n	80023e4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	461a      	mov	r2, r3
 80023cc:	4b46      	ldr	r3, [pc, #280]	@ (80024e8 <HAL_DMA_Init+0x160>)
 80023ce:	4413      	add	r3, r2
 80023d0:	4a43      	ldr	r2, [pc, #268]	@ (80024e0 <HAL_DMA_Init+0x158>)
 80023d2:	fba2 2303 	umull	r2, r3, r2, r3
 80023d6:	091b      	lsrs	r3, r3, #4
 80023d8:	009a      	lsls	r2, r3, #2
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	4a42      	ldr	r2, [pc, #264]	@ (80024ec <HAL_DMA_Init+0x164>)
 80023e2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2202      	movs	r2, #2
 80023e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	6812      	ldr	r2, [r2, #0]
 80023f6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80023fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023fe:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	6819      	ldr	r1, [r3, #0]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	689a      	ldr	r2, [r3, #8]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	68db      	ldr	r3, [r3, #12]
 800240e:	431a      	orrs	r2, r3
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	691b      	ldr	r3, [r3, #16]
 8002414:	431a      	orrs	r2, r3
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	695b      	ldr	r3, [r3, #20]
 800241a:	431a      	orrs	r2, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	699b      	ldr	r3, [r3, #24]
 8002420:	431a      	orrs	r2, r3
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	69db      	ldr	r3, [r3, #28]
 8002426:	431a      	orrs	r2, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6a1b      	ldr	r3, [r3, #32]
 800242c:	431a      	orrs	r2, r3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	430a      	orrs	r2, r1
 8002434:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus = 0U;
    hdma->DMAmuxRequestGenStatusMask = 0U;
  }
#else
  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	689b      	ldr	r3, [r3, #8]
 800243a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800243e:	d039      	beq.n	80024b4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002444:	4a27      	ldr	r2, [pc, #156]	@ (80024e4 <HAL_DMA_Init+0x15c>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d11a      	bne.n	8002480 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800244a:	4b29      	ldr	r3, [pc, #164]	@ (80024f0 <HAL_DMA_Init+0x168>)
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002452:	f003 031c 	and.w	r3, r3, #28
 8002456:	210f      	movs	r1, #15
 8002458:	fa01 f303 	lsl.w	r3, r1, r3
 800245c:	43db      	mvns	r3, r3
 800245e:	4924      	ldr	r1, [pc, #144]	@ (80024f0 <HAL_DMA_Init+0x168>)
 8002460:	4013      	ands	r3, r2
 8002462:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002464:	4b22      	ldr	r3, [pc, #136]	@ (80024f0 <HAL_DMA_Init+0x168>)
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6859      	ldr	r1, [r3, #4]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002470:	f003 031c 	and.w	r3, r3, #28
 8002474:	fa01 f303 	lsl.w	r3, r1, r3
 8002478:	491d      	ldr	r1, [pc, #116]	@ (80024f0 <HAL_DMA_Init+0x168>)
 800247a:	4313      	orrs	r3, r2
 800247c:	600b      	str	r3, [r1, #0]
 800247e:	e019      	b.n	80024b4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002480:	4b1c      	ldr	r3, [pc, #112]	@ (80024f4 <HAL_DMA_Init+0x16c>)
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002488:	f003 031c 	and.w	r3, r3, #28
 800248c:	210f      	movs	r1, #15
 800248e:	fa01 f303 	lsl.w	r3, r1, r3
 8002492:	43db      	mvns	r3, r3
 8002494:	4917      	ldr	r1, [pc, #92]	@ (80024f4 <HAL_DMA_Init+0x16c>)
 8002496:	4013      	ands	r3, r2
 8002498:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800249a:	4b16      	ldr	r3, [pc, #88]	@ (80024f4 <HAL_DMA_Init+0x16c>)
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	6859      	ldr	r1, [r3, #4]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024a6:	f003 031c 	and.w	r3, r3, #28
 80024aa:	fa01 f303 	lsl.w	r3, r1, r3
 80024ae:	4911      	ldr	r1, [pc, #68]	@ (80024f4 <HAL_DMA_Init+0x16c>)
 80024b0:	4313      	orrs	r3, r2
 80024b2:	600b      	str	r3, [r1, #0]
    }
  }
#endif /* DMAMUX1 */

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2201      	movs	r2, #1
 80024be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2200      	movs	r2, #0
 80024c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80024ca:	2300      	movs	r3, #0
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	370c      	adds	r7, #12
 80024d0:	46bd      	mov	sp, r7
 80024d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d6:	4770      	bx	lr
 80024d8:	40020407 	.word	0x40020407
 80024dc:	bffdfff8 	.word	0xbffdfff8
 80024e0:	cccccccd 	.word	0xcccccccd
 80024e4:	40020000 	.word	0x40020000
 80024e8:	bffdfbf8 	.word	0xbffdfbf8
 80024ec:	40020400 	.word	0x40020400
 80024f0:	400200a8 	.word	0x400200a8
 80024f4:	400204a8 	.word	0x400204a8

080024f8 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b086      	sub	sp, #24
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	60f8      	str	r0, [r7, #12]
 8002500:	60b9      	str	r1, [r7, #8]
 8002502:	607a      	str	r2, [r7, #4]
 8002504:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002506:	2300      	movs	r3, #0
 8002508:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002510:	2b01      	cmp	r3, #1
 8002512:	d101      	bne.n	8002518 <HAL_DMA_Start_IT+0x20>
 8002514:	2302      	movs	r3, #2
 8002516:	e04e      	b.n	80025b6 <HAL_DMA_Start_IT+0xbe>
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002526:	b2db      	uxtb	r3, r3
 8002528:	2b01      	cmp	r3, #1
 800252a:	d13a      	bne.n	80025a2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2202      	movs	r2, #2
 8002530:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	2200      	movs	r2, #0
 8002538:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f022 0201 	bic.w	r2, r2, #1
 8002548:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	68b9      	ldr	r1, [r7, #8]
 8002550:	68f8      	ldr	r0, [r7, #12]
 8002552:	f000 f97d 	bl	8002850 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255a:	2b00      	cmp	r3, #0
 800255c:	d008      	beq.n	8002570 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f042 020e 	orr.w	r2, r2, #14
 800256c:	601a      	str	r2, [r3, #0]
 800256e:	e00f      	b.n	8002590 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f022 0204 	bic.w	r2, r2, #4
 800257e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f042 020a 	orr.w	r2, r2, #10
 800258e:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
    }

#endif /* DMAMUX1 */
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f042 0201 	orr.w	r2, r2, #1
 800259e:	601a      	str	r2, [r3, #0]
 80025a0:	e008      	b.n	80025b4 <HAL_DMA_Start_IT+0xbc>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	2280      	movs	r2, #128	@ 0x80
 80025a6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 80025b0:	2301      	movs	r3, #1
 80025b2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80025b4:	7dfb      	ldrb	r3, [r7, #23]
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3718      	adds	r7, #24
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}

080025be <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025be:	b480      	push	{r7}
 80025c0:	b083      	sub	sp, #12
 80025c2:	af00      	add	r7, sp, #0
 80025c4:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d101      	bne.n	80025d0 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80025cc:	2301      	movs	r3, #1
 80025ce:	e031      	b.n	8002634 <HAL_DMA_Abort+0x76>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	2b02      	cmp	r3, #2
 80025da:	d008      	beq.n	80025ee <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2204      	movs	r2, #4
 80025e0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2200      	movs	r2, #0
 80025e6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e022      	b.n	8002634 <HAL_DMA_Abort+0x76>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f022 0201 	bic.w	r2, r2, #1
 80025fc:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	f022 020e 	bic.w	r2, r2, #14
 800260c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002612:	f003 021c 	and.w	r2, r3, #28
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800261a:	2101      	movs	r1, #1
 800261c:	fa01 f202 	lsl.w	r2, r1, r2
 8002620:	605a      	str	r2, [r3, #4]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2201      	movs	r2, #1
 8002626:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8002632:	2300      	movs	r3, #0
}
 8002634:	4618      	mov	r0, r3
 8002636:	370c      	adds	r7, #12
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002648:	2300      	movs	r3, #0
 800264a:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002652:	b2db      	uxtb	r3, r3
 8002654:	2b02      	cmp	r3, #2
 8002656:	d005      	beq.n	8002664 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2204      	movs	r2, #4
 800265c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	73fb      	strb	r3, [r7, #15]
 8002662:	e029      	b.n	80026b8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f022 0201 	bic.w	r2, r2, #1
 8002672:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f022 020e 	bic.w	r2, r2, #14
 8002682:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002688:	f003 021c 	and.w	r2, r3, #28
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002690:	2101      	movs	r1, #1
 8002692:	fa01 f202 	lsl.w	r2, r1, r2
 8002696:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d003      	beq.n	80026b8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026b4:	6878      	ldr	r0, [r7, #4]
 80026b6:	4798      	blx	r3
    }
  }
  return status;
 80026b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3710      	adds	r7, #16
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
	...

080026c4 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e0:	f003 031c 	and.w	r3, r3, #28
 80026e4:	2204      	movs	r2, #4
 80026e6:	409a      	lsls	r2, r3
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	4013      	ands	r3, r2
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d027      	beq.n	8002740 <HAL_DMA_IRQHandler+0x7c>
 80026f0:	68bb      	ldr	r3, [r7, #8]
 80026f2:	f003 0304 	and.w	r3, r3, #4
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d022      	beq.n	8002740 <HAL_DMA_IRQHandler+0x7c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f003 0320 	and.w	r3, r3, #32
 8002704:	2b00      	cmp	r3, #0
 8002706:	d107      	bne.n	8002718 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f022 0204 	bic.w	r2, r2, #4
 8002716:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800271c:	f003 021c 	and.w	r2, r3, #28
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002724:	2104      	movs	r1, #4
 8002726:	fa01 f202 	lsl.w	r2, r1, r2
 800272a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002730:	2b00      	cmp	r3, #0
 8002732:	f000 8081 	beq.w	8002838 <HAL_DMA_IRQHandler+0x174>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273a:	6878      	ldr	r0, [r7, #4]
 800273c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800273e:	e07b      	b.n	8002838 <HAL_DMA_IRQHandler+0x174>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002744:	f003 031c 	and.w	r3, r3, #28
 8002748:	2202      	movs	r2, #2
 800274a:	409a      	lsls	r2, r3
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	4013      	ands	r3, r2
 8002750:	2b00      	cmp	r3, #0
 8002752:	d03d      	beq.n	80027d0 <HAL_DMA_IRQHandler+0x10c>
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	f003 0302 	and.w	r3, r3, #2
 800275a:	2b00      	cmp	r3, #0
 800275c:	d038      	beq.n	80027d0 <HAL_DMA_IRQHandler+0x10c>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0320 	and.w	r3, r3, #32
 8002768:	2b00      	cmp	r3, #0
 800276a:	d10b      	bne.n	8002784 <HAL_DMA_IRQHandler+0xc0>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	f022 020a 	bic.w	r2, r2, #10
 800277a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2201      	movs	r2, #1
 8002780:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	461a      	mov	r2, r3
 800278a:	4b2e      	ldr	r3, [pc, #184]	@ (8002844 <HAL_DMA_IRQHandler+0x180>)
 800278c:	429a      	cmp	r2, r3
 800278e:	d909      	bls.n	80027a4 <HAL_DMA_IRQHandler+0xe0>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002794:	f003 031c 	and.w	r3, r3, #28
 8002798:	4a2b      	ldr	r2, [pc, #172]	@ (8002848 <HAL_DMA_IRQHandler+0x184>)
 800279a:	2102      	movs	r1, #2
 800279c:	fa01 f303 	lsl.w	r3, r1, r3
 80027a0:	6053      	str	r3, [r2, #4]
 80027a2:	e008      	b.n	80027b6 <HAL_DMA_IRQHandler+0xf2>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a8:	f003 031c 	and.w	r3, r3, #28
 80027ac:	4a27      	ldr	r2, [pc, #156]	@ (800284c <HAL_DMA_IRQHandler+0x188>)
 80027ae:	2102      	movs	r1, #2
 80027b0:	fa01 f303 	lsl.w	r3, r1, r3
 80027b4:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d038      	beq.n	8002838 <HAL_DMA_IRQHandler+0x174>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80027ce:	e033      	b.n	8002838 <HAL_DMA_IRQHandler+0x174>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027d4:	f003 031c 	and.w	r3, r3, #28
 80027d8:	2208      	movs	r2, #8
 80027da:	409a      	lsls	r2, r3
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	4013      	ands	r3, r2
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d02a      	beq.n	800283a <HAL_DMA_IRQHandler+0x176>
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	f003 0308 	and.w	r3, r3, #8
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d025      	beq.n	800283a <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f022 020e 	bic.w	r2, r2, #14
 80027fc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002802:	f003 021c 	and.w	r2, r3, #28
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280a:	2101      	movs	r1, #1
 800280c:	fa01 f202 	lsl.w	r2, r1, r2
 8002810:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2201      	movs	r2, #1
 8002816:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2201      	movs	r2, #1
 800281c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2200      	movs	r2, #0
 8002824:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800282c:	2b00      	cmp	r3, #0
 800282e:	d004      	beq.n	800283a <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002838:	bf00      	nop
 800283a:	bf00      	nop
}
 800283c:	3710      	adds	r7, #16
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	40020080 	.word	0x40020080
 8002848:	40020400 	.word	0x40020400
 800284c:	40020000 	.word	0x40020000

08002850 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	60f8      	str	r0, [r7, #12]
 8002858:	60b9      	str	r1, [r7, #8]
 800285a:	607a      	str	r2, [r7, #4]
 800285c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif /* DMAMUX1 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002862:	f003 021c 	and.w	r2, r3, #28
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286a:	2101      	movs	r1, #1
 800286c:	fa01 f202 	lsl.w	r2, r1, r2
 8002870:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	683a      	ldr	r2, [r7, #0]
 8002878:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	2b10      	cmp	r3, #16
 8002880:	d108      	bne.n	8002894 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	68ba      	ldr	r2, [r7, #8]
 8002890:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002892:	e007      	b.n	80028a4 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	68ba      	ldr	r2, [r7, #8]
 800289a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	687a      	ldr	r2, [r7, #4]
 80028a2:	60da      	str	r2, [r3, #12]
}
 80028a4:	bf00      	nop
 80028a6:	3714      	adds	r7, #20
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr

080028b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b087      	sub	sp, #28
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028ba:	2300      	movs	r3, #0
 80028bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028be:	e148      	b.n	8002b52 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	2101      	movs	r1, #1
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	fa01 f303 	lsl.w	r3, r1, r3
 80028cc:	4013      	ands	r3, r2
 80028ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	f000 813a 	beq.w	8002b4c <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f003 0303 	and.w	r3, r3, #3
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d005      	beq.n	80028f0 <HAL_GPIO_Init+0x40>
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f003 0303 	and.w	r3, r3, #3
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d130      	bne.n	8002952 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80028f6:	697b      	ldr	r3, [r7, #20]
 80028f8:	005b      	lsls	r3, r3, #1
 80028fa:	2203      	movs	r2, #3
 80028fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002900:	43db      	mvns	r3, r3
 8002902:	693a      	ldr	r2, [r7, #16]
 8002904:	4013      	ands	r3, r2
 8002906:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	68da      	ldr	r2, [r3, #12]
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	fa02 f303 	lsl.w	r3, r2, r3
 8002914:	693a      	ldr	r2, [r7, #16]
 8002916:	4313      	orrs	r3, r2
 8002918:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	693a      	ldr	r2, [r7, #16]
 800291e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002926:	2201      	movs	r2, #1
 8002928:	697b      	ldr	r3, [r7, #20]
 800292a:	fa02 f303 	lsl.w	r3, r2, r3
 800292e:	43db      	mvns	r3, r3
 8002930:	693a      	ldr	r2, [r7, #16]
 8002932:	4013      	ands	r3, r2
 8002934:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	091b      	lsrs	r3, r3, #4
 800293c:	f003 0201 	and.w	r2, r3, #1
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	fa02 f303 	lsl.w	r3, r2, r3
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	4313      	orrs	r3, r2
 800294a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	693a      	ldr	r2, [r7, #16]
 8002950:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f003 0303 	and.w	r3, r3, #3
 800295a:	2b03      	cmp	r3, #3
 800295c:	d017      	beq.n	800298e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	68db      	ldr	r3, [r3, #12]
 8002962:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	005b      	lsls	r3, r3, #1
 8002968:	2203      	movs	r2, #3
 800296a:	fa02 f303 	lsl.w	r3, r2, r3
 800296e:	43db      	mvns	r3, r3
 8002970:	693a      	ldr	r2, [r7, #16]
 8002972:	4013      	ands	r3, r2
 8002974:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	689a      	ldr	r2, [r3, #8]
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	005b      	lsls	r3, r3, #1
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	693a      	ldr	r2, [r7, #16]
 8002984:	4313      	orrs	r3, r2
 8002986:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	693a      	ldr	r2, [r7, #16]
 800298c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	f003 0303 	and.w	r3, r3, #3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d123      	bne.n	80029e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	08da      	lsrs	r2, r3, #3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	3208      	adds	r2, #8
 80029a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	f003 0307 	and.w	r3, r3, #7
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	220f      	movs	r2, #15
 80029b2:	fa02 f303 	lsl.w	r3, r2, r3
 80029b6:	43db      	mvns	r3, r3
 80029b8:	693a      	ldr	r2, [r7, #16]
 80029ba:	4013      	ands	r3, r2
 80029bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	691a      	ldr	r2, [r3, #16]
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	f003 0307 	and.w	r3, r3, #7
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	fa02 f303 	lsl.w	r3, r2, r3
 80029ce:	693a      	ldr	r2, [r7, #16]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	08da      	lsrs	r2, r3, #3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	3208      	adds	r2, #8
 80029dc:	6939      	ldr	r1, [r7, #16]
 80029de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	005b      	lsls	r3, r3, #1
 80029ec:	2203      	movs	r2, #3
 80029ee:	fa02 f303 	lsl.w	r3, r2, r3
 80029f2:	43db      	mvns	r3, r3
 80029f4:	693a      	ldr	r2, [r7, #16]
 80029f6:	4013      	ands	r3, r2
 80029f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	f003 0203 	and.w	r2, r3, #3
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	005b      	lsls	r3, r3, #1
 8002a06:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0a:	693a      	ldr	r2, [r7, #16]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	f000 8094 	beq.w	8002b4c <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a24:	4b52      	ldr	r3, [pc, #328]	@ (8002b70 <HAL_GPIO_Init+0x2c0>)
 8002a26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a28:	4a51      	ldr	r2, [pc, #324]	@ (8002b70 <HAL_GPIO_Init+0x2c0>)
 8002a2a:	f043 0301 	orr.w	r3, r3, #1
 8002a2e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a30:	4b4f      	ldr	r3, [pc, #316]	@ (8002b70 <HAL_GPIO_Init+0x2c0>)
 8002a32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a34:	f003 0301 	and.w	r3, r3, #1
 8002a38:	60bb      	str	r3, [r7, #8]
 8002a3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002a3c:	4a4d      	ldr	r2, [pc, #308]	@ (8002b74 <HAL_GPIO_Init+0x2c4>)
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	089b      	lsrs	r3, r3, #2
 8002a42:	3302      	adds	r3, #2
 8002a44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	f003 0303 	and.w	r3, r3, #3
 8002a50:	009b      	lsls	r3, r3, #2
 8002a52:	220f      	movs	r2, #15
 8002a54:	fa02 f303 	lsl.w	r3, r2, r3
 8002a58:	43db      	mvns	r3, r3
 8002a5a:	693a      	ldr	r2, [r7, #16]
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002a66:	d00d      	beq.n	8002a84 <HAL_GPIO_Init+0x1d4>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	4a43      	ldr	r2, [pc, #268]	@ (8002b78 <HAL_GPIO_Init+0x2c8>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d007      	beq.n	8002a80 <HAL_GPIO_Init+0x1d0>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	4a42      	ldr	r2, [pc, #264]	@ (8002b7c <HAL_GPIO_Init+0x2cc>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d101      	bne.n	8002a7c <HAL_GPIO_Init+0x1cc>
 8002a78:	2302      	movs	r3, #2
 8002a7a:	e004      	b.n	8002a86 <HAL_GPIO_Init+0x1d6>
 8002a7c:	2307      	movs	r3, #7
 8002a7e:	e002      	b.n	8002a86 <HAL_GPIO_Init+0x1d6>
 8002a80:	2301      	movs	r3, #1
 8002a82:	e000      	b.n	8002a86 <HAL_GPIO_Init+0x1d6>
 8002a84:	2300      	movs	r3, #0
 8002a86:	697a      	ldr	r2, [r7, #20]
 8002a88:	f002 0203 	and.w	r2, r2, #3
 8002a8c:	0092      	lsls	r2, r2, #2
 8002a8e:	4093      	lsls	r3, r2
 8002a90:	693a      	ldr	r2, [r7, #16]
 8002a92:	4313      	orrs	r3, r2
 8002a94:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002a96:	4937      	ldr	r1, [pc, #220]	@ (8002b74 <HAL_GPIO_Init+0x2c4>)
 8002a98:	697b      	ldr	r3, [r7, #20]
 8002a9a:	089b      	lsrs	r3, r3, #2
 8002a9c:	3302      	adds	r3, #2
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002aa4:	4b36      	ldr	r3, [pc, #216]	@ (8002b80 <HAL_GPIO_Init+0x2d0>)
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	43db      	mvns	r3, r3
 8002aae:	693a      	ldr	r2, [r7, #16]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	685b      	ldr	r3, [r3, #4]
 8002ab8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d003      	beq.n	8002ac8 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002ac0:	693a      	ldr	r2, [r7, #16]
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ac8:	4a2d      	ldr	r2, [pc, #180]	@ (8002b80 <HAL_GPIO_Init+0x2d0>)
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002ace:	4b2c      	ldr	r3, [pc, #176]	@ (8002b80 <HAL_GPIO_Init+0x2d0>)
 8002ad0:	68db      	ldr	r3, [r3, #12]
 8002ad2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	43db      	mvns	r3, r3
 8002ad8:	693a      	ldr	r2, [r7, #16]
 8002ada:	4013      	ands	r3, r2
 8002adc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d003      	beq.n	8002af2 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002aea:	693a      	ldr	r2, [r7, #16]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	4313      	orrs	r3, r2
 8002af0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002af2:	4a23      	ldr	r2, [pc, #140]	@ (8002b80 <HAL_GPIO_Init+0x2d0>)
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002af8:	4b21      	ldr	r3, [pc, #132]	@ (8002b80 <HAL_GPIO_Init+0x2d0>)
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	43db      	mvns	r3, r3
 8002b02:	693a      	ldr	r2, [r7, #16]
 8002b04:	4013      	ands	r3, r2
 8002b06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d003      	beq.n	8002b1c <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002b14:	693a      	ldr	r2, [r7, #16]
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b1c:	4a18      	ldr	r2, [pc, #96]	@ (8002b80 <HAL_GPIO_Init+0x2d0>)
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002b22:	4b17      	ldr	r3, [pc, #92]	@ (8002b80 <HAL_GPIO_Init+0x2d0>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	43db      	mvns	r3, r3
 8002b2c:	693a      	ldr	r2, [r7, #16]
 8002b2e:	4013      	ands	r3, r2
 8002b30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d003      	beq.n	8002b46 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8002b3e:	693a      	ldr	r2, [r7, #16]
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002b46:	4a0e      	ldr	r2, [pc, #56]	@ (8002b80 <HAL_GPIO_Init+0x2d0>)
 8002b48:	693b      	ldr	r3, [r7, #16]
 8002b4a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	3301      	adds	r3, #1
 8002b50:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	fa22 f303 	lsr.w	r3, r2, r3
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	f47f aeaf 	bne.w	80028c0 <HAL_GPIO_Init+0x10>
  }
}
 8002b62:	bf00      	nop
 8002b64:	bf00      	nop
 8002b66:	371c      	adds	r7, #28
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6e:	4770      	bx	lr
 8002b70:	40021000 	.word	0x40021000
 8002b74:	40010000 	.word	0x40010000
 8002b78:	48000400 	.word	0x48000400
 8002b7c:	48000800 	.word	0x48000800
 8002b80:	40010400 	.word	0x40010400

08002b84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	807b      	strh	r3, [r7, #2]
 8002b90:	4613      	mov	r3, r2
 8002b92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b94:	787b      	ldrb	r3, [r7, #1]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d003      	beq.n	8002ba2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b9a:	887a      	ldrh	r2, [r7, #2]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002ba0:	e002      	b.n	8002ba8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002ba2:	887a      	ldrh	r2, [r7, #2]
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002ba8:	bf00      	nop
 8002baa:	370c      	adds	r7, #12
 8002bac:	46bd      	mov	sp, r7
 8002bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb2:	4770      	bx	lr

08002bb4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002bb8:	4b05      	ldr	r3, [pc, #20]	@ (8002bd0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a04      	ldr	r2, [pc, #16]	@ (8002bd0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002bbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bc2:	6013      	str	r3, [r2, #0]
}
 8002bc4:	bf00      	nop
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	40007000 	.word	0x40007000

08002bd4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002bd8:	4b04      	ldr	r3, [pc, #16]	@ (8002bec <HAL_PWREx_GetVoltageRange+0x18>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	40007000 	.word	0x40007000

08002bf0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b085      	sub	sp, #20
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002bfe:	d130      	bne.n	8002c62 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c00:	4b23      	ldr	r3, [pc, #140]	@ (8002c90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002c08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c0c:	d038      	beq.n	8002c80 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c0e:	4b20      	ldr	r3, [pc, #128]	@ (8002c90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002c16:	4a1e      	ldr	r2, [pc, #120]	@ (8002c90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c18:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c1c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002c1e:	4b1d      	ldr	r3, [pc, #116]	@ (8002c94 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	2232      	movs	r2, #50	@ 0x32
 8002c24:	fb02 f303 	mul.w	r3, r2, r3
 8002c28:	4a1b      	ldr	r2, [pc, #108]	@ (8002c98 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c2e:	0c9b      	lsrs	r3, r3, #18
 8002c30:	3301      	adds	r3, #1
 8002c32:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c34:	e002      	b.n	8002c3c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	3b01      	subs	r3, #1
 8002c3a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c3c:	4b14      	ldr	r3, [pc, #80]	@ (8002c90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c3e:	695b      	ldr	r3, [r3, #20]
 8002c40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c48:	d102      	bne.n	8002c50 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d1f2      	bne.n	8002c36 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002c50:	4b0f      	ldr	r3, [pc, #60]	@ (8002c90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c52:	695b      	ldr	r3, [r3, #20]
 8002c54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c5c:	d110      	bne.n	8002c80 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e00f      	b.n	8002c82 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002c62:	4b0b      	ldr	r3, [pc, #44]	@ (8002c90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002c6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c6e:	d007      	beq.n	8002c80 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002c70:	4b07      	ldr	r3, [pc, #28]	@ (8002c90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002c78:	4a05      	ldr	r2, [pc, #20]	@ (8002c90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c7a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c7e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002c80:	2300      	movs	r3, #0
}
 8002c82:	4618      	mov	r0, r3
 8002c84:	3714      	adds	r7, #20
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	40007000 	.word	0x40007000
 8002c94:	20000010 	.word	0x20000010
 8002c98:	431bde83 	.word	0x431bde83

08002c9c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b088      	sub	sp, #32
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d102      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002caa:	2301      	movs	r3, #1
 8002cac:	f000 bc02 	b.w	80034b4 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cb0:	4b96      	ldr	r3, [pc, #600]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	f003 030c 	and.w	r3, r3, #12
 8002cb8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002cba:	4b94      	ldr	r3, [pc, #592]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002cbc:	68db      	ldr	r3, [r3, #12]
 8002cbe:	f003 0303 	and.w	r3, r3, #3
 8002cc2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f003 0310 	and.w	r3, r3, #16
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	f000 80e4 	beq.w	8002e9a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002cd2:	69bb      	ldr	r3, [r7, #24]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d007      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x4c>
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	2b0c      	cmp	r3, #12
 8002cdc:	f040 808b 	bne.w	8002df6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	f040 8087 	bne.w	8002df6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ce8:	4b88      	ldr	r3, [pc, #544]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0302 	and.w	r3, r3, #2
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d005      	beq.n	8002d00 <HAL_RCC_OscConfig+0x64>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	699b      	ldr	r3, [r3, #24]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d101      	bne.n	8002d00 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	e3d9      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6a1a      	ldr	r2, [r3, #32]
 8002d04:	4b81      	ldr	r3, [pc, #516]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0308 	and.w	r3, r3, #8
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d004      	beq.n	8002d1a <HAL_RCC_OscConfig+0x7e>
 8002d10:	4b7e      	ldr	r3, [pc, #504]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d18:	e005      	b.n	8002d26 <HAL_RCC_OscConfig+0x8a>
 8002d1a:	4b7c      	ldr	r3, [pc, #496]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002d1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d20:	091b      	lsrs	r3, r3, #4
 8002d22:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d223      	bcs.n	8002d72 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6a1b      	ldr	r3, [r3, #32]
 8002d2e:	4618      	mov	r0, r3
 8002d30:	f000 fd8c 	bl	800384c <RCC_SetFlashLatencyFromMSIRange>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d001      	beq.n	8002d3e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e3ba      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d3e:	4b73      	ldr	r3, [pc, #460]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a72      	ldr	r2, [pc, #456]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002d44:	f043 0308 	orr.w	r3, r3, #8
 8002d48:	6013      	str	r3, [r2, #0]
 8002d4a:	4b70      	ldr	r3, [pc, #448]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6a1b      	ldr	r3, [r3, #32]
 8002d56:	496d      	ldr	r1, [pc, #436]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d5c:	4b6b      	ldr	r3, [pc, #428]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	69db      	ldr	r3, [r3, #28]
 8002d68:	021b      	lsls	r3, r3, #8
 8002d6a:	4968      	ldr	r1, [pc, #416]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	604b      	str	r3, [r1, #4]
 8002d70:	e025      	b.n	8002dbe <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d72:	4b66      	ldr	r3, [pc, #408]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a65      	ldr	r2, [pc, #404]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002d78:	f043 0308 	orr.w	r3, r3, #8
 8002d7c:	6013      	str	r3, [r2, #0]
 8002d7e:	4b63      	ldr	r3, [pc, #396]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	6a1b      	ldr	r3, [r3, #32]
 8002d8a:	4960      	ldr	r1, [pc, #384]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002d8c:	4313      	orrs	r3, r2
 8002d8e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d90:	4b5e      	ldr	r3, [pc, #376]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	69db      	ldr	r3, [r3, #28]
 8002d9c:	021b      	lsls	r3, r3, #8
 8002d9e:	495b      	ldr	r1, [pc, #364]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002da0:	4313      	orrs	r3, r2
 8002da2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002da4:	69bb      	ldr	r3, [r7, #24]
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d109      	bne.n	8002dbe <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6a1b      	ldr	r3, [r3, #32]
 8002dae:	4618      	mov	r0, r3
 8002db0:	f000 fd4c 	bl	800384c <RCC_SetFlashLatencyFromMSIRange>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d001      	beq.n	8002dbe <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002dba:	2301      	movs	r3, #1
 8002dbc:	e37a      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002dbe:	f000 fc81 	bl	80036c4 <HAL_RCC_GetSysClockFreq>
 8002dc2:	4602      	mov	r2, r0
 8002dc4:	4b51      	ldr	r3, [pc, #324]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	091b      	lsrs	r3, r3, #4
 8002dca:	f003 030f 	and.w	r3, r3, #15
 8002dce:	4950      	ldr	r1, [pc, #320]	@ (8002f10 <HAL_RCC_OscConfig+0x274>)
 8002dd0:	5ccb      	ldrb	r3, [r1, r3]
 8002dd2:	f003 031f 	and.w	r3, r3, #31
 8002dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8002dda:	4a4e      	ldr	r2, [pc, #312]	@ (8002f14 <HAL_RCC_OscConfig+0x278>)
 8002ddc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002dde:	4b4e      	ldr	r3, [pc, #312]	@ (8002f18 <HAL_RCC_OscConfig+0x27c>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4618      	mov	r0, r3
 8002de4:	f7ff f93e 	bl	8002064 <HAL_InitTick>
 8002de8:	4603      	mov	r3, r0
 8002dea:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002dec:	7bfb      	ldrb	r3, [r7, #15]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d052      	beq.n	8002e98 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002df2:	7bfb      	ldrb	r3, [r7, #15]
 8002df4:	e35e      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	699b      	ldr	r3, [r3, #24]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d032      	beq.n	8002e64 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002dfe:	4b43      	ldr	r3, [pc, #268]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a42      	ldr	r2, [pc, #264]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002e04:	f043 0301 	orr.w	r3, r3, #1
 8002e08:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e0a:	f7ff f97b 	bl	8002104 <HAL_GetTick>
 8002e0e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e10:	e008      	b.n	8002e24 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e12:	f7ff f977 	bl	8002104 <HAL_GetTick>
 8002e16:	4602      	mov	r2, r0
 8002e18:	693b      	ldr	r3, [r7, #16]
 8002e1a:	1ad3      	subs	r3, r2, r3
 8002e1c:	2b02      	cmp	r3, #2
 8002e1e:	d901      	bls.n	8002e24 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002e20:	2303      	movs	r3, #3
 8002e22:	e347      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e24:	4b39      	ldr	r3, [pc, #228]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0302 	and.w	r3, r3, #2
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d0f0      	beq.n	8002e12 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e30:	4b36      	ldr	r3, [pc, #216]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a35      	ldr	r2, [pc, #212]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002e36:	f043 0308 	orr.w	r3, r3, #8
 8002e3a:	6013      	str	r3, [r2, #0]
 8002e3c:	4b33      	ldr	r3, [pc, #204]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a1b      	ldr	r3, [r3, #32]
 8002e48:	4930      	ldr	r1, [pc, #192]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e4e:	4b2f      	ldr	r3, [pc, #188]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	69db      	ldr	r3, [r3, #28]
 8002e5a:	021b      	lsls	r3, r3, #8
 8002e5c:	492b      	ldr	r1, [pc, #172]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002e5e:	4313      	orrs	r3, r2
 8002e60:	604b      	str	r3, [r1, #4]
 8002e62:	e01a      	b.n	8002e9a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002e64:	4b29      	ldr	r3, [pc, #164]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a28      	ldr	r2, [pc, #160]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002e6a:	f023 0301 	bic.w	r3, r3, #1
 8002e6e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e70:	f7ff f948 	bl	8002104 <HAL_GetTick>
 8002e74:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e76:	e008      	b.n	8002e8a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e78:	f7ff f944 	bl	8002104 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d901      	bls.n	8002e8a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e314      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e8a:	4b20      	ldr	r3, [pc, #128]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f003 0302 	and.w	r3, r3, #2
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d1f0      	bne.n	8002e78 <HAL_RCC_OscConfig+0x1dc>
 8002e96:	e000      	b.n	8002e9a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e98:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0301 	and.w	r3, r3, #1
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d073      	beq.n	8002f8e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002ea6:	69bb      	ldr	r3, [r7, #24]
 8002ea8:	2b08      	cmp	r3, #8
 8002eaa:	d005      	beq.n	8002eb8 <HAL_RCC_OscConfig+0x21c>
 8002eac:	69bb      	ldr	r3, [r7, #24]
 8002eae:	2b0c      	cmp	r3, #12
 8002eb0:	d10e      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	2b03      	cmp	r3, #3
 8002eb6:	d10b      	bne.n	8002ed0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002eb8:	4b14      	ldr	r3, [pc, #80]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d063      	beq.n	8002f8c <HAL_RCC_OscConfig+0x2f0>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d15f      	bne.n	8002f8c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002ecc:	2301      	movs	r3, #1
 8002ece:	e2f1      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ed8:	d106      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x24c>
 8002eda:	4b0c      	ldr	r3, [pc, #48]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a0b      	ldr	r2, [pc, #44]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002ee0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ee4:	6013      	str	r3, [r2, #0]
 8002ee6:	e025      	b.n	8002f34 <HAL_RCC_OscConfig+0x298>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ef0:	d114      	bne.n	8002f1c <HAL_RCC_OscConfig+0x280>
 8002ef2:	4b06      	ldr	r3, [pc, #24]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4a05      	ldr	r2, [pc, #20]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002ef8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002efc:	6013      	str	r3, [r2, #0]
 8002efe:	4b03      	ldr	r3, [pc, #12]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a02      	ldr	r2, [pc, #8]	@ (8002f0c <HAL_RCC_OscConfig+0x270>)
 8002f04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f08:	6013      	str	r3, [r2, #0]
 8002f0a:	e013      	b.n	8002f34 <HAL_RCC_OscConfig+0x298>
 8002f0c:	40021000 	.word	0x40021000
 8002f10:	08006cc0 	.word	0x08006cc0
 8002f14:	20000010 	.word	0x20000010
 8002f18:	20000014 	.word	0x20000014
 8002f1c:	4ba0      	ldr	r3, [pc, #640]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	4a9f      	ldr	r2, [pc, #636]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8002f22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f26:	6013      	str	r3, [r2, #0]
 8002f28:	4b9d      	ldr	r3, [pc, #628]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	4a9c      	ldr	r2, [pc, #624]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8002f2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d013      	beq.n	8002f64 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f3c:	f7ff f8e2 	bl	8002104 <HAL_GetTick>
 8002f40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f42:	e008      	b.n	8002f56 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f44:	f7ff f8de 	bl	8002104 <HAL_GetTick>
 8002f48:	4602      	mov	r2, r0
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	1ad3      	subs	r3, r2, r3
 8002f4e:	2b64      	cmp	r3, #100	@ 0x64
 8002f50:	d901      	bls.n	8002f56 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002f52:	2303      	movs	r3, #3
 8002f54:	e2ae      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f56:	4b92      	ldr	r3, [pc, #584]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d0f0      	beq.n	8002f44 <HAL_RCC_OscConfig+0x2a8>
 8002f62:	e014      	b.n	8002f8e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f64:	f7ff f8ce 	bl	8002104 <HAL_GetTick>
 8002f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f6a:	e008      	b.n	8002f7e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f6c:	f7ff f8ca 	bl	8002104 <HAL_GetTick>
 8002f70:	4602      	mov	r2, r0
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	2b64      	cmp	r3, #100	@ 0x64
 8002f78:	d901      	bls.n	8002f7e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e29a      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f7e:	4b88      	ldr	r3, [pc, #544]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d1f0      	bne.n	8002f6c <HAL_RCC_OscConfig+0x2d0>
 8002f8a:	e000      	b.n	8002f8e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 0302 	and.w	r3, r3, #2
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d060      	beq.n	800305c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002f9a:	69bb      	ldr	r3, [r7, #24]
 8002f9c:	2b04      	cmp	r3, #4
 8002f9e:	d005      	beq.n	8002fac <HAL_RCC_OscConfig+0x310>
 8002fa0:	69bb      	ldr	r3, [r7, #24]
 8002fa2:	2b0c      	cmp	r3, #12
 8002fa4:	d119      	bne.n	8002fda <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	2b02      	cmp	r3, #2
 8002faa:	d116      	bne.n	8002fda <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002fac:	4b7c      	ldr	r3, [pc, #496]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d005      	beq.n	8002fc4 <HAL_RCC_OscConfig+0x328>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	68db      	ldr	r3, [r3, #12]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d101      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e277      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fc4:	4b76      	ldr	r3, [pc, #472]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	691b      	ldr	r3, [r3, #16]
 8002fd0:	061b      	lsls	r3, r3, #24
 8002fd2:	4973      	ldr	r1, [pc, #460]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002fd8:	e040      	b.n	800305c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d023      	beq.n	800302a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002fe2:	4b6f      	ldr	r3, [pc, #444]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a6e      	ldr	r2, [pc, #440]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8002fe8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fee:	f7ff f889 	bl	8002104 <HAL_GetTick>
 8002ff2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ff4:	e008      	b.n	8003008 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ff6:	f7ff f885 	bl	8002104 <HAL_GetTick>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	2b02      	cmp	r3, #2
 8003002:	d901      	bls.n	8003008 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003004:	2303      	movs	r3, #3
 8003006:	e255      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003008:	4b65      	ldr	r3, [pc, #404]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003010:	2b00      	cmp	r3, #0
 8003012:	d0f0      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003014:	4b62      	ldr	r3, [pc, #392]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	691b      	ldr	r3, [r3, #16]
 8003020:	061b      	lsls	r3, r3, #24
 8003022:	495f      	ldr	r1, [pc, #380]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8003024:	4313      	orrs	r3, r2
 8003026:	604b      	str	r3, [r1, #4]
 8003028:	e018      	b.n	800305c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800302a:	4b5d      	ldr	r3, [pc, #372]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a5c      	ldr	r2, [pc, #368]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8003030:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003034:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003036:	f7ff f865 	bl	8002104 <HAL_GetTick>
 800303a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800303c:	e008      	b.n	8003050 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800303e:	f7ff f861 	bl	8002104 <HAL_GetTick>
 8003042:	4602      	mov	r2, r0
 8003044:	693b      	ldr	r3, [r7, #16]
 8003046:	1ad3      	subs	r3, r2, r3
 8003048:	2b02      	cmp	r3, #2
 800304a:	d901      	bls.n	8003050 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800304c:	2303      	movs	r3, #3
 800304e:	e231      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003050:	4b53      	ldr	r3, [pc, #332]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003058:	2b00      	cmp	r3, #0
 800305a:	d1f0      	bne.n	800303e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f003 0308 	and.w	r3, r3, #8
 8003064:	2b00      	cmp	r3, #0
 8003066:	d03c      	beq.n	80030e2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	695b      	ldr	r3, [r3, #20]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d01c      	beq.n	80030aa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003070:	4b4b      	ldr	r3, [pc, #300]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8003072:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003076:	4a4a      	ldr	r2, [pc, #296]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8003078:	f043 0301 	orr.w	r3, r3, #1
 800307c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003080:	f7ff f840 	bl	8002104 <HAL_GetTick>
 8003084:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003086:	e008      	b.n	800309a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003088:	f7ff f83c 	bl	8002104 <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	2b02      	cmp	r3, #2
 8003094:	d901      	bls.n	800309a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003096:	2303      	movs	r3, #3
 8003098:	e20c      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800309a:	4b41      	ldr	r3, [pc, #260]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 800309c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030a0:	f003 0302 	and.w	r3, r3, #2
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d0ef      	beq.n	8003088 <HAL_RCC_OscConfig+0x3ec>
 80030a8:	e01b      	b.n	80030e2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030aa:	4b3d      	ldr	r3, [pc, #244]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 80030ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030b0:	4a3b      	ldr	r2, [pc, #236]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 80030b2:	f023 0301 	bic.w	r3, r3, #1
 80030b6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030ba:	f7ff f823 	bl	8002104 <HAL_GetTick>
 80030be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030c0:	e008      	b.n	80030d4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030c2:	f7ff f81f 	bl	8002104 <HAL_GetTick>
 80030c6:	4602      	mov	r2, r0
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	2b02      	cmp	r3, #2
 80030ce:	d901      	bls.n	80030d4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	e1ef      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80030d4:	4b32      	ldr	r3, [pc, #200]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 80030d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030da:	f003 0302 	and.w	r3, r3, #2
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d1ef      	bne.n	80030c2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f003 0304 	and.w	r3, r3, #4
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	f000 80a6 	beq.w	800323c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030f0:	2300      	movs	r3, #0
 80030f2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80030f4:	4b2a      	ldr	r3, [pc, #168]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 80030f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d10d      	bne.n	800311c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003100:	4b27      	ldr	r3, [pc, #156]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8003102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003104:	4a26      	ldr	r2, [pc, #152]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8003106:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800310a:	6593      	str	r3, [r2, #88]	@ 0x58
 800310c:	4b24      	ldr	r3, [pc, #144]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 800310e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003110:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003114:	60bb      	str	r3, [r7, #8]
 8003116:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003118:	2301      	movs	r3, #1
 800311a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800311c:	4b21      	ldr	r3, [pc, #132]	@ (80031a4 <HAL_RCC_OscConfig+0x508>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003124:	2b00      	cmp	r3, #0
 8003126:	d118      	bne.n	800315a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003128:	4b1e      	ldr	r3, [pc, #120]	@ (80031a4 <HAL_RCC_OscConfig+0x508>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a1d      	ldr	r2, [pc, #116]	@ (80031a4 <HAL_RCC_OscConfig+0x508>)
 800312e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003132:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003134:	f7fe ffe6 	bl	8002104 <HAL_GetTick>
 8003138:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800313a:	e008      	b.n	800314e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800313c:	f7fe ffe2 	bl	8002104 <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	2b02      	cmp	r3, #2
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e1b2      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800314e:	4b15      	ldr	r3, [pc, #84]	@ (80031a4 <HAL_RCC_OscConfig+0x508>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003156:	2b00      	cmp	r3, #0
 8003158:	d0f0      	beq.n	800313c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	2b01      	cmp	r3, #1
 8003160:	d108      	bne.n	8003174 <HAL_RCC_OscConfig+0x4d8>
 8003162:	4b0f      	ldr	r3, [pc, #60]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8003164:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003168:	4a0d      	ldr	r2, [pc, #52]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 800316a:	f043 0301 	orr.w	r3, r3, #1
 800316e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003172:	e029      	b.n	80031c8 <HAL_RCC_OscConfig+0x52c>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	2b05      	cmp	r3, #5
 800317a:	d115      	bne.n	80031a8 <HAL_RCC_OscConfig+0x50c>
 800317c:	4b08      	ldr	r3, [pc, #32]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 800317e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003182:	4a07      	ldr	r2, [pc, #28]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8003184:	f043 0304 	orr.w	r3, r3, #4
 8003188:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800318c:	4b04      	ldr	r3, [pc, #16]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 800318e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003192:	4a03      	ldr	r2, [pc, #12]	@ (80031a0 <HAL_RCC_OscConfig+0x504>)
 8003194:	f043 0301 	orr.w	r3, r3, #1
 8003198:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800319c:	e014      	b.n	80031c8 <HAL_RCC_OscConfig+0x52c>
 800319e:	bf00      	nop
 80031a0:	40021000 	.word	0x40021000
 80031a4:	40007000 	.word	0x40007000
 80031a8:	4b9a      	ldr	r3, [pc, #616]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 80031aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031ae:	4a99      	ldr	r2, [pc, #612]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 80031b0:	f023 0301 	bic.w	r3, r3, #1
 80031b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80031b8:	4b96      	ldr	r3, [pc, #600]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 80031ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031be:	4a95      	ldr	r2, [pc, #596]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 80031c0:	f023 0304 	bic.w	r3, r3, #4
 80031c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d016      	beq.n	80031fe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031d0:	f7fe ff98 	bl	8002104 <HAL_GetTick>
 80031d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031d6:	e00a      	b.n	80031ee <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031d8:	f7fe ff94 	bl	8002104 <HAL_GetTick>
 80031dc:	4602      	mov	r2, r0
 80031de:	693b      	ldr	r3, [r7, #16]
 80031e0:	1ad3      	subs	r3, r2, r3
 80031e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d901      	bls.n	80031ee <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e162      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031ee:	4b89      	ldr	r3, [pc, #548]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 80031f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031f4:	f003 0302 	and.w	r3, r3, #2
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d0ed      	beq.n	80031d8 <HAL_RCC_OscConfig+0x53c>
 80031fc:	e015      	b.n	800322a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031fe:	f7fe ff81 	bl	8002104 <HAL_GetTick>
 8003202:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003204:	e00a      	b.n	800321c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003206:	f7fe ff7d 	bl	8002104 <HAL_GetTick>
 800320a:	4602      	mov	r2, r0
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	1ad3      	subs	r3, r2, r3
 8003210:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003214:	4293      	cmp	r3, r2
 8003216:	d901      	bls.n	800321c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	e14b      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800321c:	4b7d      	ldr	r3, [pc, #500]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 800321e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	2b00      	cmp	r3, #0
 8003228:	d1ed      	bne.n	8003206 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800322a:	7ffb      	ldrb	r3, [r7, #31]
 800322c:	2b01      	cmp	r3, #1
 800322e:	d105      	bne.n	800323c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003230:	4b78      	ldr	r3, [pc, #480]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 8003232:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003234:	4a77      	ldr	r2, [pc, #476]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 8003236:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800323a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0320 	and.w	r3, r3, #32
 8003244:	2b00      	cmp	r3, #0
 8003246:	d03c      	beq.n	80032c2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800324c:	2b00      	cmp	r3, #0
 800324e:	d01c      	beq.n	800328a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003250:	4b70      	ldr	r3, [pc, #448]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 8003252:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003256:	4a6f      	ldr	r2, [pc, #444]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 8003258:	f043 0301 	orr.w	r3, r3, #1
 800325c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003260:	f7fe ff50 	bl	8002104 <HAL_GetTick>
 8003264:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003266:	e008      	b.n	800327a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003268:	f7fe ff4c 	bl	8002104 <HAL_GetTick>
 800326c:	4602      	mov	r2, r0
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	1ad3      	subs	r3, r2, r3
 8003272:	2b02      	cmp	r3, #2
 8003274:	d901      	bls.n	800327a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003276:	2303      	movs	r3, #3
 8003278:	e11c      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800327a:	4b66      	ldr	r3, [pc, #408]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 800327c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d0ef      	beq.n	8003268 <HAL_RCC_OscConfig+0x5cc>
 8003288:	e01b      	b.n	80032c2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800328a:	4b62      	ldr	r3, [pc, #392]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 800328c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003290:	4a60      	ldr	r2, [pc, #384]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 8003292:	f023 0301 	bic.w	r3, r3, #1
 8003296:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800329a:	f7fe ff33 	bl	8002104 <HAL_GetTick>
 800329e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80032a0:	e008      	b.n	80032b4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80032a2:	f7fe ff2f 	bl	8002104 <HAL_GetTick>
 80032a6:	4602      	mov	r2, r0
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	1ad3      	subs	r3, r2, r3
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d901      	bls.n	80032b4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e0ff      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80032b4:	4b57      	ldr	r3, [pc, #348]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 80032b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80032ba:	f003 0302 	and.w	r3, r3, #2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d1ef      	bne.n	80032a2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	f000 80f3 	beq.w	80034b2 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032d0:	2b02      	cmp	r3, #2
 80032d2:	f040 80c9 	bne.w	8003468 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80032d6:	4b4f      	ldr	r3, [pc, #316]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 80032d8:	68db      	ldr	r3, [r3, #12]
 80032da:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	f003 0203 	and.w	r2, r3, #3
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032e6:	429a      	cmp	r2, r3
 80032e8:	d12c      	bne.n	8003344 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80032ea:	697b      	ldr	r3, [r7, #20]
 80032ec:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032f4:	3b01      	subs	r3, #1
 80032f6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80032f8:	429a      	cmp	r2, r3
 80032fa:	d123      	bne.n	8003344 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003306:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003308:	429a      	cmp	r2, r3
 800330a:	d11b      	bne.n	8003344 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003316:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003318:	429a      	cmp	r2, r3
 800331a:	d113      	bne.n	8003344 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003326:	085b      	lsrs	r3, r3, #1
 8003328:	3b01      	subs	r3, #1
 800332a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800332c:	429a      	cmp	r2, r3
 800332e:	d109      	bne.n	8003344 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800333a:	085b      	lsrs	r3, r3, #1
 800333c:	3b01      	subs	r3, #1
 800333e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003340:	429a      	cmp	r2, r3
 8003342:	d06b      	beq.n	800341c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003344:	69bb      	ldr	r3, [r7, #24]
 8003346:	2b0c      	cmp	r3, #12
 8003348:	d062      	beq.n	8003410 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800334a:	4b32      	ldr	r3, [pc, #200]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003352:	2b00      	cmp	r3, #0
 8003354:	d001      	beq.n	800335a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e0ac      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800335a:	4b2e      	ldr	r3, [pc, #184]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a2d      	ldr	r2, [pc, #180]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 8003360:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003364:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003366:	f7fe fecd 	bl	8002104 <HAL_GetTick>
 800336a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800336c:	e008      	b.n	8003380 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800336e:	f7fe fec9 	bl	8002104 <HAL_GetTick>
 8003372:	4602      	mov	r2, r0
 8003374:	693b      	ldr	r3, [r7, #16]
 8003376:	1ad3      	subs	r3, r2, r3
 8003378:	2b02      	cmp	r3, #2
 800337a:	d901      	bls.n	8003380 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800337c:	2303      	movs	r3, #3
 800337e:	e099      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003380:	4b24      	ldr	r3, [pc, #144]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d1f0      	bne.n	800336e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800338c:	4b21      	ldr	r3, [pc, #132]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 800338e:	68da      	ldr	r2, [r3, #12]
 8003390:	4b21      	ldr	r3, [pc, #132]	@ (8003418 <HAL_RCC_OscConfig+0x77c>)
 8003392:	4013      	ands	r3, r2
 8003394:	687a      	ldr	r2, [r7, #4]
 8003396:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003398:	687a      	ldr	r2, [r7, #4]
 800339a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800339c:	3a01      	subs	r2, #1
 800339e:	0112      	lsls	r2, r2, #4
 80033a0:	4311      	orrs	r1, r2
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80033a6:	0212      	lsls	r2, r2, #8
 80033a8:	4311      	orrs	r1, r2
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80033ae:	0852      	lsrs	r2, r2, #1
 80033b0:	3a01      	subs	r2, #1
 80033b2:	0552      	lsls	r2, r2, #21
 80033b4:	4311      	orrs	r1, r2
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80033ba:	0852      	lsrs	r2, r2, #1
 80033bc:	3a01      	subs	r2, #1
 80033be:	0652      	lsls	r2, r2, #25
 80033c0:	4311      	orrs	r1, r2
 80033c2:	687a      	ldr	r2, [r7, #4]
 80033c4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80033c6:	06d2      	lsls	r2, r2, #27
 80033c8:	430a      	orrs	r2, r1
 80033ca:	4912      	ldr	r1, [pc, #72]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 80033cc:	4313      	orrs	r3, r2
 80033ce:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80033d0:	4b10      	ldr	r3, [pc, #64]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a0f      	ldr	r2, [pc, #60]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 80033d6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033da:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80033dc:	4b0d      	ldr	r3, [pc, #52]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 80033de:	68db      	ldr	r3, [r3, #12]
 80033e0:	4a0c      	ldr	r2, [pc, #48]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 80033e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033e6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80033e8:	f7fe fe8c 	bl	8002104 <HAL_GetTick>
 80033ec:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033ee:	e008      	b.n	8003402 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033f0:	f7fe fe88 	bl	8002104 <HAL_GetTick>
 80033f4:	4602      	mov	r2, r0
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	1ad3      	subs	r3, r2, r3
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	d901      	bls.n	8003402 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	e058      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003402:	4b04      	ldr	r3, [pc, #16]	@ (8003414 <HAL_RCC_OscConfig+0x778>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d0f0      	beq.n	80033f0 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800340e:	e050      	b.n	80034b2 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e04f      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
 8003414:	40021000 	.word	0x40021000
 8003418:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800341c:	4b27      	ldr	r3, [pc, #156]	@ (80034bc <HAL_RCC_OscConfig+0x820>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d144      	bne.n	80034b2 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003428:	4b24      	ldr	r3, [pc, #144]	@ (80034bc <HAL_RCC_OscConfig+0x820>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a23      	ldr	r2, [pc, #140]	@ (80034bc <HAL_RCC_OscConfig+0x820>)
 800342e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003432:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003434:	4b21      	ldr	r3, [pc, #132]	@ (80034bc <HAL_RCC_OscConfig+0x820>)
 8003436:	68db      	ldr	r3, [r3, #12]
 8003438:	4a20      	ldr	r2, [pc, #128]	@ (80034bc <HAL_RCC_OscConfig+0x820>)
 800343a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800343e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003440:	f7fe fe60 	bl	8002104 <HAL_GetTick>
 8003444:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003446:	e008      	b.n	800345a <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003448:	f7fe fe5c 	bl	8002104 <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	2b02      	cmp	r3, #2
 8003454:	d901      	bls.n	800345a <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e02c      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800345a:	4b18      	ldr	r3, [pc, #96]	@ (80034bc <HAL_RCC_OscConfig+0x820>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d0f0      	beq.n	8003448 <HAL_RCC_OscConfig+0x7ac>
 8003466:	e024      	b.n	80034b2 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003468:	69bb      	ldr	r3, [r7, #24]
 800346a:	2b0c      	cmp	r3, #12
 800346c:	d01f      	beq.n	80034ae <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800346e:	4b13      	ldr	r3, [pc, #76]	@ (80034bc <HAL_RCC_OscConfig+0x820>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	4a12      	ldr	r2, [pc, #72]	@ (80034bc <HAL_RCC_OscConfig+0x820>)
 8003474:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003478:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800347a:	f7fe fe43 	bl	8002104 <HAL_GetTick>
 800347e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003480:	e008      	b.n	8003494 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003482:	f7fe fe3f 	bl	8002104 <HAL_GetTick>
 8003486:	4602      	mov	r2, r0
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	2b02      	cmp	r3, #2
 800348e:	d901      	bls.n	8003494 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003490:	2303      	movs	r3, #3
 8003492:	e00f      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003494:	4b09      	ldr	r3, [pc, #36]	@ (80034bc <HAL_RCC_OscConfig+0x820>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800349c:	2b00      	cmp	r3, #0
 800349e:	d1f0      	bne.n	8003482 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80034a0:	4b06      	ldr	r3, [pc, #24]	@ (80034bc <HAL_RCC_OscConfig+0x820>)
 80034a2:	68da      	ldr	r2, [r3, #12]
 80034a4:	4905      	ldr	r1, [pc, #20]	@ (80034bc <HAL_RCC_OscConfig+0x820>)
 80034a6:	4b06      	ldr	r3, [pc, #24]	@ (80034c0 <HAL_RCC_OscConfig+0x824>)
 80034a8:	4013      	ands	r3, r2
 80034aa:	60cb      	str	r3, [r1, #12]
 80034ac:	e001      	b.n	80034b2 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e000      	b.n	80034b4 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 80034b2:	2300      	movs	r3, #0
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	3720      	adds	r7, #32
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	40021000 	.word	0x40021000
 80034c0:	feeefffc 	.word	0xfeeefffc

080034c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b084      	sub	sp, #16
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	6078      	str	r0, [r7, #4]
 80034cc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d101      	bne.n	80034d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	e0e7      	b.n	80036a8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80034d8:	4b75      	ldr	r3, [pc, #468]	@ (80036b0 <HAL_RCC_ClockConfig+0x1ec>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 0307 	and.w	r3, r3, #7
 80034e0:	683a      	ldr	r2, [r7, #0]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d910      	bls.n	8003508 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034e6:	4b72      	ldr	r3, [pc, #456]	@ (80036b0 <HAL_RCC_ClockConfig+0x1ec>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f023 0207 	bic.w	r2, r3, #7
 80034ee:	4970      	ldr	r1, [pc, #448]	@ (80036b0 <HAL_RCC_ClockConfig+0x1ec>)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	4313      	orrs	r3, r2
 80034f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034f6:	4b6e      	ldr	r3, [pc, #440]	@ (80036b0 <HAL_RCC_ClockConfig+0x1ec>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0307 	and.w	r3, r3, #7
 80034fe:	683a      	ldr	r2, [r7, #0]
 8003500:	429a      	cmp	r2, r3
 8003502:	d001      	beq.n	8003508 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e0cf      	b.n	80036a8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0302 	and.w	r3, r3, #2
 8003510:	2b00      	cmp	r3, #0
 8003512:	d010      	beq.n	8003536 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	689a      	ldr	r2, [r3, #8]
 8003518:	4b66      	ldr	r3, [pc, #408]	@ (80036b4 <HAL_RCC_ClockConfig+0x1f0>)
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003520:	429a      	cmp	r2, r3
 8003522:	d908      	bls.n	8003536 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003524:	4b63      	ldr	r3, [pc, #396]	@ (80036b4 <HAL_RCC_ClockConfig+0x1f0>)
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	4960      	ldr	r1, [pc, #384]	@ (80036b4 <HAL_RCC_ClockConfig+0x1f0>)
 8003532:	4313      	orrs	r3, r2
 8003534:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f003 0301 	and.w	r3, r3, #1
 800353e:	2b00      	cmp	r3, #0
 8003540:	d04c      	beq.n	80035dc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	685b      	ldr	r3, [r3, #4]
 8003546:	2b03      	cmp	r3, #3
 8003548:	d107      	bne.n	800355a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800354a:	4b5a      	ldr	r3, [pc, #360]	@ (80036b4 <HAL_RCC_ClockConfig+0x1f0>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d121      	bne.n	800359a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e0a6      	b.n	80036a8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	2b02      	cmp	r3, #2
 8003560:	d107      	bne.n	8003572 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003562:	4b54      	ldr	r3, [pc, #336]	@ (80036b4 <HAL_RCC_ClockConfig+0x1f0>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d115      	bne.n	800359a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800356e:	2301      	movs	r3, #1
 8003570:	e09a      	b.n	80036a8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d107      	bne.n	800358a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800357a:	4b4e      	ldr	r3, [pc, #312]	@ (80036b4 <HAL_RCC_ClockConfig+0x1f0>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0302 	and.w	r3, r3, #2
 8003582:	2b00      	cmp	r3, #0
 8003584:	d109      	bne.n	800359a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	e08e      	b.n	80036a8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800358a:	4b4a      	ldr	r3, [pc, #296]	@ (80036b4 <HAL_RCC_ClockConfig+0x1f0>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003592:	2b00      	cmp	r3, #0
 8003594:	d101      	bne.n	800359a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e086      	b.n	80036a8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800359a:	4b46      	ldr	r3, [pc, #280]	@ (80036b4 <HAL_RCC_ClockConfig+0x1f0>)
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	f023 0203 	bic.w	r2, r3, #3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	4943      	ldr	r1, [pc, #268]	@ (80036b4 <HAL_RCC_ClockConfig+0x1f0>)
 80035a8:	4313      	orrs	r3, r2
 80035aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035ac:	f7fe fdaa 	bl	8002104 <HAL_GetTick>
 80035b0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035b2:	e00a      	b.n	80035ca <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035b4:	f7fe fda6 	bl	8002104 <HAL_GetTick>
 80035b8:	4602      	mov	r2, r0
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	1ad3      	subs	r3, r2, r3
 80035be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e06e      	b.n	80036a8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035ca:	4b3a      	ldr	r3, [pc, #232]	@ (80036b4 <HAL_RCC_ClockConfig+0x1f0>)
 80035cc:	689b      	ldr	r3, [r3, #8]
 80035ce:	f003 020c 	and.w	r2, r3, #12
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	429a      	cmp	r2, r3
 80035da:	d1eb      	bne.n	80035b4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0302 	and.w	r3, r3, #2
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d010      	beq.n	800360a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	689a      	ldr	r2, [r3, #8]
 80035ec:	4b31      	ldr	r3, [pc, #196]	@ (80036b4 <HAL_RCC_ClockConfig+0x1f0>)
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d208      	bcs.n	800360a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035f8:	4b2e      	ldr	r3, [pc, #184]	@ (80036b4 <HAL_RCC_ClockConfig+0x1f0>)
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	492b      	ldr	r1, [pc, #172]	@ (80036b4 <HAL_RCC_ClockConfig+0x1f0>)
 8003606:	4313      	orrs	r3, r2
 8003608:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800360a:	4b29      	ldr	r3, [pc, #164]	@ (80036b0 <HAL_RCC_ClockConfig+0x1ec>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0307 	and.w	r3, r3, #7
 8003612:	683a      	ldr	r2, [r7, #0]
 8003614:	429a      	cmp	r2, r3
 8003616:	d210      	bcs.n	800363a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003618:	4b25      	ldr	r3, [pc, #148]	@ (80036b0 <HAL_RCC_ClockConfig+0x1ec>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f023 0207 	bic.w	r2, r3, #7
 8003620:	4923      	ldr	r1, [pc, #140]	@ (80036b0 <HAL_RCC_ClockConfig+0x1ec>)
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	4313      	orrs	r3, r2
 8003626:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003628:	4b21      	ldr	r3, [pc, #132]	@ (80036b0 <HAL_RCC_ClockConfig+0x1ec>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f003 0307 	and.w	r3, r3, #7
 8003630:	683a      	ldr	r2, [r7, #0]
 8003632:	429a      	cmp	r2, r3
 8003634:	d001      	beq.n	800363a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e036      	b.n	80036a8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0304 	and.w	r3, r3, #4
 8003642:	2b00      	cmp	r3, #0
 8003644:	d008      	beq.n	8003658 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003646:	4b1b      	ldr	r3, [pc, #108]	@ (80036b4 <HAL_RCC_ClockConfig+0x1f0>)
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	68db      	ldr	r3, [r3, #12]
 8003652:	4918      	ldr	r1, [pc, #96]	@ (80036b4 <HAL_RCC_ClockConfig+0x1f0>)
 8003654:	4313      	orrs	r3, r2
 8003656:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f003 0308 	and.w	r3, r3, #8
 8003660:	2b00      	cmp	r3, #0
 8003662:	d009      	beq.n	8003678 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003664:	4b13      	ldr	r3, [pc, #76]	@ (80036b4 <HAL_RCC_ClockConfig+0x1f0>)
 8003666:	689b      	ldr	r3, [r3, #8]
 8003668:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	691b      	ldr	r3, [r3, #16]
 8003670:	00db      	lsls	r3, r3, #3
 8003672:	4910      	ldr	r1, [pc, #64]	@ (80036b4 <HAL_RCC_ClockConfig+0x1f0>)
 8003674:	4313      	orrs	r3, r2
 8003676:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003678:	f000 f824 	bl	80036c4 <HAL_RCC_GetSysClockFreq>
 800367c:	4602      	mov	r2, r0
 800367e:	4b0d      	ldr	r3, [pc, #52]	@ (80036b4 <HAL_RCC_ClockConfig+0x1f0>)
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	091b      	lsrs	r3, r3, #4
 8003684:	f003 030f 	and.w	r3, r3, #15
 8003688:	490b      	ldr	r1, [pc, #44]	@ (80036b8 <HAL_RCC_ClockConfig+0x1f4>)
 800368a:	5ccb      	ldrb	r3, [r1, r3]
 800368c:	f003 031f 	and.w	r3, r3, #31
 8003690:	fa22 f303 	lsr.w	r3, r2, r3
 8003694:	4a09      	ldr	r2, [pc, #36]	@ (80036bc <HAL_RCC_ClockConfig+0x1f8>)
 8003696:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003698:	4b09      	ldr	r3, [pc, #36]	@ (80036c0 <HAL_RCC_ClockConfig+0x1fc>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4618      	mov	r0, r3
 800369e:	f7fe fce1 	bl	8002064 <HAL_InitTick>
 80036a2:	4603      	mov	r3, r0
 80036a4:	72fb      	strb	r3, [r7, #11]

  return status;
 80036a6:	7afb      	ldrb	r3, [r7, #11]
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3710      	adds	r7, #16
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	40022000 	.word	0x40022000
 80036b4:	40021000 	.word	0x40021000
 80036b8:	08006cc0 	.word	0x08006cc0
 80036bc:	20000010 	.word	0x20000010
 80036c0:	20000014 	.word	0x20000014

080036c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036c4:	b480      	push	{r7}
 80036c6:	b089      	sub	sp, #36	@ 0x24
 80036c8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80036ca:	2300      	movs	r3, #0
 80036cc:	61fb      	str	r3, [r7, #28]
 80036ce:	2300      	movs	r3, #0
 80036d0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036d2:	4b3e      	ldr	r3, [pc, #248]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x108>)
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	f003 030c 	and.w	r3, r3, #12
 80036da:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80036dc:	4b3b      	ldr	r3, [pc, #236]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x108>)
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	f003 0303 	and.w	r3, r3, #3
 80036e4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d005      	beq.n	80036f8 <HAL_RCC_GetSysClockFreq+0x34>
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	2b0c      	cmp	r3, #12
 80036f0:	d121      	bne.n	8003736 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2b01      	cmp	r3, #1
 80036f6:	d11e      	bne.n	8003736 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80036f8:	4b34      	ldr	r3, [pc, #208]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x108>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 0308 	and.w	r3, r3, #8
 8003700:	2b00      	cmp	r3, #0
 8003702:	d107      	bne.n	8003714 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003704:	4b31      	ldr	r3, [pc, #196]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x108>)
 8003706:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800370a:	0a1b      	lsrs	r3, r3, #8
 800370c:	f003 030f 	and.w	r3, r3, #15
 8003710:	61fb      	str	r3, [r7, #28]
 8003712:	e005      	b.n	8003720 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003714:	4b2d      	ldr	r3, [pc, #180]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x108>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	091b      	lsrs	r3, r3, #4
 800371a:	f003 030f 	and.w	r3, r3, #15
 800371e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003720:	4a2b      	ldr	r2, [pc, #172]	@ (80037d0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003728:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800372a:	693b      	ldr	r3, [r7, #16]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d10d      	bne.n	800374c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003730:	69fb      	ldr	r3, [r7, #28]
 8003732:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003734:	e00a      	b.n	800374c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	2b04      	cmp	r3, #4
 800373a:	d102      	bne.n	8003742 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800373c:	4b25      	ldr	r3, [pc, #148]	@ (80037d4 <HAL_RCC_GetSysClockFreq+0x110>)
 800373e:	61bb      	str	r3, [r7, #24]
 8003740:	e004      	b.n	800374c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	2b08      	cmp	r3, #8
 8003746:	d101      	bne.n	800374c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003748:	4b23      	ldr	r3, [pc, #140]	@ (80037d8 <HAL_RCC_GetSysClockFreq+0x114>)
 800374a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	2b0c      	cmp	r3, #12
 8003750:	d134      	bne.n	80037bc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003752:	4b1e      	ldr	r3, [pc, #120]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x108>)
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	f003 0303 	and.w	r3, r3, #3
 800375a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	2b02      	cmp	r3, #2
 8003760:	d003      	beq.n	800376a <HAL_RCC_GetSysClockFreq+0xa6>
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	2b03      	cmp	r3, #3
 8003766:	d003      	beq.n	8003770 <HAL_RCC_GetSysClockFreq+0xac>
 8003768:	e005      	b.n	8003776 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800376a:	4b1a      	ldr	r3, [pc, #104]	@ (80037d4 <HAL_RCC_GetSysClockFreq+0x110>)
 800376c:	617b      	str	r3, [r7, #20]
      break;
 800376e:	e005      	b.n	800377c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003770:	4b19      	ldr	r3, [pc, #100]	@ (80037d8 <HAL_RCC_GetSysClockFreq+0x114>)
 8003772:	617b      	str	r3, [r7, #20]
      break;
 8003774:	e002      	b.n	800377c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	617b      	str	r3, [r7, #20]
      break;
 800377a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800377c:	4b13      	ldr	r3, [pc, #76]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x108>)
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	091b      	lsrs	r3, r3, #4
 8003782:	f003 0307 	and.w	r3, r3, #7
 8003786:	3301      	adds	r3, #1
 8003788:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800378a:	4b10      	ldr	r3, [pc, #64]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x108>)
 800378c:	68db      	ldr	r3, [r3, #12]
 800378e:	0a1b      	lsrs	r3, r3, #8
 8003790:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003794:	697a      	ldr	r2, [r7, #20]
 8003796:	fb03 f202 	mul.w	r2, r3, r2
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	fbb2 f3f3 	udiv	r3, r2, r3
 80037a0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80037a2:	4b0a      	ldr	r3, [pc, #40]	@ (80037cc <HAL_RCC_GetSysClockFreq+0x108>)
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	0e5b      	lsrs	r3, r3, #25
 80037a8:	f003 0303 	and.w	r3, r3, #3
 80037ac:	3301      	adds	r3, #1
 80037ae:	005b      	lsls	r3, r3, #1
 80037b0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80037b2:	697a      	ldr	r2, [r7, #20]
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ba:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80037bc:	69bb      	ldr	r3, [r7, #24]
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3724      	adds	r7, #36	@ 0x24
 80037c2:	46bd      	mov	sp, r7
 80037c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c8:	4770      	bx	lr
 80037ca:	bf00      	nop
 80037cc:	40021000 	.word	0x40021000
 80037d0:	08006cd8 	.word	0x08006cd8
 80037d4:	00f42400 	.word	0x00f42400
 80037d8:	007a1200 	.word	0x007a1200

080037dc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037dc:	b480      	push	{r7}
 80037de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037e0:	4b03      	ldr	r3, [pc, #12]	@ (80037f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80037e2:	681b      	ldr	r3, [r3, #0]
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	46bd      	mov	sp, r7
 80037e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	20000010 	.word	0x20000010

080037f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80037f8:	f7ff fff0 	bl	80037dc <HAL_RCC_GetHCLKFreq>
 80037fc:	4602      	mov	r2, r0
 80037fe:	4b06      	ldr	r3, [pc, #24]	@ (8003818 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	0a1b      	lsrs	r3, r3, #8
 8003804:	f003 0307 	and.w	r3, r3, #7
 8003808:	4904      	ldr	r1, [pc, #16]	@ (800381c <HAL_RCC_GetPCLK1Freq+0x28>)
 800380a:	5ccb      	ldrb	r3, [r1, r3]
 800380c:	f003 031f 	and.w	r3, r3, #31
 8003810:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003814:	4618      	mov	r0, r3
 8003816:	bd80      	pop	{r7, pc}
 8003818:	40021000 	.word	0x40021000
 800381c:	08006cd0 	.word	0x08006cd0

08003820 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003824:	f7ff ffda 	bl	80037dc <HAL_RCC_GetHCLKFreq>
 8003828:	4602      	mov	r2, r0
 800382a:	4b06      	ldr	r3, [pc, #24]	@ (8003844 <HAL_RCC_GetPCLK2Freq+0x24>)
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	0adb      	lsrs	r3, r3, #11
 8003830:	f003 0307 	and.w	r3, r3, #7
 8003834:	4904      	ldr	r1, [pc, #16]	@ (8003848 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003836:	5ccb      	ldrb	r3, [r1, r3]
 8003838:	f003 031f 	and.w	r3, r3, #31
 800383c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003840:	4618      	mov	r0, r3
 8003842:	bd80      	pop	{r7, pc}
 8003844:	40021000 	.word	0x40021000
 8003848:	08006cd0 	.word	0x08006cd0

0800384c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b086      	sub	sp, #24
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003854:	2300      	movs	r3, #0
 8003856:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003858:	4b2a      	ldr	r3, [pc, #168]	@ (8003904 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800385a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800385c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003860:	2b00      	cmp	r3, #0
 8003862:	d003      	beq.n	800386c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003864:	f7ff f9b6 	bl	8002bd4 <HAL_PWREx_GetVoltageRange>
 8003868:	6178      	str	r0, [r7, #20]
 800386a:	e014      	b.n	8003896 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800386c:	4b25      	ldr	r3, [pc, #148]	@ (8003904 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800386e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003870:	4a24      	ldr	r2, [pc, #144]	@ (8003904 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003872:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003876:	6593      	str	r3, [r2, #88]	@ 0x58
 8003878:	4b22      	ldr	r3, [pc, #136]	@ (8003904 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800387a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800387c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003880:	60fb      	str	r3, [r7, #12]
 8003882:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003884:	f7ff f9a6 	bl	8002bd4 <HAL_PWREx_GetVoltageRange>
 8003888:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800388a:	4b1e      	ldr	r3, [pc, #120]	@ (8003904 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800388c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800388e:	4a1d      	ldr	r2, [pc, #116]	@ (8003904 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003890:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003894:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800389c:	d10b      	bne.n	80038b6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	2b80      	cmp	r3, #128	@ 0x80
 80038a2:	d919      	bls.n	80038d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2ba0      	cmp	r3, #160	@ 0xa0
 80038a8:	d902      	bls.n	80038b0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80038aa:	2302      	movs	r3, #2
 80038ac:	613b      	str	r3, [r7, #16]
 80038ae:	e013      	b.n	80038d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80038b0:	2301      	movs	r3, #1
 80038b2:	613b      	str	r3, [r7, #16]
 80038b4:	e010      	b.n	80038d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	2b80      	cmp	r3, #128	@ 0x80
 80038ba:	d902      	bls.n	80038c2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80038bc:	2303      	movs	r3, #3
 80038be:	613b      	str	r3, [r7, #16]
 80038c0:	e00a      	b.n	80038d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2b80      	cmp	r3, #128	@ 0x80
 80038c6:	d102      	bne.n	80038ce <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80038c8:	2302      	movs	r3, #2
 80038ca:	613b      	str	r3, [r7, #16]
 80038cc:	e004      	b.n	80038d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2b70      	cmp	r3, #112	@ 0x70
 80038d2:	d101      	bne.n	80038d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80038d4:	2301      	movs	r3, #1
 80038d6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80038d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003908 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f023 0207 	bic.w	r2, r3, #7
 80038e0:	4909      	ldr	r1, [pc, #36]	@ (8003908 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80038e8:	4b07      	ldr	r3, [pc, #28]	@ (8003908 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f003 0307 	and.w	r3, r3, #7
 80038f0:	693a      	ldr	r2, [r7, #16]
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d001      	beq.n	80038fa <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	e000      	b.n	80038fc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80038fa:	2300      	movs	r3, #0
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3718      	adds	r7, #24
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}
 8003904:	40021000 	.word	0x40021000
 8003908:	40022000 	.word	0x40022000

0800390c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b086      	sub	sp, #24
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003914:	2300      	movs	r3, #0
 8003916:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003918:	2300      	movs	r3, #0
 800391a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003924:	2b00      	cmp	r3, #0
 8003926:	d031      	beq.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800392c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003930:	d01a      	beq.n	8003968 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003932:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003936:	d814      	bhi.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003938:	2b00      	cmp	r3, #0
 800393a:	d009      	beq.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800393c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003940:	d10f      	bne.n	8003962 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003942:	4b5d      	ldr	r3, [pc, #372]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	4a5c      	ldr	r2, [pc, #368]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003948:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800394c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800394e:	e00c      	b.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	3304      	adds	r3, #4
 8003954:	2100      	movs	r1, #0
 8003956:	4618      	mov	r0, r3
 8003958:	f000 f9ce 	bl	8003cf8 <RCCEx_PLLSAI1_Config>
 800395c:	4603      	mov	r3, r0
 800395e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003960:	e003      	b.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	74fb      	strb	r3, [r7, #19]
      break;
 8003966:	e000      	b.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8003968:	bf00      	nop
    }

    if(ret == HAL_OK)
 800396a:	7cfb      	ldrb	r3, [r7, #19]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d10b      	bne.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003970:	4b51      	ldr	r3, [pc, #324]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003972:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003976:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800397e:	494e      	ldr	r1, [pc, #312]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003980:	4313      	orrs	r3, r2
 8003982:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003986:	e001      	b.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003988:	7cfb      	ldrb	r3, [r7, #19]
 800398a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003994:	2b00      	cmp	r3, #0
 8003996:	f000 809e 	beq.w	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800399a:	2300      	movs	r3, #0
 800399c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800399e:	4b46      	ldr	r3, [pc, #280]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80039a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d101      	bne.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80039aa:	2301      	movs	r3, #1
 80039ac:	e000      	b.n	80039b0 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80039ae:	2300      	movs	r3, #0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d00d      	beq.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039b4:	4b40      	ldr	r3, [pc, #256]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80039b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039b8:	4a3f      	ldr	r2, [pc, #252]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80039ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039be:	6593      	str	r3, [r2, #88]	@ 0x58
 80039c0:	4b3d      	ldr	r3, [pc, #244]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80039c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039c8:	60bb      	str	r3, [r7, #8]
 80039ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80039cc:	2301      	movs	r3, #1
 80039ce:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80039d0:	4b3a      	ldr	r3, [pc, #232]	@ (8003abc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a39      	ldr	r2, [pc, #228]	@ (8003abc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80039d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039da:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80039dc:	f7fe fb92 	bl	8002104 <HAL_GetTick>
 80039e0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80039e2:	e009      	b.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039e4:	f7fe fb8e 	bl	8002104 <HAL_GetTick>
 80039e8:	4602      	mov	r2, r0
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	1ad3      	subs	r3, r2, r3
 80039ee:	2b02      	cmp	r3, #2
 80039f0:	d902      	bls.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 80039f2:	2303      	movs	r3, #3
 80039f4:	74fb      	strb	r3, [r7, #19]
        break;
 80039f6:	e005      	b.n	8003a04 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80039f8:	4b30      	ldr	r3, [pc, #192]	@ (8003abc <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d0ef      	beq.n	80039e4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003a04:	7cfb      	ldrb	r3, [r7, #19]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d15a      	bne.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003a0a:	4b2b      	ldr	r3, [pc, #172]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a10:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a14:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003a16:	697b      	ldr	r3, [r7, #20]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d01e      	beq.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a20:	697a      	ldr	r2, [r7, #20]
 8003a22:	429a      	cmp	r2, r3
 8003a24:	d019      	beq.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a26:	4b24      	ldr	r3, [pc, #144]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a30:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a32:	4b21      	ldr	r3, [pc, #132]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a38:	4a1f      	ldr	r2, [pc, #124]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a3a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a3e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a42:	4b1d      	ldr	r3, [pc, #116]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a48:	4a1b      	ldr	r2, [pc, #108]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a4e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003a52:	4a19      	ldr	r2, [pc, #100]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	f003 0301 	and.w	r3, r3, #1
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d016      	beq.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a64:	f7fe fb4e 	bl	8002104 <HAL_GetTick>
 8003a68:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a6a:	e00b      	b.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a6c:	f7fe fb4a 	bl	8002104 <HAL_GetTick>
 8003a70:	4602      	mov	r2, r0
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	1ad3      	subs	r3, r2, r3
 8003a76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d902      	bls.n	8003a84 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	74fb      	strb	r3, [r7, #19]
            break;
 8003a82:	e006      	b.n	8003a92 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a84:	4b0c      	ldr	r3, [pc, #48]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d0ec      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8003a92:	7cfb      	ldrb	r3, [r7, #19]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d10b      	bne.n	8003ab0 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a98:	4b07      	ldr	r3, [pc, #28]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a9e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003aa6:	4904      	ldr	r1, [pc, #16]	@ (8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003aae:	e009      	b.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003ab0:	7cfb      	ldrb	r3, [r7, #19]
 8003ab2:	74bb      	strb	r3, [r7, #18]
 8003ab4:	e006      	b.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003ab6:	bf00      	nop
 8003ab8:	40021000 	.word	0x40021000
 8003abc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ac0:	7cfb      	ldrb	r3, [r7, #19]
 8003ac2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003ac4:	7c7b      	ldrb	r3, [r7, #17]
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d105      	bne.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003aca:	4b8a      	ldr	r3, [pc, #552]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003acc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ace:	4a89      	ldr	r2, [pc, #548]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ad0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ad4:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f003 0301 	and.w	r3, r3, #1
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d00a      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003ae2:	4b84      	ldr	r3, [pc, #528]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ae8:	f023 0203 	bic.w	r2, r3, #3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6a1b      	ldr	r3, [r3, #32]
 8003af0:	4980      	ldr	r1, [pc, #512]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0302 	and.w	r3, r3, #2
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d00a      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b04:	4b7b      	ldr	r3, [pc, #492]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b0a:	f023 020c 	bic.w	r2, r3, #12
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b12:	4978      	ldr	r1, [pc, #480]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b14:	4313      	orrs	r3, r2
 8003b16:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0320 	and.w	r3, r3, #32
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d00a      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b26:	4b73      	ldr	r3, [pc, #460]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b2c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b34:	496f      	ldr	r1, [pc, #444]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b36:	4313      	orrs	r3, r2
 8003b38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d00a      	beq.n	8003b5e <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b48:	4b6a      	ldr	r3, [pc, #424]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b4e:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b56:	4967      	ldr	r1, [pc, #412]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d00a      	beq.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b6a:	4b62      	ldr	r3, [pc, #392]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b70:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b78:	495e      	ldr	r1, [pc, #376]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d00a      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b8c:	4b59      	ldr	r3, [pc, #356]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b92:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b9a:	4956      	ldr	r1, [pc, #344]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d00a      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003bae:	4b51      	ldr	r3, [pc, #324]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bb4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bbc:	494d      	ldr	r1, [pc, #308]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d028      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003bd0:	4b48      	ldr	r3, [pc, #288]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bd6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bde:	4945      	ldr	r1, [pc, #276]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003be0:	4313      	orrs	r3, r2
 8003be2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003bee:	d106      	bne.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bf0:	4b40      	ldr	r3, [pc, #256]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	4a3f      	ldr	r2, [pc, #252]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bf6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003bfa:	60d3      	str	r3, [r2, #12]
 8003bfc:	e011      	b.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c02:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c06:	d10c      	bne.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	3304      	adds	r3, #4
 8003c0c:	2101      	movs	r1, #1
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f000 f872 	bl	8003cf8 <RCCEx_PLLSAI1_Config>
 8003c14:	4603      	mov	r3, r0
 8003c16:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003c18:	7cfb      	ldrb	r3, [r7, #19]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d001      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8003c1e:	7cfb      	ldrb	r3, [r7, #19]
 8003c20:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d028      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c2e:	4b31      	ldr	r3, [pc, #196]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c34:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c3c:	492d      	ldr	r1, [pc, #180]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c48:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c4c:	d106      	bne.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c4e:	4b29      	ldr	r3, [pc, #164]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c50:	68db      	ldr	r3, [r3, #12]
 8003c52:	4a28      	ldr	r2, [pc, #160]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c54:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c58:	60d3      	str	r3, [r2, #12]
 8003c5a:	e011      	b.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c60:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c64:	d10c      	bne.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	3304      	adds	r3, #4
 8003c6a:	2101      	movs	r1, #1
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	f000 f843 	bl	8003cf8 <RCCEx_PLLSAI1_Config>
 8003c72:	4603      	mov	r3, r0
 8003c74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c76:	7cfb      	ldrb	r3, [r7, #19]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d001      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8003c7c:	7cfb      	ldrb	r3, [r7, #19]
 8003c7e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d01c      	beq.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c8c:	4b19      	ldr	r3, [pc, #100]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c92:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c9a:	4916      	ldr	r1, [pc, #88]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ca6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003caa:	d10c      	bne.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	3304      	adds	r3, #4
 8003cb0:	2102      	movs	r1, #2
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f000 f820 	bl	8003cf8 <RCCEx_PLLSAI1_Config>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cbc:	7cfb      	ldrb	r3, [r7, #19]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d001      	beq.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8003cc2:	7cfb      	ldrb	r3, [r7, #19]
 8003cc4:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d00a      	beq.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003cd2:	4b08      	ldr	r3, [pc, #32]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cd8:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ce0:	4904      	ldr	r1, [pc, #16]	@ (8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003ce8:	7cbb      	ldrb	r3, [r7, #18]
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3718      	adds	r7, #24
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}
 8003cf2:	bf00      	nop
 8003cf4:	40021000 	.word	0x40021000

08003cf8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d02:	2300      	movs	r3, #0
 8003d04:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d06:	4b74      	ldr	r3, [pc, #464]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	f003 0303 	and.w	r3, r3, #3
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d018      	beq.n	8003d44 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003d12:	4b71      	ldr	r3, [pc, #452]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d14:	68db      	ldr	r3, [r3, #12]
 8003d16:	f003 0203 	and.w	r2, r3, #3
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	429a      	cmp	r2, r3
 8003d20:	d10d      	bne.n	8003d3e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
       ||
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d009      	beq.n	8003d3e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003d2a:	4b6b      	ldr	r3, [pc, #428]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	091b      	lsrs	r3, r3, #4
 8003d30:	f003 0307 	and.w	r3, r3, #7
 8003d34:	1c5a      	adds	r2, r3, #1
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	685b      	ldr	r3, [r3, #4]
       ||
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d047      	beq.n	8003dce <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	73fb      	strb	r3, [r7, #15]
 8003d42:	e044      	b.n	8003dce <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	2b03      	cmp	r3, #3
 8003d4a:	d018      	beq.n	8003d7e <RCCEx_PLLSAI1_Config+0x86>
 8003d4c:	2b03      	cmp	r3, #3
 8003d4e:	d825      	bhi.n	8003d9c <RCCEx_PLLSAI1_Config+0xa4>
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d002      	beq.n	8003d5a <RCCEx_PLLSAI1_Config+0x62>
 8003d54:	2b02      	cmp	r3, #2
 8003d56:	d009      	beq.n	8003d6c <RCCEx_PLLSAI1_Config+0x74>
 8003d58:	e020      	b.n	8003d9c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003d5a:	4b5f      	ldr	r3, [pc, #380]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0302 	and.w	r3, r3, #2
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d11d      	bne.n	8003da2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d6a:	e01a      	b.n	8003da2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003d6c:	4b5a      	ldr	r3, [pc, #360]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d116      	bne.n	8003da6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d7c:	e013      	b.n	8003da6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d7e:	4b56      	ldr	r3, [pc, #344]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d10f      	bne.n	8003daa <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d8a:	4b53      	ldr	r3, [pc, #332]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d109      	bne.n	8003daa <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003d9a:	e006      	b.n	8003daa <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	73fb      	strb	r3, [r7, #15]
      break;
 8003da0:	e004      	b.n	8003dac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003da2:	bf00      	nop
 8003da4:	e002      	b.n	8003dac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003da6:	bf00      	nop
 8003da8:	e000      	b.n	8003dac <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003daa:	bf00      	nop
    }

    if(status == HAL_OK)
 8003dac:	7bfb      	ldrb	r3, [r7, #15]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d10d      	bne.n	8003dce <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003db2:	4b49      	ldr	r3, [pc, #292]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6819      	ldr	r1, [r3, #0]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	3b01      	subs	r3, #1
 8003dc4:	011b      	lsls	r3, r3, #4
 8003dc6:	430b      	orrs	r3, r1
 8003dc8:	4943      	ldr	r1, [pc, #268]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003dce:	7bfb      	ldrb	r3, [r7, #15]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d17c      	bne.n	8003ece <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003dd4:	4b40      	ldr	r3, [pc, #256]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4a3f      	ldr	r2, [pc, #252]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dda:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003dde:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003de0:	f7fe f990 	bl	8002104 <HAL_GetTick>
 8003de4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003de6:	e009      	b.n	8003dfc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003de8:	f7fe f98c 	bl	8002104 <HAL_GetTick>
 8003dec:	4602      	mov	r2, r0
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	1ad3      	subs	r3, r2, r3
 8003df2:	2b02      	cmp	r3, #2
 8003df4:	d902      	bls.n	8003dfc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003df6:	2303      	movs	r3, #3
 8003df8:	73fb      	strb	r3, [r7, #15]
        break;
 8003dfa:	e005      	b.n	8003e08 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003dfc:	4b36      	ldr	r3, [pc, #216]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d1ef      	bne.n	8003de8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003e08:	7bfb      	ldrb	r3, [r7, #15]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d15f      	bne.n	8003ece <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d110      	bne.n	8003e36 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e14:	4b30      	ldr	r3, [pc, #192]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e16:	691b      	ldr	r3, [r3, #16]
 8003e18:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003e1c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003e20:	687a      	ldr	r2, [r7, #4]
 8003e22:	6892      	ldr	r2, [r2, #8]
 8003e24:	0211      	lsls	r1, r2, #8
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	68d2      	ldr	r2, [r2, #12]
 8003e2a:	06d2      	lsls	r2, r2, #27
 8003e2c:	430a      	orrs	r2, r1
 8003e2e:	492a      	ldr	r1, [pc, #168]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e30:	4313      	orrs	r3, r2
 8003e32:	610b      	str	r3, [r1, #16]
 8003e34:	e027      	b.n	8003e86 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d112      	bne.n	8003e62 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e3c:	4b26      	ldr	r3, [pc, #152]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e3e:	691b      	ldr	r3, [r3, #16]
 8003e40:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003e44:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	6892      	ldr	r2, [r2, #8]
 8003e4c:	0211      	lsls	r1, r2, #8
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	6912      	ldr	r2, [r2, #16]
 8003e52:	0852      	lsrs	r2, r2, #1
 8003e54:	3a01      	subs	r2, #1
 8003e56:	0552      	lsls	r2, r2, #21
 8003e58:	430a      	orrs	r2, r1
 8003e5a:	491f      	ldr	r1, [pc, #124]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	610b      	str	r3, [r1, #16]
 8003e60:	e011      	b.n	8003e86 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e62:	4b1d      	ldr	r3, [pc, #116]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e64:	691b      	ldr	r3, [r3, #16]
 8003e66:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003e6a:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003e6e:	687a      	ldr	r2, [r7, #4]
 8003e70:	6892      	ldr	r2, [r2, #8]
 8003e72:	0211      	lsls	r1, r2, #8
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	6952      	ldr	r2, [r2, #20]
 8003e78:	0852      	lsrs	r2, r2, #1
 8003e7a:	3a01      	subs	r2, #1
 8003e7c:	0652      	lsls	r2, r2, #25
 8003e7e:	430a      	orrs	r2, r1
 8003e80:	4915      	ldr	r1, [pc, #84]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e82:	4313      	orrs	r3, r2
 8003e84:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003e86:	4b14      	ldr	r3, [pc, #80]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a13      	ldr	r2, [pc, #76]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e8c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003e90:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e92:	f7fe f937 	bl	8002104 <HAL_GetTick>
 8003e96:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e98:	e009      	b.n	8003eae <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e9a:	f7fe f933 	bl	8002104 <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	2b02      	cmp	r3, #2
 8003ea6:	d902      	bls.n	8003eae <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003ea8:	2303      	movs	r3, #3
 8003eaa:	73fb      	strb	r3, [r7, #15]
          break;
 8003eac:	e005      	b.n	8003eba <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003eae:	4b0a      	ldr	r3, [pc, #40]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d0ef      	beq.n	8003e9a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003eba:	7bfb      	ldrb	r3, [r7, #15]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d106      	bne.n	8003ece <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003ec0:	4b05      	ldr	r3, [pc, #20]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ec2:	691a      	ldr	r2, [r3, #16]
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	699b      	ldr	r3, [r3, #24]
 8003ec8:	4903      	ldr	r1, [pc, #12]	@ (8003ed8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003ece:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3710      	adds	r7, #16
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	40021000 	.word	0x40021000

08003edc <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d079      	beq.n	8003fe2 <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d106      	bne.n	8003f08 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f7fd fc10 	bl	8001728 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2202      	movs	r2, #2
 8003f0c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    /* Check whether the calendar needs to be initialized and the RTC mode is not 'binary only' */
    if ((__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U) && (__HAL_RTC_GET_BINARY_MODE(hrtc) != RTC_BINARY_ONLY))
    {
#else
    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	68db      	ldr	r3, [r3, #12]
 8003f16:	f003 0310 	and.w	r3, r3, #16
 8003f1a:	2b10      	cmp	r3, #16
 8003f1c:	d058      	beq.n	8003fd0 <HAL_RTC_Init+0xf4>
    {
#endif /* STM32L412xx || STM32L422xx || STM32L4P5xx || STM32L4Q5xx */
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	22ca      	movs	r2, #202	@ 0xca
 8003f24:	625a      	str	r2, [r3, #36]	@ 0x24
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	2253      	movs	r2, #83	@ 0x53
 8003f2c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f000 fa4e 	bl	80043d0 <RTC_EnterInitMode>
 8003f34:	4603      	mov	r3, r0
 8003f36:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003f38:	7bfb      	ldrb	r3, [r7, #15]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d127      	bne.n	8003f8e <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	687a      	ldr	r2, [r7, #4]
 8003f46:	6812      	ldr	r2, [r2, #0]
 8003f48:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8003f4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f50:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	6899      	ldr	r1, [r3, #8]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	685a      	ldr	r2, [r3, #4]
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	691b      	ldr	r3, [r3, #16]
 8003f60:	431a      	orrs	r2, r3
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	699b      	ldr	r3, [r3, #24]
 8003f66:	431a      	orrs	r2, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	430a      	orrs	r2, r1
 8003f6e:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	68d2      	ldr	r2, [r2, #12]
 8003f78:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	6919      	ldr	r1, [r3, #16]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	041a      	lsls	r2, r3, #16
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	430a      	orrs	r2, r1
 8003f8c:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	f000 fa52 	bl	8004438 <RTC_ExitInitMode>
 8003f94:	4603      	mov	r3, r0
 8003f96:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003f98:	7bfb      	ldrb	r3, [r7, #15]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d113      	bne.n	8003fc6 <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f022 0203 	bic.w	r2, r2, #3
 8003fac:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	69da      	ldr	r2, [r3, #28]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	695b      	ldr	r3, [r3, #20]
 8003fbc:	431a      	orrs	r2, r3
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	430a      	orrs	r2, r1
 8003fc4:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	22ff      	movs	r2, #255	@ 0xff
 8003fcc:	625a      	str	r2, [r3, #36]	@ 0x24
 8003fce:	e001      	b.n	8003fd4 <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8003fd4:	7bfb      	ldrb	r3, [r7, #15]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d103      	bne.n	8003fe2 <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2201      	movs	r2, #1
 8003fde:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 8003fe2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3710      	adds	r7, #16
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}

08003fec <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003fec:	b590      	push	{r4, r7, lr}
 8003fee:	b087      	sub	sp, #28
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	60f8      	str	r0, [r7, #12]
 8003ff4:	60b9      	str	r1, [r7, #8]
 8003ff6:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d101      	bne.n	8004006 <HAL_RTC_SetTime+0x1a>
 8004002:	2302      	movs	r3, #2
 8004004:	e08b      	b.n	800411e <HAL_RTC_SetTime+0x132>
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	2201      	movs	r2, #1
 800400a:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2202      	movs	r2, #2
 8004012:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	22ca      	movs	r2, #202	@ 0xca
 800401c:	625a      	str	r2, [r3, #36]	@ 0x24
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2253      	movs	r2, #83	@ 0x53
 8004024:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004026:	68f8      	ldr	r0, [r7, #12]
 8004028:	f000 f9d2 	bl	80043d0 <RTC_EnterInitMode>
 800402c:	4603      	mov	r3, r0
 800402e:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8004030:	7cfb      	ldrb	r3, [r7, #19]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d163      	bne.n	80040fe <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d126      	bne.n	800408a <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	689b      	ldr	r3, [r3, #8]
 8004042:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004046:	2b00      	cmp	r3, #0
 8004048:	d102      	bne.n	8004050 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	2200      	movs	r2, #0
 800404e:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	781b      	ldrb	r3, [r3, #0]
 8004054:	4618      	mov	r0, r3
 8004056:	f000 fa2d 	bl	80044b4 <RTC_ByteToBcd2>
 800405a:	4603      	mov	r3, r0
 800405c:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	785b      	ldrb	r3, [r3, #1]
 8004062:	4618      	mov	r0, r3
 8004064:	f000 fa26 	bl	80044b4 <RTC_ByteToBcd2>
 8004068:	4603      	mov	r3, r0
 800406a:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800406c:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	789b      	ldrb	r3, [r3, #2]
 8004072:	4618      	mov	r0, r3
 8004074:	f000 fa1e 	bl	80044b4 <RTC_ByteToBcd2>
 8004078:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800407a:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800407e:	68bb      	ldr	r3, [r7, #8]
 8004080:	78db      	ldrb	r3, [r3, #3]
 8004082:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004084:	4313      	orrs	r3, r2
 8004086:	617b      	str	r3, [r7, #20]
 8004088:	e018      	b.n	80040bc <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004094:	2b00      	cmp	r3, #0
 8004096:	d102      	bne.n	800409e <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	2200      	movs	r2, #0
 800409c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	781b      	ldrb	r3, [r3, #0]
 80040a2:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	785b      	ldrb	r3, [r3, #1]
 80040a8:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80040aa:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80040ac:	68ba      	ldr	r2, [r7, #8]
 80040ae:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80040b0:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	78db      	ldrb	r3, [r3, #3]
 80040b6:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80040b8:	4313      	orrs	r3, r2
 80040ba:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	697b      	ldr	r3, [r7, #20]
 80040c2:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80040c6:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80040ca:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	689a      	ldr	r2, [r3, #8]
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80040da:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	6899      	ldr	r1, [r3, #8]
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	68da      	ldr	r2, [r3, #12]
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	431a      	orrs	r2, r3
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	430a      	orrs	r2, r1
 80040f2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80040f4:	68f8      	ldr	r0, [r7, #12]
 80040f6:	f000 f99f 	bl	8004438 <RTC_ExitInitMode>
 80040fa:	4603      	mov	r3, r0
 80040fc:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	22ff      	movs	r2, #255	@ 0xff
 8004104:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8004106:	7cfb      	ldrb	r3, [r7, #19]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d103      	bne.n	8004114 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2200      	movs	r2, #0
 8004118:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800411c:	7cfb      	ldrb	r3, [r7, #19]
}
 800411e:	4618      	mov	r0, r3
 8004120:	371c      	adds	r7, #28
 8004122:	46bd      	mov	sp, r7
 8004124:	bd90      	pop	{r4, r7, pc}

08004126 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004126:	b580      	push	{r7, lr}
 8004128:	b086      	sub	sp, #24
 800412a:	af00      	add	r7, sp, #0
 800412c:	60f8      	str	r0, [r7, #12]
 800412e:	60b9      	str	r1, [r7, #8]
 8004130:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	691b      	ldr	r3, [r3, #16]
 8004142:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8004154:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004158:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800415a:	697b      	ldr	r3, [r7, #20]
 800415c:	0c1b      	lsrs	r3, r3, #16
 800415e:	b2db      	uxtb	r3, r3
 8004160:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004164:	b2da      	uxtb	r2, r3
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	0a1b      	lsrs	r3, r3, #8
 800416e:	b2db      	uxtb	r3, r3
 8004170:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004174:	b2da      	uxtb	r2, r3
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	b2db      	uxtb	r3, r3
 800417e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004182:	b2da      	uxtb	r2, r3
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8004188:	697b      	ldr	r3, [r7, #20]
 800418a:	0d9b      	lsrs	r3, r3, #22
 800418c:	b2db      	uxtb	r3, r3
 800418e:	f003 0301 	and.w	r3, r3, #1
 8004192:	b2da      	uxtb	r2, r3
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d11a      	bne.n	80041d4 <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	781b      	ldrb	r3, [r3, #0]
 80041a2:	4618      	mov	r0, r3
 80041a4:	f000 f9a6 	bl	80044f4 <RTC_Bcd2ToByte>
 80041a8:	4603      	mov	r3, r0
 80041aa:	461a      	mov	r2, r3
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80041b0:	68bb      	ldr	r3, [r7, #8]
 80041b2:	785b      	ldrb	r3, [r3, #1]
 80041b4:	4618      	mov	r0, r3
 80041b6:	f000 f99d 	bl	80044f4 <RTC_Bcd2ToByte>
 80041ba:	4603      	mov	r3, r0
 80041bc:	461a      	mov	r2, r3
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	789b      	ldrb	r3, [r3, #2]
 80041c6:	4618      	mov	r0, r3
 80041c8:	f000 f994 	bl	80044f4 <RTC_Bcd2ToByte>
 80041cc:	4603      	mov	r3, r0
 80041ce:	461a      	mov	r2, r3
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80041d4:	2300      	movs	r3, #0
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3718      	adds	r7, #24
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}

080041de <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80041de:	b590      	push	{r4, r7, lr}
 80041e0:	b087      	sub	sp, #28
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	60f8      	str	r0, [r7, #12]
 80041e6:	60b9      	str	r1, [r7, #8]
 80041e8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	f893 3020 	ldrb.w	r3, [r3, #32]
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d101      	bne.n	80041f8 <HAL_RTC_SetDate+0x1a>
 80041f4:	2302      	movs	r3, #2
 80041f6:	e075      	b.n	80042e4 <HAL_RTC_SetDate+0x106>
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	2201      	movs	r2, #1
 80041fc:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2202      	movs	r2, #2
 8004204:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d10e      	bne.n	800422c <HAL_RTC_SetDate+0x4e>
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	785b      	ldrb	r3, [r3, #1]
 8004212:	f003 0310 	and.w	r3, r3, #16
 8004216:	2b00      	cmp	r3, #0
 8004218:	d008      	beq.n	800422c <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	785b      	ldrb	r3, [r3, #1]
 800421e:	f023 0310 	bic.w	r3, r3, #16
 8004222:	b2db      	uxtb	r3, r3
 8004224:	330a      	adds	r3, #10
 8004226:	b2da      	uxtb	r2, r3
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2b00      	cmp	r3, #0
 8004230:	d11c      	bne.n	800426c <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	78db      	ldrb	r3, [r3, #3]
 8004236:	4618      	mov	r0, r3
 8004238:	f000 f93c 	bl	80044b4 <RTC_ByteToBcd2>
 800423c:	4603      	mov	r3, r0
 800423e:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	785b      	ldrb	r3, [r3, #1]
 8004244:	4618      	mov	r0, r3
 8004246:	f000 f935 	bl	80044b4 <RTC_ByteToBcd2>
 800424a:	4603      	mov	r3, r0
 800424c:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800424e:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	789b      	ldrb	r3, [r3, #2]
 8004254:	4618      	mov	r0, r3
 8004256:	f000 f92d 	bl	80044b4 <RTC_ByteToBcd2>
 800425a:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800425c:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	781b      	ldrb	r3, [r3, #0]
 8004264:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8004266:	4313      	orrs	r3, r2
 8004268:	617b      	str	r3, [r7, #20]
 800426a:	e00e      	b.n	800428a <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	78db      	ldrb	r3, [r3, #3]
 8004270:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	785b      	ldrb	r3, [r3, #1]
 8004276:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004278:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800427a:	68ba      	ldr	r2, [r7, #8]
 800427c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800427e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8004286:	4313      	orrs	r3, r2
 8004288:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	22ca      	movs	r2, #202	@ 0xca
 8004290:	625a      	str	r2, [r3, #36]	@ 0x24
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	2253      	movs	r2, #83	@ 0x53
 8004298:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800429a:	68f8      	ldr	r0, [r7, #12]
 800429c:	f000 f898 	bl	80043d0 <RTC_EnterInitMode>
 80042a0:	4603      	mov	r3, r0
 80042a2:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80042a4:	7cfb      	ldrb	r3, [r7, #19]
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d10c      	bne.n	80042c4 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	697b      	ldr	r3, [r7, #20]
 80042b0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80042b4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80042b8:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80042ba:	68f8      	ldr	r0, [r7, #12]
 80042bc:	f000 f8bc 	bl	8004438 <RTC_ExitInitMode>
 80042c0:	4603      	mov	r3, r0
 80042c2:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	22ff      	movs	r2, #255	@ 0xff
 80042ca:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 80042cc:	7cfb      	ldrb	r3, [r7, #19]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d103      	bne.n	80042da <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2201      	movs	r2, #1
 80042d6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2200      	movs	r2, #0
 80042de:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 80042e2:	7cfb      	ldrb	r3, [r7, #19]
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	371c      	adds	r7, #28
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd90      	pop	{r4, r7, pc}

080042ec <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b086      	sub	sp, #24
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	60f8      	str	r0, [r7, #12]
 80042f4:	60b9      	str	r1, [r7, #8]
 80042f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8004302:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004306:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	0c1b      	lsrs	r3, r3, #16
 800430c:	b2da      	uxtb	r2, r3
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	0a1b      	lsrs	r3, r3, #8
 8004316:	b2db      	uxtb	r3, r3
 8004318:	f003 031f 	and.w	r3, r3, #31
 800431c:	b2da      	uxtb	r2, r3
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	b2db      	uxtb	r3, r3
 8004326:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800432a:	b2da      	uxtb	r2, r3
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8004330:	697b      	ldr	r3, [r7, #20]
 8004332:	0b5b      	lsrs	r3, r3, #13
 8004334:	b2db      	uxtb	r3, r3
 8004336:	f003 0307 	and.w	r3, r3, #7
 800433a:	b2da      	uxtb	r2, r3
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2b00      	cmp	r3, #0
 8004344:	d11a      	bne.n	800437c <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	78db      	ldrb	r3, [r3, #3]
 800434a:	4618      	mov	r0, r3
 800434c:	f000 f8d2 	bl	80044f4 <RTC_Bcd2ToByte>
 8004350:	4603      	mov	r3, r0
 8004352:	461a      	mov	r2, r3
 8004354:	68bb      	ldr	r3, [r7, #8]
 8004356:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	785b      	ldrb	r3, [r3, #1]
 800435c:	4618      	mov	r0, r3
 800435e:	f000 f8c9 	bl	80044f4 <RTC_Bcd2ToByte>
 8004362:	4603      	mov	r3, r0
 8004364:	461a      	mov	r2, r3
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	789b      	ldrb	r3, [r3, #2]
 800436e:	4618      	mov	r0, r3
 8004370:	f000 f8c0 	bl	80044f4 <RTC_Bcd2ToByte>
 8004374:	4603      	mov	r3, r0
 8004376:	461a      	mov	r2, r3
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800437c:	2300      	movs	r3, #0
}
 800437e:	4618      	mov	r0, r3
 8004380:	3718      	adds	r7, #24
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
	...

08004388 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b084      	sub	sp, #16
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	4a0d      	ldr	r2, [pc, #52]	@ (80043cc <HAL_RTC_WaitForSynchro+0x44>)
 8004396:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8004398:	f7fd feb4 	bl	8002104 <HAL_GetTick>
 800439c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800439e:	e009      	b.n	80043b4 <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80043a0:	f7fd feb0 	bl	8002104 <HAL_GetTick>
 80043a4:	4602      	mov	r2, r0
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	1ad3      	subs	r3, r2, r3
 80043aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80043ae:	d901      	bls.n	80043b4 <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e007      	b.n	80043c4 <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	f003 0320 	and.w	r3, r3, #32
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d0ee      	beq.n	80043a0 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 80043c2:	2300      	movs	r3, #0
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3710      	adds	r7, #16
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}
 80043cc:	0003ff5f 	.word	0x0003ff5f

080043d0 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80043d8:	2300      	movs	r3, #0
 80043da:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d120      	bne.n	800442c <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f04f 32ff 	mov.w	r2, #4294967295
 80043f2:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80043f4:	f7fd fe86 	bl	8002104 <HAL_GetTick>
 80043f8:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80043fa:	e00d      	b.n	8004418 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80043fc:	f7fd fe82 	bl	8002104 <HAL_GetTick>
 8004400:	4602      	mov	r2, r0
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800440a:	d905      	bls.n	8004418 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800440c:	2303      	movs	r3, #3
 800440e:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2203      	movs	r2, #3
 8004414:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004422:	2b00      	cmp	r3, #0
 8004424:	d102      	bne.n	800442c <RTC_EnterInitMode+0x5c>
 8004426:	7bfb      	ldrb	r3, [r7, #15]
 8004428:	2b03      	cmp	r3, #3
 800442a:	d1e7      	bne.n	80043fc <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800442c:	7bfb      	ldrb	r3, [r7, #15]
}
 800442e:	4618      	mov	r0, r3
 8004430:	3710      	adds	r7, #16
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
	...

08004438 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b084      	sub	sp, #16
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004440:	2300      	movs	r3, #0
 8004442:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8004444:	4b1a      	ldr	r3, [pc, #104]	@ (80044b0 <RTC_ExitInitMode+0x78>)
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	4a19      	ldr	r2, [pc, #100]	@ (80044b0 <RTC_ExitInitMode+0x78>)
 800444a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800444e:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004450:	4b17      	ldr	r3, [pc, #92]	@ (80044b0 <RTC_ExitInitMode+0x78>)
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	f003 0320 	and.w	r3, r3, #32
 8004458:	2b00      	cmp	r3, #0
 800445a:	d10c      	bne.n	8004476 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f7ff ff93 	bl	8004388 <HAL_RTC_WaitForSynchro>
 8004462:	4603      	mov	r3, r0
 8004464:	2b00      	cmp	r3, #0
 8004466:	d01e      	beq.n	80044a6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2203      	movs	r2, #3
 800446c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8004470:	2303      	movs	r3, #3
 8004472:	73fb      	strb	r3, [r7, #15]
 8004474:	e017      	b.n	80044a6 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004476:	4b0e      	ldr	r3, [pc, #56]	@ (80044b0 <RTC_ExitInitMode+0x78>)
 8004478:	689b      	ldr	r3, [r3, #8]
 800447a:	4a0d      	ldr	r2, [pc, #52]	@ (80044b0 <RTC_ExitInitMode+0x78>)
 800447c:	f023 0320 	bic.w	r3, r3, #32
 8004480:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f7ff ff80 	bl	8004388 <HAL_RTC_WaitForSynchro>
 8004488:	4603      	mov	r3, r0
 800448a:	2b00      	cmp	r3, #0
 800448c:	d005      	beq.n	800449a <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	2203      	movs	r2, #3
 8004492:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 8004496:	2303      	movs	r3, #3
 8004498:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800449a:	4b05      	ldr	r3, [pc, #20]	@ (80044b0 <RTC_ExitInitMode+0x78>)
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	4a04      	ldr	r2, [pc, #16]	@ (80044b0 <RTC_ExitInitMode+0x78>)
 80044a0:	f043 0320 	orr.w	r3, r3, #32
 80044a4:	6093      	str	r3, [r2, #8]
  }

  return status;
 80044a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3710      	adds	r7, #16
 80044ac:	46bd      	mov	sp, r7
 80044ae:	bd80      	pop	{r7, pc}
 80044b0:	40002800 	.word	0x40002800

080044b4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b085      	sub	sp, #20
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	4603      	mov	r3, r0
 80044bc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80044be:	2300      	movs	r3, #0
 80044c0:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 80044c2:	79fb      	ldrb	r3, [r7, #7]
 80044c4:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 80044c6:	e005      	b.n	80044d4 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	3301      	adds	r3, #1
 80044cc:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 80044ce:	7afb      	ldrb	r3, [r7, #11]
 80044d0:	3b0a      	subs	r3, #10
 80044d2:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 80044d4:	7afb      	ldrb	r3, [r7, #11]
 80044d6:	2b09      	cmp	r3, #9
 80044d8:	d8f6      	bhi.n	80044c8 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	011b      	lsls	r3, r3, #4
 80044e0:	b2da      	uxtb	r2, r3
 80044e2:	7afb      	ldrb	r3, [r7, #11]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	b2db      	uxtb	r3, r3
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3714      	adds	r7, #20
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr

080044f4 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b085      	sub	sp, #20
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	4603      	mov	r3, r0
 80044fc:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 80044fe:	79fb      	ldrb	r3, [r7, #7]
 8004500:	091b      	lsrs	r3, r3, #4
 8004502:	b2db      	uxtb	r3, r3
 8004504:	461a      	mov	r2, r3
 8004506:	0092      	lsls	r2, r2, #2
 8004508:	4413      	add	r3, r2
 800450a:	005b      	lsls	r3, r3, #1
 800450c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800450e:	79fb      	ldrb	r3, [r7, #7]
 8004510:	f003 030f 	and.w	r3, r3, #15
 8004514:	b2da      	uxtb	r2, r3
 8004516:	7bfb      	ldrb	r3, [r7, #15]
 8004518:	4413      	add	r3, r2
 800451a:	b2db      	uxtb	r3, r3
}
 800451c:	4618      	mov	r0, r3
 800451e:	3714      	adds	r7, #20
 8004520:	46bd      	mov	sp, r7
 8004522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004526:	4770      	bx	lr

08004528 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b082      	sub	sp, #8
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d101      	bne.n	800453a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004536:	2301      	movs	r3, #1
 8004538:	e040      	b.n	80045bc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800453e:	2b00      	cmp	r3, #0
 8004540:	d106      	bne.n	8004550 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f7fd f91c 	bl	8001788 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2224      	movs	r2, #36	@ 0x24
 8004554:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	681a      	ldr	r2, [r3, #0]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f022 0201 	bic.w	r2, r2, #1
 8004564:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800456a:	2b00      	cmp	r3, #0
 800456c:	d002      	beq.n	8004574 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800456e:	6878      	ldr	r0, [r7, #4]
 8004570:	f000 fe16 	bl	80051a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004574:	6878      	ldr	r0, [r7, #4]
 8004576:	f000 fbe7 	bl	8004d48 <UART_SetConfig>
 800457a:	4603      	mov	r3, r0
 800457c:	2b01      	cmp	r3, #1
 800457e:	d101      	bne.n	8004584 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e01b      	b.n	80045bc <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	685a      	ldr	r2, [r3, #4]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004592:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	689a      	ldr	r2, [r3, #8]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80045a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f042 0201 	orr.w	r2, r2, #1
 80045b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f000 fe95 	bl	80052e4 <UART_CheckIdleState>
 80045ba:	4603      	mov	r3, r0
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3708      	adds	r7, #8
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b08a      	sub	sp, #40	@ 0x28
 80045c8:	af02      	add	r7, sp, #8
 80045ca:	60f8      	str	r0, [r7, #12]
 80045cc:	60b9      	str	r1, [r7, #8]
 80045ce:	603b      	str	r3, [r7, #0]
 80045d0:	4613      	mov	r3, r2
 80045d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045d8:	2b20      	cmp	r3, #32
 80045da:	f040 8081 	bne.w	80046e0 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d002      	beq.n	80045ea <HAL_UART_Transmit+0x26>
 80045e4:	88fb      	ldrh	r3, [r7, #6]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d101      	bne.n	80045ee <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80045ea:	2301      	movs	r3, #1
 80045ec:	e079      	b.n	80046e2 <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2200      	movs	r2, #0
 80045f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2221      	movs	r2, #33	@ 0x21
 80045fa:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045fc:	f7fd fd82 	bl	8002104 <HAL_GetTick>
 8004600:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	88fa      	ldrh	r2, [r7, #6]
 8004606:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	88fa      	ldrh	r2, [r7, #6]
 800460e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	689b      	ldr	r3, [r3, #8]
 8004616:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800461a:	d108      	bne.n	800462e <HAL_UART_Transmit+0x6a>
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	691b      	ldr	r3, [r3, #16]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d104      	bne.n	800462e <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 8004624:	2300      	movs	r3, #0
 8004626:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	61bb      	str	r3, [r7, #24]
 800462c:	e003      	b.n	8004636 <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004632:	2300      	movs	r3, #0
 8004634:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004636:	e038      	b.n	80046aa <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	9300      	str	r3, [sp, #0]
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	2200      	movs	r2, #0
 8004640:	2180      	movs	r1, #128	@ 0x80
 8004642:	68f8      	ldr	r0, [r7, #12]
 8004644:	f000 fef6 	bl	8005434 <UART_WaitOnFlagUntilTimeout>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d004      	beq.n	8004658 <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2220      	movs	r2, #32
 8004652:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004654:	2303      	movs	r3, #3
 8004656:	e044      	b.n	80046e2 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8004658:	69fb      	ldr	r3, [r7, #28]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d10b      	bne.n	8004676 <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800465e:	69bb      	ldr	r3, [r7, #24]
 8004660:	881b      	ldrh	r3, [r3, #0]
 8004662:	461a      	mov	r2, r3
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800466c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800466e:	69bb      	ldr	r3, [r7, #24]
 8004670:	3302      	adds	r3, #2
 8004672:	61bb      	str	r3, [r7, #24]
 8004674:	e007      	b.n	8004686 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004676:	69fb      	ldr	r3, [r7, #28]
 8004678:	781a      	ldrb	r2, [r3, #0]
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	3301      	adds	r3, #1
 8004684:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800468a:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800468e:	2b21      	cmp	r3, #33	@ 0x21
 8004690:	d109      	bne.n	80046a6 <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004698:	b29b      	uxth	r3, r3
 800469a:	3b01      	subs	r3, #1
 800469c:	b29a      	uxth	r2, r3
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 80046a4:	e001      	b.n	80046aa <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e01b      	b.n	80046e2 <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80046b0:	b29b      	uxth	r3, r3
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d1c0      	bne.n	8004638 <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	9300      	str	r3, [sp, #0]
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	2200      	movs	r2, #0
 80046be:	2140      	movs	r1, #64	@ 0x40
 80046c0:	68f8      	ldr	r0, [r7, #12]
 80046c2:	f000 feb7 	bl	8005434 <UART_WaitOnFlagUntilTimeout>
 80046c6:	4603      	mov	r3, r0
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d004      	beq.n	80046d6 <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	2220      	movs	r2, #32
 80046d0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	e005      	b.n	80046e2 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2220      	movs	r2, #32
 80046da:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80046dc:	2300      	movs	r3, #0
 80046de:	e000      	b.n	80046e2 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 80046e0:	2302      	movs	r3, #2
  }
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3720      	adds	r7, #32
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}
	...

080046ec <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	b0ba      	sub	sp, #232	@ 0xe8
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	69db      	ldr	r3, [r3, #28]
 80046fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004712:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004716:	f640 030f 	movw	r3, #2063	@ 0x80f
 800471a:	4013      	ands	r3, r2
 800471c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004720:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004724:	2b00      	cmp	r3, #0
 8004726:	d115      	bne.n	8004754 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004728:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800472c:	f003 0320 	and.w	r3, r3, #32
 8004730:	2b00      	cmp	r3, #0
 8004732:	d00f      	beq.n	8004754 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004734:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004738:	f003 0320 	and.w	r3, r3, #32
 800473c:	2b00      	cmp	r3, #0
 800473e:	d009      	beq.n	8004754 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004744:	2b00      	cmp	r3, #0
 8004746:	f000 82ca 	beq.w	8004cde <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800474e:	6878      	ldr	r0, [r7, #4]
 8004750:	4798      	blx	r3
      }
      return;
 8004752:	e2c4      	b.n	8004cde <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004754:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004758:	2b00      	cmp	r3, #0
 800475a:	f000 8117 	beq.w	800498c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800475e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004762:	f003 0301 	and.w	r3, r3, #1
 8004766:	2b00      	cmp	r3, #0
 8004768:	d106      	bne.n	8004778 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800476a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800476e:	4b85      	ldr	r3, [pc, #532]	@ (8004984 <HAL_UART_IRQHandler+0x298>)
 8004770:	4013      	ands	r3, r2
 8004772:	2b00      	cmp	r3, #0
 8004774:	f000 810a 	beq.w	800498c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004778:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800477c:	f003 0301 	and.w	r3, r3, #1
 8004780:	2b00      	cmp	r3, #0
 8004782:	d011      	beq.n	80047a8 <HAL_UART_IRQHandler+0xbc>
 8004784:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004788:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800478c:	2b00      	cmp	r3, #0
 800478e:	d00b      	beq.n	80047a8 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2201      	movs	r2, #1
 8004796:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800479e:	f043 0201 	orr.w	r2, r3, #1
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80047a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047ac:	f003 0302 	and.w	r3, r3, #2
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d011      	beq.n	80047d8 <HAL_UART_IRQHandler+0xec>
 80047b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80047b8:	f003 0301 	and.w	r3, r3, #1
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d00b      	beq.n	80047d8 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2202      	movs	r2, #2
 80047c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047ce:	f043 0204 	orr.w	r2, r3, #4
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80047d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80047dc:	f003 0304 	and.w	r3, r3, #4
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d011      	beq.n	8004808 <HAL_UART_IRQHandler+0x11c>
 80047e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80047e8:	f003 0301 	and.w	r3, r3, #1
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d00b      	beq.n	8004808 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2204      	movs	r2, #4
 80047f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047fe:	f043 0202 	orr.w	r2, r3, #2
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004808:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800480c:	f003 0308 	and.w	r3, r3, #8
 8004810:	2b00      	cmp	r3, #0
 8004812:	d017      	beq.n	8004844 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004814:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004818:	f003 0320 	and.w	r3, r3, #32
 800481c:	2b00      	cmp	r3, #0
 800481e:	d105      	bne.n	800482c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004820:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004824:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004828:	2b00      	cmp	r3, #0
 800482a:	d00b      	beq.n	8004844 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2208      	movs	r2, #8
 8004832:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800483a:	f043 0208 	orr.w	r2, r3, #8
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004844:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004848:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800484c:	2b00      	cmp	r3, #0
 800484e:	d012      	beq.n	8004876 <HAL_UART_IRQHandler+0x18a>
 8004850:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004854:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d00c      	beq.n	8004876 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004864:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800486c:	f043 0220 	orr.w	r2, r3, #32
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800487c:	2b00      	cmp	r3, #0
 800487e:	f000 8230 	beq.w	8004ce2 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004882:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004886:	f003 0320 	and.w	r3, r3, #32
 800488a:	2b00      	cmp	r3, #0
 800488c:	d00d      	beq.n	80048aa <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800488e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004892:	f003 0320 	and.w	r3, r3, #32
 8004896:	2b00      	cmp	r3, #0
 8004898:	d007      	beq.n	80048aa <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d003      	beq.n	80048aa <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048b0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048be:	2b40      	cmp	r3, #64	@ 0x40
 80048c0:	d005      	beq.n	80048ce <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80048c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80048c6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d04f      	beq.n	800496e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f000 fee4 	bl	800569c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048de:	2b40      	cmp	r3, #64	@ 0x40
 80048e0:	d141      	bne.n	8004966 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	3308      	adds	r3, #8
 80048e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80048f0:	e853 3f00 	ldrex	r3, [r3]
 80048f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80048f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80048fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004900:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	3308      	adds	r3, #8
 800490a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800490e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004912:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004916:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800491a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800491e:	e841 2300 	strex	r3, r2, [r1]
 8004922:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004926:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800492a:	2b00      	cmp	r3, #0
 800492c:	d1d9      	bne.n	80048e2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004932:	2b00      	cmp	r3, #0
 8004934:	d013      	beq.n	800495e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800493a:	4a13      	ldr	r2, [pc, #76]	@ (8004988 <HAL_UART_IRQHandler+0x29c>)
 800493c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004942:	4618      	mov	r0, r3
 8004944:	f7fd fe7c 	bl	8002640 <HAL_DMA_Abort_IT>
 8004948:	4603      	mov	r3, r0
 800494a:	2b00      	cmp	r3, #0
 800494c:	d017      	beq.n	800497e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004952:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004954:	687a      	ldr	r2, [r7, #4]
 8004956:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004958:	4610      	mov	r0, r2
 800495a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800495c:	e00f      	b.n	800497e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f000 f9e8 	bl	8004d34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004964:	e00b      	b.n	800497e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f000 f9e4 	bl	8004d34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800496c:	e007      	b.n	800497e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f000 f9e0 	bl	8004d34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2200      	movs	r2, #0
 8004978:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800497c:	e1b1      	b.n	8004ce2 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800497e:	bf00      	nop
    return;
 8004980:	e1af      	b.n	8004ce2 <HAL_UART_IRQHandler+0x5f6>
 8004982:	bf00      	nop
 8004984:	04000120 	.word	0x04000120
 8004988:	08005997 	.word	0x08005997

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004990:	2b01      	cmp	r3, #1
 8004992:	f040 816a 	bne.w	8004c6a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004996:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800499a:	f003 0310 	and.w	r3, r3, #16
 800499e:	2b00      	cmp	r3, #0
 80049a0:	f000 8163 	beq.w	8004c6a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80049a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049a8:	f003 0310 	and.w	r3, r3, #16
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	f000 815c 	beq.w	8004c6a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	2210      	movs	r2, #16
 80049b8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	689b      	ldr	r3, [r3, #8]
 80049c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80049c4:	2b40      	cmp	r3, #64	@ 0x40
 80049c6:	f040 80d4 	bne.w	8004b72 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80049d6:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80049da:	2b00      	cmp	r3, #0
 80049dc:	f000 80ad 	beq.w	8004b3a <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80049e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80049ea:	429a      	cmp	r2, r3
 80049ec:	f080 80a5 	bcs.w	8004b3a <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80049f6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 0320 	and.w	r3, r3, #32
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	f040 8086 	bne.w	8004b18 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a14:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004a18:	e853 3f00 	ldrex	r3, [r3]
 8004a1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004a20:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004a24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004a28:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	461a      	mov	r2, r3
 8004a32:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004a36:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004a3a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a3e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004a42:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004a46:	e841 2300 	strex	r3, r2, [r1]
 8004a4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004a4e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d1da      	bne.n	8004a0c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	3308      	adds	r3, #8
 8004a5c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a5e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004a60:	e853 3f00 	ldrex	r3, [r3]
 8004a64:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004a66:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004a68:	f023 0301 	bic.w	r3, r3, #1
 8004a6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	3308      	adds	r3, #8
 8004a76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004a7a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004a7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a80:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004a82:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004a86:	e841 2300 	strex	r3, r2, [r1]
 8004a8a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004a8c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d1e1      	bne.n	8004a56 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	3308      	adds	r3, #8
 8004a98:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004a9c:	e853 3f00 	ldrex	r3, [r3]
 8004aa0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004aa2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004aa4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004aa8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	3308      	adds	r3, #8
 8004ab2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004ab6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004ab8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004abc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004abe:	e841 2300 	strex	r3, r2, [r1]
 8004ac2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004ac4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d1e3      	bne.n	8004a92 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2220      	movs	r2, #32
 8004ace:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ade:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ae0:	e853 3f00 	ldrex	r3, [r3]
 8004ae4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004ae6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ae8:	f023 0310 	bic.w	r3, r3, #16
 8004aec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	461a      	mov	r2, r3
 8004af6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004afa:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004afc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004afe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004b00:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004b02:	e841 2300 	strex	r3, r2, [r1]
 8004b06:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004b08:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d1e4      	bne.n	8004ad8 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b12:	4618      	mov	r0, r3
 8004b14:	f7fd fd53 	bl	80025be <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2202      	movs	r2, #2
 8004b1c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004b2a:	b29b      	uxth	r3, r3
 8004b2c:	1ad3      	subs	r3, r2, r3
 8004b2e:	b29b      	uxth	r3, r3
 8004b30:	4619      	mov	r1, r3
 8004b32:	6878      	ldr	r0, [r7, #4]
 8004b34:	f7fd f9b2 	bl	8001e9c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004b38:	e0d5      	b.n	8004ce6 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004b40:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b44:	429a      	cmp	r2, r3
 8004b46:	f040 80ce 	bne.w	8004ce6 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f003 0320 	and.w	r3, r3, #32
 8004b56:	2b20      	cmp	r3, #32
 8004b58:	f040 80c5 	bne.w	8004ce6 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2202      	movs	r2, #2
 8004b60:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004b68:	4619      	mov	r1, r3
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f7fd f996 	bl	8001e9c <HAL_UARTEx_RxEventCallback>
      return;
 8004b70:	e0b9      	b.n	8004ce6 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004b7e:	b29b      	uxth	r3, r3
 8004b80:	1ad3      	subs	r3, r2, r3
 8004b82:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004b8c:	b29b      	uxth	r3, r3
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	f000 80ab 	beq.w	8004cea <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8004b94:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	f000 80a6 	beq.w	8004cea <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ba6:	e853 3f00 	ldrex	r3, [r3]
 8004baa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004bac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004bb2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	461a      	mov	r2, r3
 8004bbc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004bc0:	647b      	str	r3, [r7, #68]	@ 0x44
 8004bc2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004bc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004bc8:	e841 2300 	strex	r3, r2, [r1]
 8004bcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004bce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d1e4      	bne.n	8004b9e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	3308      	adds	r3, #8
 8004bda:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bde:	e853 3f00 	ldrex	r3, [r3]
 8004be2:	623b      	str	r3, [r7, #32]
   return(result);
 8004be4:	6a3b      	ldr	r3, [r7, #32]
 8004be6:	f023 0301 	bic.w	r3, r3, #1
 8004bea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	3308      	adds	r3, #8
 8004bf4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004bf8:	633a      	str	r2, [r7, #48]	@ 0x30
 8004bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bfc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004bfe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004c00:	e841 2300 	strex	r3, r2, [r1]
 8004c04:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d1e3      	bne.n	8004bd4 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2220      	movs	r2, #32
 8004c10:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2200      	movs	r2, #0
 8004c18:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	e853 3f00 	ldrex	r3, [r3]
 8004c2c:	60fb      	str	r3, [r7, #12]
   return(result);
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f023 0310 	bic.w	r3, r3, #16
 8004c34:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004c42:	61fb      	str	r3, [r7, #28]
 8004c44:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c46:	69b9      	ldr	r1, [r7, #24]
 8004c48:	69fa      	ldr	r2, [r7, #28]
 8004c4a:	e841 2300 	strex	r3, r2, [r1]
 8004c4e:	617b      	str	r3, [r7, #20]
   return(result);
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d1e4      	bne.n	8004c20 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2202      	movs	r2, #2
 8004c5a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004c5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004c60:	4619      	mov	r1, r3
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f7fd f91a 	bl	8001e9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004c68:	e03f      	b.n	8004cea <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004c6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c6e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00e      	beq.n	8004c94 <HAL_UART_IRQHandler+0x5a8>
 8004c76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004c7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d008      	beq.n	8004c94 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004c8a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004c8c:	6878      	ldr	r0, [r7, #4]
 8004c8e:	f000 feba 	bl	8005a06 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004c92:	e02d      	b.n	8004cf0 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004c94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d00e      	beq.n	8004cbe <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004ca0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004ca4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d008      	beq.n	8004cbe <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d01c      	beq.n	8004cee <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004cb8:	6878      	ldr	r0, [r7, #4]
 8004cba:	4798      	blx	r3
    }
    return;
 8004cbc:	e017      	b.n	8004cee <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004cbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004cc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d012      	beq.n	8004cf0 <HAL_UART_IRQHandler+0x604>
 8004cca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004cce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d00c      	beq.n	8004cf0 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8004cd6:	6878      	ldr	r0, [r7, #4]
 8004cd8:	f000 fe6b 	bl	80059b2 <UART_EndTransmit_IT>
    return;
 8004cdc:	e008      	b.n	8004cf0 <HAL_UART_IRQHandler+0x604>
      return;
 8004cde:	bf00      	nop
 8004ce0:	e006      	b.n	8004cf0 <HAL_UART_IRQHandler+0x604>
    return;
 8004ce2:	bf00      	nop
 8004ce4:	e004      	b.n	8004cf0 <HAL_UART_IRQHandler+0x604>
      return;
 8004ce6:	bf00      	nop
 8004ce8:	e002      	b.n	8004cf0 <HAL_UART_IRQHandler+0x604>
      return;
 8004cea:	bf00      	nop
 8004cec:	e000      	b.n	8004cf0 <HAL_UART_IRQHandler+0x604>
    return;
 8004cee:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004cf0:	37e8      	adds	r7, #232	@ 0xe8
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bd80      	pop	{r7, pc}
 8004cf6:	bf00      	nop

08004cf8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004cf8:	b480      	push	{r7}
 8004cfa:	b083      	sub	sp, #12
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004d00:	bf00      	nop
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr

08004d0c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	b083      	sub	sp, #12
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8004d14:	bf00      	nop
 8004d16:	370c      	adds	r7, #12
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d1e:	4770      	bx	lr

08004d20 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004d20:	b480      	push	{r7}
 8004d22:	b083      	sub	sp, #12
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004d28:	bf00      	nop
 8004d2a:	370c      	adds	r7, #12
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d32:	4770      	bx	lr

08004d34 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b083      	sub	sp, #12
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004d3c:	bf00      	nop
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004d48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004d4c:	b08a      	sub	sp, #40	@ 0x28
 8004d4e:	af00      	add	r7, sp, #0
 8004d50:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004d52:	2300      	movs	r3, #0
 8004d54:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	689a      	ldr	r2, [r3, #8]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	691b      	ldr	r3, [r3, #16]
 8004d60:	431a      	orrs	r2, r3
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	695b      	ldr	r3, [r3, #20]
 8004d66:	431a      	orrs	r2, r3
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	69db      	ldr	r3, [r3, #28]
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	4bb4      	ldr	r3, [pc, #720]	@ (8005048 <UART_SetConfig+0x300>)
 8004d78:	4013      	ands	r3, r2
 8004d7a:	68fa      	ldr	r2, [r7, #12]
 8004d7c:	6812      	ldr	r2, [r2, #0]
 8004d7e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004d80:	430b      	orrs	r3, r1
 8004d82:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	685b      	ldr	r3, [r3, #4]
 8004d8a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	68da      	ldr	r2, [r3, #12]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	430a      	orrs	r2, r1
 8004d98:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	699b      	ldr	r3, [r3, #24]
 8004d9e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4aa9      	ldr	r2, [pc, #676]	@ (800504c <UART_SetConfig+0x304>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d004      	beq.n	8004db4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	6a1b      	ldr	r3, [r3, #32]
 8004dae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004db0:	4313      	orrs	r3, r2
 8004db2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dc4:	430a      	orrs	r2, r1
 8004dc6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4aa0      	ldr	r2, [pc, #640]	@ (8005050 <UART_SetConfig+0x308>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d126      	bne.n	8004e20 <UART_SetConfig+0xd8>
 8004dd2:	4ba0      	ldr	r3, [pc, #640]	@ (8005054 <UART_SetConfig+0x30c>)
 8004dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dd8:	f003 0303 	and.w	r3, r3, #3
 8004ddc:	2b03      	cmp	r3, #3
 8004dde:	d81b      	bhi.n	8004e18 <UART_SetConfig+0xd0>
 8004de0:	a201      	add	r2, pc, #4	@ (adr r2, 8004de8 <UART_SetConfig+0xa0>)
 8004de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004de6:	bf00      	nop
 8004de8:	08004df9 	.word	0x08004df9
 8004dec:	08004e09 	.word	0x08004e09
 8004df0:	08004e01 	.word	0x08004e01
 8004df4:	08004e11 	.word	0x08004e11
 8004df8:	2301      	movs	r3, #1
 8004dfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004dfe:	e080      	b.n	8004f02 <UART_SetConfig+0x1ba>
 8004e00:	2302      	movs	r3, #2
 8004e02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e06:	e07c      	b.n	8004f02 <UART_SetConfig+0x1ba>
 8004e08:	2304      	movs	r3, #4
 8004e0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e0e:	e078      	b.n	8004f02 <UART_SetConfig+0x1ba>
 8004e10:	2308      	movs	r3, #8
 8004e12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e16:	e074      	b.n	8004f02 <UART_SetConfig+0x1ba>
 8004e18:	2310      	movs	r3, #16
 8004e1a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e1e:	e070      	b.n	8004f02 <UART_SetConfig+0x1ba>
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a8c      	ldr	r2, [pc, #560]	@ (8005058 <UART_SetConfig+0x310>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d138      	bne.n	8004e9c <UART_SetConfig+0x154>
 8004e2a:	4b8a      	ldr	r3, [pc, #552]	@ (8005054 <UART_SetConfig+0x30c>)
 8004e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e30:	f003 030c 	and.w	r3, r3, #12
 8004e34:	2b0c      	cmp	r3, #12
 8004e36:	d82d      	bhi.n	8004e94 <UART_SetConfig+0x14c>
 8004e38:	a201      	add	r2, pc, #4	@ (adr r2, 8004e40 <UART_SetConfig+0xf8>)
 8004e3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e3e:	bf00      	nop
 8004e40:	08004e75 	.word	0x08004e75
 8004e44:	08004e95 	.word	0x08004e95
 8004e48:	08004e95 	.word	0x08004e95
 8004e4c:	08004e95 	.word	0x08004e95
 8004e50:	08004e85 	.word	0x08004e85
 8004e54:	08004e95 	.word	0x08004e95
 8004e58:	08004e95 	.word	0x08004e95
 8004e5c:	08004e95 	.word	0x08004e95
 8004e60:	08004e7d 	.word	0x08004e7d
 8004e64:	08004e95 	.word	0x08004e95
 8004e68:	08004e95 	.word	0x08004e95
 8004e6c:	08004e95 	.word	0x08004e95
 8004e70:	08004e8d 	.word	0x08004e8d
 8004e74:	2300      	movs	r3, #0
 8004e76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e7a:	e042      	b.n	8004f02 <UART_SetConfig+0x1ba>
 8004e7c:	2302      	movs	r3, #2
 8004e7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e82:	e03e      	b.n	8004f02 <UART_SetConfig+0x1ba>
 8004e84:	2304      	movs	r3, #4
 8004e86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e8a:	e03a      	b.n	8004f02 <UART_SetConfig+0x1ba>
 8004e8c:	2308      	movs	r3, #8
 8004e8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e92:	e036      	b.n	8004f02 <UART_SetConfig+0x1ba>
 8004e94:	2310      	movs	r3, #16
 8004e96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004e9a:	e032      	b.n	8004f02 <UART_SetConfig+0x1ba>
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a6a      	ldr	r2, [pc, #424]	@ (800504c <UART_SetConfig+0x304>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d12a      	bne.n	8004efc <UART_SetConfig+0x1b4>
 8004ea6:	4b6b      	ldr	r3, [pc, #428]	@ (8005054 <UART_SetConfig+0x30c>)
 8004ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004eb0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004eb4:	d01a      	beq.n	8004eec <UART_SetConfig+0x1a4>
 8004eb6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004eba:	d81b      	bhi.n	8004ef4 <UART_SetConfig+0x1ac>
 8004ebc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ec0:	d00c      	beq.n	8004edc <UART_SetConfig+0x194>
 8004ec2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ec6:	d815      	bhi.n	8004ef4 <UART_SetConfig+0x1ac>
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d003      	beq.n	8004ed4 <UART_SetConfig+0x18c>
 8004ecc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ed0:	d008      	beq.n	8004ee4 <UART_SetConfig+0x19c>
 8004ed2:	e00f      	b.n	8004ef4 <UART_SetConfig+0x1ac>
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004eda:	e012      	b.n	8004f02 <UART_SetConfig+0x1ba>
 8004edc:	2302      	movs	r3, #2
 8004ede:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ee2:	e00e      	b.n	8004f02 <UART_SetConfig+0x1ba>
 8004ee4:	2304      	movs	r3, #4
 8004ee6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004eea:	e00a      	b.n	8004f02 <UART_SetConfig+0x1ba>
 8004eec:	2308      	movs	r3, #8
 8004eee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ef2:	e006      	b.n	8004f02 <UART_SetConfig+0x1ba>
 8004ef4:	2310      	movs	r3, #16
 8004ef6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004efa:	e002      	b.n	8004f02 <UART_SetConfig+0x1ba>
 8004efc:	2310      	movs	r3, #16
 8004efe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4a51      	ldr	r2, [pc, #324]	@ (800504c <UART_SetConfig+0x304>)
 8004f08:	4293      	cmp	r3, r2
 8004f0a:	d17a      	bne.n	8005002 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004f0c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004f10:	2b08      	cmp	r3, #8
 8004f12:	d824      	bhi.n	8004f5e <UART_SetConfig+0x216>
 8004f14:	a201      	add	r2, pc, #4	@ (adr r2, 8004f1c <UART_SetConfig+0x1d4>)
 8004f16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f1a:	bf00      	nop
 8004f1c:	08004f41 	.word	0x08004f41
 8004f20:	08004f5f 	.word	0x08004f5f
 8004f24:	08004f49 	.word	0x08004f49
 8004f28:	08004f5f 	.word	0x08004f5f
 8004f2c:	08004f4f 	.word	0x08004f4f
 8004f30:	08004f5f 	.word	0x08004f5f
 8004f34:	08004f5f 	.word	0x08004f5f
 8004f38:	08004f5f 	.word	0x08004f5f
 8004f3c:	08004f57 	.word	0x08004f57
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f40:	f7fe fc58 	bl	80037f4 <HAL_RCC_GetPCLK1Freq>
 8004f44:	61f8      	str	r0, [r7, #28]
        break;
 8004f46:	e010      	b.n	8004f6a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f48:	4b44      	ldr	r3, [pc, #272]	@ (800505c <UART_SetConfig+0x314>)
 8004f4a:	61fb      	str	r3, [r7, #28]
        break;
 8004f4c:	e00d      	b.n	8004f6a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f4e:	f7fe fbb9 	bl	80036c4 <HAL_RCC_GetSysClockFreq>
 8004f52:	61f8      	str	r0, [r7, #28]
        break;
 8004f54:	e009      	b.n	8004f6a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f56:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f5a:	61fb      	str	r3, [r7, #28]
        break;
 8004f5c:	e005      	b.n	8004f6a <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004f68:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004f6a:	69fb      	ldr	r3, [r7, #28]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	f000 8107 	beq.w	8005180 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	685a      	ldr	r2, [r3, #4]
 8004f76:	4613      	mov	r3, r2
 8004f78:	005b      	lsls	r3, r3, #1
 8004f7a:	4413      	add	r3, r2
 8004f7c:	69fa      	ldr	r2, [r7, #28]
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d305      	bcc.n	8004f8e <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004f88:	69fa      	ldr	r2, [r7, #28]
 8004f8a:	429a      	cmp	r2, r3
 8004f8c:	d903      	bls.n	8004f96 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8004f8e:	2301      	movs	r3, #1
 8004f90:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004f94:	e0f4      	b.n	8005180 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004f96:	69fb      	ldr	r3, [r7, #28]
 8004f98:	2200      	movs	r2, #0
 8004f9a:	461c      	mov	r4, r3
 8004f9c:	4615      	mov	r5, r2
 8004f9e:	f04f 0200 	mov.w	r2, #0
 8004fa2:	f04f 0300 	mov.w	r3, #0
 8004fa6:	022b      	lsls	r3, r5, #8
 8004fa8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004fac:	0222      	lsls	r2, r4, #8
 8004fae:	68f9      	ldr	r1, [r7, #12]
 8004fb0:	6849      	ldr	r1, [r1, #4]
 8004fb2:	0849      	lsrs	r1, r1, #1
 8004fb4:	2000      	movs	r0, #0
 8004fb6:	4688      	mov	r8, r1
 8004fb8:	4681      	mov	r9, r0
 8004fba:	eb12 0a08 	adds.w	sl, r2, r8
 8004fbe:	eb43 0b09 	adc.w	fp, r3, r9
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	603b      	str	r3, [r7, #0]
 8004fca:	607a      	str	r2, [r7, #4]
 8004fcc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fd0:	4650      	mov	r0, sl
 8004fd2:	4659      	mov	r1, fp
 8004fd4:	f7fb fb98 	bl	8000708 <__aeabi_uldivmod>
 8004fd8:	4602      	mov	r2, r0
 8004fda:	460b      	mov	r3, r1
 8004fdc:	4613      	mov	r3, r2
 8004fde:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004fe0:	69bb      	ldr	r3, [r7, #24]
 8004fe2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004fe6:	d308      	bcc.n	8004ffa <UART_SetConfig+0x2b2>
 8004fe8:	69bb      	ldr	r3, [r7, #24]
 8004fea:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004fee:	d204      	bcs.n	8004ffa <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	69ba      	ldr	r2, [r7, #24]
 8004ff6:	60da      	str	r2, [r3, #12]
 8004ff8:	e0c2      	b.n	8005180 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005000:	e0be      	b.n	8005180 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	69db      	ldr	r3, [r3, #28]
 8005006:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800500a:	d16a      	bne.n	80050e2 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 800500c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005010:	2b08      	cmp	r3, #8
 8005012:	d834      	bhi.n	800507e <UART_SetConfig+0x336>
 8005014:	a201      	add	r2, pc, #4	@ (adr r2, 800501c <UART_SetConfig+0x2d4>)
 8005016:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800501a:	bf00      	nop
 800501c:	08005041 	.word	0x08005041
 8005020:	08005061 	.word	0x08005061
 8005024:	08005069 	.word	0x08005069
 8005028:	0800507f 	.word	0x0800507f
 800502c:	0800506f 	.word	0x0800506f
 8005030:	0800507f 	.word	0x0800507f
 8005034:	0800507f 	.word	0x0800507f
 8005038:	0800507f 	.word	0x0800507f
 800503c:	08005077 	.word	0x08005077
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005040:	f7fe fbd8 	bl	80037f4 <HAL_RCC_GetPCLK1Freq>
 8005044:	61f8      	str	r0, [r7, #28]
        break;
 8005046:	e020      	b.n	800508a <UART_SetConfig+0x342>
 8005048:	efff69f3 	.word	0xefff69f3
 800504c:	40008000 	.word	0x40008000
 8005050:	40013800 	.word	0x40013800
 8005054:	40021000 	.word	0x40021000
 8005058:	40004400 	.word	0x40004400
 800505c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005060:	f7fe fbde 	bl	8003820 <HAL_RCC_GetPCLK2Freq>
 8005064:	61f8      	str	r0, [r7, #28]
        break;
 8005066:	e010      	b.n	800508a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005068:	4b4c      	ldr	r3, [pc, #304]	@ (800519c <UART_SetConfig+0x454>)
 800506a:	61fb      	str	r3, [r7, #28]
        break;
 800506c:	e00d      	b.n	800508a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800506e:	f7fe fb29 	bl	80036c4 <HAL_RCC_GetSysClockFreq>
 8005072:	61f8      	str	r0, [r7, #28]
        break;
 8005074:	e009      	b.n	800508a <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005076:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800507a:	61fb      	str	r3, [r7, #28]
        break;
 800507c:	e005      	b.n	800508a <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 800507e:	2300      	movs	r3, #0
 8005080:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005088:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800508a:	69fb      	ldr	r3, [r7, #28]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d077      	beq.n	8005180 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005090:	69fb      	ldr	r3, [r7, #28]
 8005092:	005a      	lsls	r2, r3, #1
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	085b      	lsrs	r3, r3, #1
 800509a:	441a      	add	r2, r3
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80050a4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80050a6:	69bb      	ldr	r3, [r7, #24]
 80050a8:	2b0f      	cmp	r3, #15
 80050aa:	d916      	bls.n	80050da <UART_SetConfig+0x392>
 80050ac:	69bb      	ldr	r3, [r7, #24]
 80050ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050b2:	d212      	bcs.n	80050da <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80050b4:	69bb      	ldr	r3, [r7, #24]
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	f023 030f 	bic.w	r3, r3, #15
 80050bc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80050be:	69bb      	ldr	r3, [r7, #24]
 80050c0:	085b      	lsrs	r3, r3, #1
 80050c2:	b29b      	uxth	r3, r3
 80050c4:	f003 0307 	and.w	r3, r3, #7
 80050c8:	b29a      	uxth	r2, r3
 80050ca:	8afb      	ldrh	r3, [r7, #22]
 80050cc:	4313      	orrs	r3, r2
 80050ce:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	8afa      	ldrh	r2, [r7, #22]
 80050d6:	60da      	str	r2, [r3, #12]
 80050d8:	e052      	b.n	8005180 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80050e0:	e04e      	b.n	8005180 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80050e2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80050e6:	2b08      	cmp	r3, #8
 80050e8:	d827      	bhi.n	800513a <UART_SetConfig+0x3f2>
 80050ea:	a201      	add	r2, pc, #4	@ (adr r2, 80050f0 <UART_SetConfig+0x3a8>)
 80050ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050f0:	08005115 	.word	0x08005115
 80050f4:	0800511d 	.word	0x0800511d
 80050f8:	08005125 	.word	0x08005125
 80050fc:	0800513b 	.word	0x0800513b
 8005100:	0800512b 	.word	0x0800512b
 8005104:	0800513b 	.word	0x0800513b
 8005108:	0800513b 	.word	0x0800513b
 800510c:	0800513b 	.word	0x0800513b
 8005110:	08005133 	.word	0x08005133
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005114:	f7fe fb6e 	bl	80037f4 <HAL_RCC_GetPCLK1Freq>
 8005118:	61f8      	str	r0, [r7, #28]
        break;
 800511a:	e014      	b.n	8005146 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800511c:	f7fe fb80 	bl	8003820 <HAL_RCC_GetPCLK2Freq>
 8005120:	61f8      	str	r0, [r7, #28]
        break;
 8005122:	e010      	b.n	8005146 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005124:	4b1d      	ldr	r3, [pc, #116]	@ (800519c <UART_SetConfig+0x454>)
 8005126:	61fb      	str	r3, [r7, #28]
        break;
 8005128:	e00d      	b.n	8005146 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800512a:	f7fe facb 	bl	80036c4 <HAL_RCC_GetSysClockFreq>
 800512e:	61f8      	str	r0, [r7, #28]
        break;
 8005130:	e009      	b.n	8005146 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005132:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005136:	61fb      	str	r3, [r7, #28]
        break;
 8005138:	e005      	b.n	8005146 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800513a:	2300      	movs	r3, #0
 800513c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005144:	bf00      	nop
    }

    if (pclk != 0U)
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d019      	beq.n	8005180 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	085a      	lsrs	r2, r3, #1
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	441a      	add	r2, r3
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	fbb2 f3f3 	udiv	r3, r2, r3
 800515e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005160:	69bb      	ldr	r3, [r7, #24]
 8005162:	2b0f      	cmp	r3, #15
 8005164:	d909      	bls.n	800517a <UART_SetConfig+0x432>
 8005166:	69bb      	ldr	r3, [r7, #24]
 8005168:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800516c:	d205      	bcs.n	800517a <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800516e:	69bb      	ldr	r3, [r7, #24]
 8005170:	b29a      	uxth	r2, r3
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	60da      	str	r2, [r3, #12]
 8005178:	e002      	b.n	8005180 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2200      	movs	r2, #0
 8005184:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2200      	movs	r2, #0
 800518a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800518c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005190:	4618      	mov	r0, r3
 8005192:	3728      	adds	r7, #40	@ 0x28
 8005194:	46bd      	mov	sp, r7
 8005196:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800519a:	bf00      	nop
 800519c:	00f42400 	.word	0x00f42400

080051a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ac:	f003 0308 	and.w	r3, r3, #8
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d00a      	beq.n	80051ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	430a      	orrs	r2, r1
 80051c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051ce:	f003 0301 	and.w	r3, r3, #1
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d00a      	beq.n	80051ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	430a      	orrs	r2, r1
 80051ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f0:	f003 0302 	and.w	r3, r3, #2
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d00a      	beq.n	800520e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	685b      	ldr	r3, [r3, #4]
 80051fe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	430a      	orrs	r2, r1
 800520c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005212:	f003 0304 	and.w	r3, r3, #4
 8005216:	2b00      	cmp	r3, #0
 8005218:	d00a      	beq.n	8005230 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	685b      	ldr	r3, [r3, #4]
 8005220:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	430a      	orrs	r2, r1
 800522e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005234:	f003 0310 	and.w	r3, r3, #16
 8005238:	2b00      	cmp	r3, #0
 800523a:	d00a      	beq.n	8005252 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	430a      	orrs	r2, r1
 8005250:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005256:	f003 0320 	and.w	r3, r3, #32
 800525a:	2b00      	cmp	r3, #0
 800525c:	d00a      	beq.n	8005274 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	430a      	orrs	r2, r1
 8005272:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005278:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800527c:	2b00      	cmp	r3, #0
 800527e:	d01a      	beq.n	80052b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	685b      	ldr	r3, [r3, #4]
 8005286:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	430a      	orrs	r2, r1
 8005294:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800529a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800529e:	d10a      	bne.n	80052b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	685b      	ldr	r3, [r3, #4]
 80052a6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	430a      	orrs	r2, r1
 80052b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d00a      	beq.n	80052d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	685b      	ldr	r3, [r3, #4]
 80052c8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	430a      	orrs	r2, r1
 80052d6:	605a      	str	r2, [r3, #4]
  }
}
 80052d8:	bf00      	nop
 80052da:	370c      	adds	r7, #12
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr

080052e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b098      	sub	sp, #96	@ 0x60
 80052e8:	af02      	add	r7, sp, #8
 80052ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2200      	movs	r2, #0
 80052f0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80052f4:	f7fc ff06 	bl	8002104 <HAL_GetTick>
 80052f8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 0308 	and.w	r3, r3, #8
 8005304:	2b08      	cmp	r3, #8
 8005306:	d12e      	bne.n	8005366 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005308:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800530c:	9300      	str	r3, [sp, #0]
 800530e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005310:	2200      	movs	r2, #0
 8005312:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005316:	6878      	ldr	r0, [r7, #4]
 8005318:	f000 f88c 	bl	8005434 <UART_WaitOnFlagUntilTimeout>
 800531c:	4603      	mov	r3, r0
 800531e:	2b00      	cmp	r3, #0
 8005320:	d021      	beq.n	8005366 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800532a:	e853 3f00 	ldrex	r3, [r3]
 800532e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005330:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005332:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005336:	653b      	str	r3, [r7, #80]	@ 0x50
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	461a      	mov	r2, r3
 800533e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005340:	647b      	str	r3, [r7, #68]	@ 0x44
 8005342:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005344:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005346:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005348:	e841 2300 	strex	r3, r2, [r1]
 800534c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800534e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005350:	2b00      	cmp	r3, #0
 8005352:	d1e6      	bne.n	8005322 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2220      	movs	r2, #32
 8005358:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005362:	2303      	movs	r3, #3
 8005364:	e062      	b.n	800542c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f003 0304 	and.w	r3, r3, #4
 8005370:	2b04      	cmp	r3, #4
 8005372:	d149      	bne.n	8005408 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005374:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005378:	9300      	str	r3, [sp, #0]
 800537a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800537c:	2200      	movs	r2, #0
 800537e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f000 f856 	bl	8005434 <UART_WaitOnFlagUntilTimeout>
 8005388:	4603      	mov	r3, r0
 800538a:	2b00      	cmp	r3, #0
 800538c:	d03c      	beq.n	8005408 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005396:	e853 3f00 	ldrex	r3, [r3]
 800539a:	623b      	str	r3, [r7, #32]
   return(result);
 800539c:	6a3b      	ldr	r3, [r7, #32]
 800539e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80053a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	461a      	mov	r2, r3
 80053aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80053ae:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80053b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80053b4:	e841 2300 	strex	r3, r2, [r1]
 80053b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80053ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d1e6      	bne.n	800538e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	3308      	adds	r3, #8
 80053c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	e853 3f00 	ldrex	r3, [r3]
 80053ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	f023 0301 	bic.w	r3, r3, #1
 80053d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	3308      	adds	r3, #8
 80053de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80053e0:	61fa      	str	r2, [r7, #28]
 80053e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053e4:	69b9      	ldr	r1, [r7, #24]
 80053e6:	69fa      	ldr	r2, [r7, #28]
 80053e8:	e841 2300 	strex	r3, r2, [r1]
 80053ec:	617b      	str	r3, [r7, #20]
   return(result);
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d1e5      	bne.n	80053c0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2220      	movs	r2, #32
 80053f8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2200      	movs	r2, #0
 8005400:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005404:	2303      	movs	r3, #3
 8005406:	e011      	b.n	800542c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2220      	movs	r2, #32
 800540c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2220      	movs	r2, #32
 8005412:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2200      	movs	r2, #0
 800541a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2200      	movs	r2, #0
 8005426:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800542a:	2300      	movs	r3, #0
}
 800542c:	4618      	mov	r0, r3
 800542e:	3758      	adds	r7, #88	@ 0x58
 8005430:	46bd      	mov	sp, r7
 8005432:	bd80      	pop	{r7, pc}

08005434 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	60f8      	str	r0, [r7, #12]
 800543c:	60b9      	str	r1, [r7, #8]
 800543e:	603b      	str	r3, [r7, #0]
 8005440:	4613      	mov	r3, r2
 8005442:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005444:	e04f      	b.n	80054e6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005446:	69bb      	ldr	r3, [r7, #24]
 8005448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800544c:	d04b      	beq.n	80054e6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800544e:	f7fc fe59 	bl	8002104 <HAL_GetTick>
 8005452:	4602      	mov	r2, r0
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	1ad3      	subs	r3, r2, r3
 8005458:	69ba      	ldr	r2, [r7, #24]
 800545a:	429a      	cmp	r2, r3
 800545c:	d302      	bcc.n	8005464 <UART_WaitOnFlagUntilTimeout+0x30>
 800545e:	69bb      	ldr	r3, [r7, #24]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d101      	bne.n	8005468 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005464:	2303      	movs	r3, #3
 8005466:	e04e      	b.n	8005506 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0304 	and.w	r3, r3, #4
 8005472:	2b00      	cmp	r3, #0
 8005474:	d037      	beq.n	80054e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	2b80      	cmp	r3, #128	@ 0x80
 800547a:	d034      	beq.n	80054e6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800547c:	68bb      	ldr	r3, [r7, #8]
 800547e:	2b40      	cmp	r3, #64	@ 0x40
 8005480:	d031      	beq.n	80054e6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	69db      	ldr	r3, [r3, #28]
 8005488:	f003 0308 	and.w	r3, r3, #8
 800548c:	2b08      	cmp	r3, #8
 800548e:	d110      	bne.n	80054b2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	2208      	movs	r2, #8
 8005496:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005498:	68f8      	ldr	r0, [r7, #12]
 800549a:	f000 f8ff 	bl	800569c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2208      	movs	r2, #8
 80054a2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	2200      	movs	r2, #0
 80054aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80054ae:	2301      	movs	r3, #1
 80054b0:	e029      	b.n	8005506 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	69db      	ldr	r3, [r3, #28]
 80054b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80054bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80054c0:	d111      	bne.n	80054e6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80054ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80054cc:	68f8      	ldr	r0, [r7, #12]
 80054ce:	f000 f8e5 	bl	800569c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2220      	movs	r2, #32
 80054d6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2200      	movs	r2, #0
 80054de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80054e2:	2303      	movs	r3, #3
 80054e4:	e00f      	b.n	8005506 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	69da      	ldr	r2, [r3, #28]
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	4013      	ands	r3, r2
 80054f0:	68ba      	ldr	r2, [r7, #8]
 80054f2:	429a      	cmp	r2, r3
 80054f4:	bf0c      	ite	eq
 80054f6:	2301      	moveq	r3, #1
 80054f8:	2300      	movne	r3, #0
 80054fa:	b2db      	uxtb	r3, r3
 80054fc:	461a      	mov	r2, r3
 80054fe:	79fb      	ldrb	r3, [r7, #7]
 8005500:	429a      	cmp	r2, r3
 8005502:	d0a0      	beq.n	8005446 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005504:	2300      	movs	r3, #0
}
 8005506:	4618      	mov	r0, r3
 8005508:	3710      	adds	r7, #16
 800550a:	46bd      	mov	sp, r7
 800550c:	bd80      	pop	{r7, pc}
	...

08005510 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b096      	sub	sp, #88	@ 0x58
 8005514:	af00      	add	r7, sp, #0
 8005516:	60f8      	str	r0, [r7, #12]
 8005518:	60b9      	str	r1, [r7, #8]
 800551a:	4613      	mov	r3, r2
 800551c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	68ba      	ldr	r2, [r7, #8]
 8005522:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	88fa      	ldrh	r2, [r7, #6]
 8005528:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2200      	movs	r2, #0
 8005530:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	2222      	movs	r2, #34	@ 0x22
 8005538:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005540:	2b00      	cmp	r3, #0
 8005542:	d028      	beq.n	8005596 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005548:	4a3e      	ldr	r2, [pc, #248]	@ (8005644 <UART_Start_Receive_DMA+0x134>)
 800554a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005550:	4a3d      	ldr	r2, [pc, #244]	@ (8005648 <UART_Start_Receive_DMA+0x138>)
 8005552:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005558:	4a3c      	ldr	r2, [pc, #240]	@ (800564c <UART_Start_Receive_DMA+0x13c>)
 800555a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005560:	2200      	movs	r2, #0
 8005562:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	3324      	adds	r3, #36	@ 0x24
 800556e:	4619      	mov	r1, r3
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005574:	461a      	mov	r2, r3
 8005576:	88fb      	ldrh	r3, [r7, #6]
 8005578:	f7fc ffbe 	bl	80024f8 <HAL_DMA_Start_IT>
 800557c:	4603      	mov	r3, r0
 800557e:	2b00      	cmp	r3, #0
 8005580:	d009      	beq.n	8005596 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2210      	movs	r2, #16
 8005586:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	2220      	movs	r2, #32
 800558e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e051      	b.n	800563a <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	691b      	ldr	r3, [r3, #16]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d018      	beq.n	80055d0 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055a6:	e853 3f00 	ldrex	r3, [r3]
 80055aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80055ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80055ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	461a      	mov	r2, r3
 80055ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80055bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055be:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80055c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80055c4:	e841 2300 	strex	r3, r2, [r1]
 80055c8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80055ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d1e6      	bne.n	800559e <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	3308      	adds	r3, #8
 80055d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055da:	e853 3f00 	ldrex	r3, [r3]
 80055de:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80055e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e2:	f043 0301 	orr.w	r3, r3, #1
 80055e6:	653b      	str	r3, [r7, #80]	@ 0x50
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	3308      	adds	r3, #8
 80055ee:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80055f0:	637a      	str	r2, [r7, #52]	@ 0x34
 80055f2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055f4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80055f6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80055f8:	e841 2300 	strex	r3, r2, [r1]
 80055fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80055fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005600:	2b00      	cmp	r3, #0
 8005602:	d1e5      	bne.n	80055d0 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	3308      	adds	r3, #8
 800560a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	e853 3f00 	ldrex	r3, [r3]
 8005612:	613b      	str	r3, [r7, #16]
   return(result);
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800561a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	3308      	adds	r3, #8
 8005622:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005624:	623a      	str	r2, [r7, #32]
 8005626:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005628:	69f9      	ldr	r1, [r7, #28]
 800562a:	6a3a      	ldr	r2, [r7, #32]
 800562c:	e841 2300 	strex	r3, r2, [r1]
 8005630:	61bb      	str	r3, [r7, #24]
   return(result);
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d1e5      	bne.n	8005604 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8005638:	2300      	movs	r3, #0
}
 800563a:	4618      	mov	r0, r3
 800563c:	3758      	adds	r7, #88	@ 0x58
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}
 8005642:	bf00      	nop
 8005644:	08005765 	.word	0x08005765
 8005648:	080058b7 	.word	0x080058b7
 800564c:	08005929 	.word	0x08005929

08005650 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005650:	b480      	push	{r7}
 8005652:	b089      	sub	sp, #36	@ 0x24
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	e853 3f00 	ldrex	r3, [r3]
 8005664:	60bb      	str	r3, [r7, #8]
   return(result);
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800566c:	61fb      	str	r3, [r7, #28]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	461a      	mov	r2, r3
 8005674:	69fb      	ldr	r3, [r7, #28]
 8005676:	61bb      	str	r3, [r7, #24]
 8005678:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800567a:	6979      	ldr	r1, [r7, #20]
 800567c:	69ba      	ldr	r2, [r7, #24]
 800567e:	e841 2300 	strex	r3, r2, [r1]
 8005682:	613b      	str	r3, [r7, #16]
   return(result);
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d1e6      	bne.n	8005658 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	2220      	movs	r2, #32
 800568e:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8005690:	bf00      	nop
 8005692:	3724      	adds	r7, #36	@ 0x24
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr

0800569c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800569c:	b480      	push	{r7}
 800569e:	b095      	sub	sp, #84	@ 0x54
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80056ac:	e853 3f00 	ldrex	r3, [r3]
 80056b0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80056b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80056b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	461a      	mov	r2, r3
 80056c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80056c2:	643b      	str	r3, [r7, #64]	@ 0x40
 80056c4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056c6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80056c8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80056ca:	e841 2300 	strex	r3, r2, [r1]
 80056ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80056d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d1e6      	bne.n	80056a4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	3308      	adds	r3, #8
 80056dc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056de:	6a3b      	ldr	r3, [r7, #32]
 80056e0:	e853 3f00 	ldrex	r3, [r3]
 80056e4:	61fb      	str	r3, [r7, #28]
   return(result);
 80056e6:	69fb      	ldr	r3, [r7, #28]
 80056e8:	f023 0301 	bic.w	r3, r3, #1
 80056ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	3308      	adds	r3, #8
 80056f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80056f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80056f8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80056fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80056fe:	e841 2300 	strex	r3, r2, [r1]
 8005702:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005706:	2b00      	cmp	r3, #0
 8005708:	d1e5      	bne.n	80056d6 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800570e:	2b01      	cmp	r3, #1
 8005710:	d118      	bne.n	8005744 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	e853 3f00 	ldrex	r3, [r3]
 800571e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	f023 0310 	bic.w	r3, r3, #16
 8005726:	647b      	str	r3, [r7, #68]	@ 0x44
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	461a      	mov	r2, r3
 800572e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005730:	61bb      	str	r3, [r7, #24]
 8005732:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005734:	6979      	ldr	r1, [r7, #20]
 8005736:	69ba      	ldr	r2, [r7, #24]
 8005738:	e841 2300 	strex	r3, r2, [r1]
 800573c:	613b      	str	r3, [r7, #16]
   return(result);
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d1e6      	bne.n	8005712 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2220      	movs	r2, #32
 8005748:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2200      	movs	r2, #0
 8005750:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2200      	movs	r2, #0
 8005756:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005758:	bf00      	nop
 800575a:	3754      	adds	r7, #84	@ 0x54
 800575c:	46bd      	mov	sp, r7
 800575e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005762:	4770      	bx	lr

08005764 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b09c      	sub	sp, #112	@ 0x70
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005770:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f003 0320 	and.w	r3, r3, #32
 800577c:	2b00      	cmp	r3, #0
 800577e:	d16d      	bne.n	800585c <UART_DMAReceiveCplt+0xf8>
  {
    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005780:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005786:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005788:	e853 3f00 	ldrex	r3, [r3]
 800578c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800578e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005790:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005794:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005796:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	461a      	mov	r2, r3
 800579c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800579e:	657b      	str	r3, [r7, #84]	@ 0x54
 80057a0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057a2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80057a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80057a6:	e841 2300 	strex	r3, r2, [r1]
 80057aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80057ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d1e6      	bne.n	8005780 <UART_DMAReceiveCplt+0x1c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	3308      	adds	r3, #8
 80057b8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057bc:	e853 3f00 	ldrex	r3, [r3]
 80057c0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80057c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c4:	f023 0301 	bic.w	r3, r3, #1
 80057c8:	667b      	str	r3, [r7, #100]	@ 0x64
 80057ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	3308      	adds	r3, #8
 80057d0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80057d2:	643a      	str	r2, [r7, #64]	@ 0x40
 80057d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80057d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80057da:	e841 2300 	strex	r3, r2, [r1]
 80057de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80057e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d1e5      	bne.n	80057b2 <UART_DMAReceiveCplt+0x4e>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80057e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	3308      	adds	r3, #8
 80057ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057ee:	6a3b      	ldr	r3, [r7, #32]
 80057f0:	e853 3f00 	ldrex	r3, [r3]
 80057f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80057f6:	69fb      	ldr	r3, [r7, #28]
 80057f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057fc:	663b      	str	r3, [r7, #96]	@ 0x60
 80057fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	3308      	adds	r3, #8
 8005804:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005806:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005808:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800580a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800580c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800580e:	e841 2300 	strex	r3, r2, [r1]
 8005812:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005816:	2b00      	cmp	r3, #0
 8005818:	d1e5      	bne.n	80057e6 <UART_DMAReceiveCplt+0x82>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800581a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800581c:	2220      	movs	r2, #32
 800581e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005822:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005824:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005826:	2b01      	cmp	r3, #1
 8005828:	d118      	bne.n	800585c <UART_DMAReceiveCplt+0xf8>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800582a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	e853 3f00 	ldrex	r3, [r3]
 8005836:	60bb      	str	r3, [r7, #8]
   return(result);
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	f023 0310 	bic.w	r3, r3, #16
 800583e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005840:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	461a      	mov	r2, r3
 8005846:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005848:	61bb      	str	r3, [r7, #24]
 800584a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800584c:	6979      	ldr	r1, [r7, #20]
 800584e:	69ba      	ldr	r2, [r7, #24]
 8005850:	e841 2300 	strex	r3, r2, [r1]
 8005854:	613b      	str	r3, [r7, #16]
   return(result);
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d1e6      	bne.n	800582a <UART_DMAReceiveCplt+0xc6>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800585c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800585e:	2200      	movs	r2, #0
 8005860:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005862:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005864:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005866:	2b01      	cmp	r3, #1
 8005868:	d11e      	bne.n	80058a8 <UART_DMAReceiveCplt+0x144>
  {
    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (nb_remaining_rx_data < huart->RxXferSize)
 8005874:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005876:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800587a:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800587e:	429a      	cmp	r2, r3
 8005880:	d204      	bcs.n	800588c <UART_DMAReceiveCplt+0x128>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 8005882:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005884:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 8005888:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800588c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800588e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005892:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005894:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005898:	b29b      	uxth	r3, r3
 800589a:	1ad3      	subs	r3, r2, r3
 800589c:	b29b      	uxth	r3, r3
 800589e:	4619      	mov	r1, r3
 80058a0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80058a2:	f7fc fafb 	bl	8001e9c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80058a6:	e002      	b.n	80058ae <UART_DMAReceiveCplt+0x14a>
    HAL_UART_RxCpltCallback(huart);
 80058a8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80058aa:	f7ff fa2f 	bl	8004d0c <HAL_UART_RxCpltCallback>
}
 80058ae:	bf00      	nop
 80058b0:	3770      	adds	r7, #112	@ 0x70
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}

080058b6 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80058b6:	b580      	push	{r7, lr}
 80058b8:	b084      	sub	sp, #16
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058c2:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	2201      	movs	r2, #1
 80058c8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058ce:	2b01      	cmp	r3, #1
 80058d0:	d123      	bne.n	800591a <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80058d8:	085b      	lsrs	r3, r3, #1
 80058da:	b29a      	uxth	r2, r3
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80058f0:	897a      	ldrh	r2, [r7, #10]
 80058f2:	429a      	cmp	r2, r3
 80058f4:	d803      	bhi.n	80058fe <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	897a      	ldrh	r2, [r7, #10]
 80058fa:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800590a:	b29b      	uxth	r3, r3
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	b29b      	uxth	r3, r3
 8005910:	4619      	mov	r1, r3
 8005912:	68f8      	ldr	r0, [r7, #12]
 8005914:	f7fc fac2 	bl	8001e9c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005918:	e002      	b.n	8005920 <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 800591a:	68f8      	ldr	r0, [r7, #12]
 800591c:	f7ff fa00 	bl	8004d20 <HAL_UART_RxHalfCpltCallback>
}
 8005920:	bf00      	nop
 8005922:	3710      	adds	r7, #16
 8005924:	46bd      	mov	sp, r7
 8005926:	bd80      	pop	{r7, pc}

08005928 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b086      	sub	sp, #24
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005934:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800593a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005942:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800594e:	2b80      	cmp	r3, #128	@ 0x80
 8005950:	d105      	bne.n	800595e <UART_DMAError+0x36>
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	2b21      	cmp	r3, #33	@ 0x21
 8005956:	d102      	bne.n	800595e <UART_DMAError+0x36>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    UART_EndTxTransfer(huart);
 8005958:	6978      	ldr	r0, [r7, #20]
 800595a:	f7ff fe79 	bl	8005650 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	689b      	ldr	r3, [r3, #8]
 8005964:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005968:	2b40      	cmp	r3, #64	@ 0x40
 800596a:	d105      	bne.n	8005978 <UART_DMAError+0x50>
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2b22      	cmp	r3, #34	@ 0x22
 8005970:	d102      	bne.n	8005978 <UART_DMAError+0x50>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    UART_EndRxTransfer(huart);
 8005972:	6978      	ldr	r0, [r7, #20]
 8005974:	f7ff fe92 	bl	800569c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005978:	697b      	ldr	r3, [r7, #20]
 800597a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800597e:	f043 0210 	orr.w	r2, r3, #16
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005988:	6978      	ldr	r0, [r7, #20]
 800598a:	f7ff f9d3 	bl	8004d34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800598e:	bf00      	nop
 8005990:	3718      	adds	r7, #24
 8005992:	46bd      	mov	sp, r7
 8005994:	bd80      	pop	{r7, pc}

08005996 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005996:	b580      	push	{r7, lr}
 8005998:	b084      	sub	sp, #16
 800599a:	af00      	add	r7, sp, #0
 800599c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059a2:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80059a4:	68f8      	ldr	r0, [r7, #12]
 80059a6:	f7ff f9c5 	bl	8004d34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059aa:	bf00      	nop
 80059ac:	3710      	adds	r7, #16
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}

080059b2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80059b2:	b580      	push	{r7, lr}
 80059b4:	b088      	sub	sp, #32
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	e853 3f00 	ldrex	r3, [r3]
 80059c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80059ce:	61fb      	str	r3, [r7, #28]
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	461a      	mov	r2, r3
 80059d6:	69fb      	ldr	r3, [r7, #28]
 80059d8:	61bb      	str	r3, [r7, #24]
 80059da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059dc:	6979      	ldr	r1, [r7, #20]
 80059de:	69ba      	ldr	r2, [r7, #24]
 80059e0:	e841 2300 	strex	r3, r2, [r1]
 80059e4:	613b      	str	r3, [r7, #16]
   return(result);
 80059e6:	693b      	ldr	r3, [r7, #16]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d1e6      	bne.n	80059ba <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2220      	movs	r2, #32
 80059f0:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	2200      	movs	r2, #0
 80059f6:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80059f8:	6878      	ldr	r0, [r7, #4]
 80059fa:	f7ff f97d 	bl	8004cf8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059fe:	bf00      	nop
 8005a00:	3720      	adds	r7, #32
 8005a02:	46bd      	mov	sp, r7
 8005a04:	bd80      	pop	{r7, pc}

08005a06 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005a06:	b480      	push	{r7}
 8005a08:	b083      	sub	sp, #12
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005a0e:	bf00      	nop
 8005a10:	370c      	adds	r7, #12
 8005a12:	46bd      	mov	sp, r7
 8005a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a18:	4770      	bx	lr

08005a1a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a1a:	b580      	push	{r7, lr}
 8005a1c:	b08c      	sub	sp, #48	@ 0x30
 8005a1e:	af00      	add	r7, sp, #0
 8005a20:	60f8      	str	r0, [r7, #12]
 8005a22:	60b9      	str	r1, [r7, #8]
 8005a24:	4613      	mov	r3, r2
 8005a26:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a2e:	2b20      	cmp	r3, #32
 8005a30:	d142      	bne.n	8005ab8 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a32:	68bb      	ldr	r3, [r7, #8]
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d002      	beq.n	8005a3e <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8005a38:	88fb      	ldrh	r3, [r7, #6]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d101      	bne.n	8005a42 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e03b      	b.n	8005aba <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2201      	movs	r2, #1
 8005a46:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005a4e:	88fb      	ldrh	r3, [r7, #6]
 8005a50:	461a      	mov	r2, r3
 8005a52:	68b9      	ldr	r1, [r7, #8]
 8005a54:	68f8      	ldr	r0, [r7, #12]
 8005a56:	f7ff fd5b 	bl	8005510 <UART_Start_Receive_DMA>
 8005a5a:	4603      	mov	r3, r0
 8005a5c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005a60:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d124      	bne.n	8005ab2 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a6c:	2b01      	cmp	r3, #1
 8005a6e:	d11d      	bne.n	8005aac <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2210      	movs	r2, #16
 8005a76:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a7e:	69bb      	ldr	r3, [r7, #24]
 8005a80:	e853 3f00 	ldrex	r3, [r3]
 8005a84:	617b      	str	r3, [r7, #20]
   return(result);
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	f043 0310 	orr.w	r3, r3, #16
 8005a8c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	461a      	mov	r2, r3
 8005a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a96:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a98:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a9a:	6a39      	ldr	r1, [r7, #32]
 8005a9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a9e:	e841 2300 	strex	r3, r2, [r1]
 8005aa2:	61fb      	str	r3, [r7, #28]
   return(result);
 8005aa4:	69fb      	ldr	r3, [r7, #28]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d1e6      	bne.n	8005a78 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8005aaa:	e002      	b.n	8005ab2 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005aac:	2301      	movs	r3, #1
 8005aae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8005ab2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005ab6:	e000      	b.n	8005aba <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005ab8:	2302      	movs	r3, #2
  }
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3730      	adds	r7, #48	@ 0x30
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}

08005ac2 <atoi>:
 8005ac2:	220a      	movs	r2, #10
 8005ac4:	2100      	movs	r1, #0
 8005ac6:	f000 b87b 	b.w	8005bc0 <strtol>
	...

08005acc <_strtol_l.isra.0>:
 8005acc:	2b24      	cmp	r3, #36	@ 0x24
 8005ace:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ad2:	4686      	mov	lr, r0
 8005ad4:	4690      	mov	r8, r2
 8005ad6:	d801      	bhi.n	8005adc <_strtol_l.isra.0+0x10>
 8005ad8:	2b01      	cmp	r3, #1
 8005ada:	d106      	bne.n	8005aea <_strtol_l.isra.0+0x1e>
 8005adc:	f000 f8a4 	bl	8005c28 <__errno>
 8005ae0:	2316      	movs	r3, #22
 8005ae2:	6003      	str	r3, [r0, #0]
 8005ae4:	2000      	movs	r0, #0
 8005ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005aea:	4834      	ldr	r0, [pc, #208]	@ (8005bbc <_strtol_l.isra.0+0xf0>)
 8005aec:	460d      	mov	r5, r1
 8005aee:	462a      	mov	r2, r5
 8005af0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005af4:	5d06      	ldrb	r6, [r0, r4]
 8005af6:	f016 0608 	ands.w	r6, r6, #8
 8005afa:	d1f8      	bne.n	8005aee <_strtol_l.isra.0+0x22>
 8005afc:	2c2d      	cmp	r4, #45	@ 0x2d
 8005afe:	d110      	bne.n	8005b22 <_strtol_l.isra.0+0x56>
 8005b00:	782c      	ldrb	r4, [r5, #0]
 8005b02:	2601      	movs	r6, #1
 8005b04:	1c95      	adds	r5, r2, #2
 8005b06:	f033 0210 	bics.w	r2, r3, #16
 8005b0a:	d115      	bne.n	8005b38 <_strtol_l.isra.0+0x6c>
 8005b0c:	2c30      	cmp	r4, #48	@ 0x30
 8005b0e:	d10d      	bne.n	8005b2c <_strtol_l.isra.0+0x60>
 8005b10:	782a      	ldrb	r2, [r5, #0]
 8005b12:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005b16:	2a58      	cmp	r2, #88	@ 0x58
 8005b18:	d108      	bne.n	8005b2c <_strtol_l.isra.0+0x60>
 8005b1a:	786c      	ldrb	r4, [r5, #1]
 8005b1c:	3502      	adds	r5, #2
 8005b1e:	2310      	movs	r3, #16
 8005b20:	e00a      	b.n	8005b38 <_strtol_l.isra.0+0x6c>
 8005b22:	2c2b      	cmp	r4, #43	@ 0x2b
 8005b24:	bf04      	itt	eq
 8005b26:	782c      	ldrbeq	r4, [r5, #0]
 8005b28:	1c95      	addeq	r5, r2, #2
 8005b2a:	e7ec      	b.n	8005b06 <_strtol_l.isra.0+0x3a>
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d1f6      	bne.n	8005b1e <_strtol_l.isra.0+0x52>
 8005b30:	2c30      	cmp	r4, #48	@ 0x30
 8005b32:	bf14      	ite	ne
 8005b34:	230a      	movne	r3, #10
 8005b36:	2308      	moveq	r3, #8
 8005b38:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005b3c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005b40:	2200      	movs	r2, #0
 8005b42:	fbbc f9f3 	udiv	r9, ip, r3
 8005b46:	4610      	mov	r0, r2
 8005b48:	fb03 ca19 	mls	sl, r3, r9, ip
 8005b4c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005b50:	2f09      	cmp	r7, #9
 8005b52:	d80f      	bhi.n	8005b74 <_strtol_l.isra.0+0xa8>
 8005b54:	463c      	mov	r4, r7
 8005b56:	42a3      	cmp	r3, r4
 8005b58:	dd1b      	ble.n	8005b92 <_strtol_l.isra.0+0xc6>
 8005b5a:	1c57      	adds	r7, r2, #1
 8005b5c:	d007      	beq.n	8005b6e <_strtol_l.isra.0+0xa2>
 8005b5e:	4581      	cmp	r9, r0
 8005b60:	d314      	bcc.n	8005b8c <_strtol_l.isra.0+0xc0>
 8005b62:	d101      	bne.n	8005b68 <_strtol_l.isra.0+0x9c>
 8005b64:	45a2      	cmp	sl, r4
 8005b66:	db11      	blt.n	8005b8c <_strtol_l.isra.0+0xc0>
 8005b68:	fb00 4003 	mla	r0, r0, r3, r4
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005b72:	e7eb      	b.n	8005b4c <_strtol_l.isra.0+0x80>
 8005b74:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005b78:	2f19      	cmp	r7, #25
 8005b7a:	d801      	bhi.n	8005b80 <_strtol_l.isra.0+0xb4>
 8005b7c:	3c37      	subs	r4, #55	@ 0x37
 8005b7e:	e7ea      	b.n	8005b56 <_strtol_l.isra.0+0x8a>
 8005b80:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005b84:	2f19      	cmp	r7, #25
 8005b86:	d804      	bhi.n	8005b92 <_strtol_l.isra.0+0xc6>
 8005b88:	3c57      	subs	r4, #87	@ 0x57
 8005b8a:	e7e4      	b.n	8005b56 <_strtol_l.isra.0+0x8a>
 8005b8c:	f04f 32ff 	mov.w	r2, #4294967295
 8005b90:	e7ed      	b.n	8005b6e <_strtol_l.isra.0+0xa2>
 8005b92:	1c53      	adds	r3, r2, #1
 8005b94:	d108      	bne.n	8005ba8 <_strtol_l.isra.0+0xdc>
 8005b96:	2322      	movs	r3, #34	@ 0x22
 8005b98:	f8ce 3000 	str.w	r3, [lr]
 8005b9c:	4660      	mov	r0, ip
 8005b9e:	f1b8 0f00 	cmp.w	r8, #0
 8005ba2:	d0a0      	beq.n	8005ae6 <_strtol_l.isra.0+0x1a>
 8005ba4:	1e69      	subs	r1, r5, #1
 8005ba6:	e006      	b.n	8005bb6 <_strtol_l.isra.0+0xea>
 8005ba8:	b106      	cbz	r6, 8005bac <_strtol_l.isra.0+0xe0>
 8005baa:	4240      	negs	r0, r0
 8005bac:	f1b8 0f00 	cmp.w	r8, #0
 8005bb0:	d099      	beq.n	8005ae6 <_strtol_l.isra.0+0x1a>
 8005bb2:	2a00      	cmp	r2, #0
 8005bb4:	d1f6      	bne.n	8005ba4 <_strtol_l.isra.0+0xd8>
 8005bb6:	f8c8 1000 	str.w	r1, [r8]
 8005bba:	e794      	b.n	8005ae6 <_strtol_l.isra.0+0x1a>
 8005bbc:	08006d09 	.word	0x08006d09

08005bc0 <strtol>:
 8005bc0:	4613      	mov	r3, r2
 8005bc2:	460a      	mov	r2, r1
 8005bc4:	4601      	mov	r1, r0
 8005bc6:	4802      	ldr	r0, [pc, #8]	@ (8005bd0 <strtol+0x10>)
 8005bc8:	6800      	ldr	r0, [r0, #0]
 8005bca:	f7ff bf7f 	b.w	8005acc <_strtol_l.isra.0>
 8005bce:	bf00      	nop
 8005bd0:	2000001c 	.word	0x2000001c

08005bd4 <siprintf>:
 8005bd4:	b40e      	push	{r1, r2, r3}
 8005bd6:	b510      	push	{r4, lr}
 8005bd8:	b09d      	sub	sp, #116	@ 0x74
 8005bda:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005bdc:	9002      	str	r0, [sp, #8]
 8005bde:	9006      	str	r0, [sp, #24]
 8005be0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005be4:	480a      	ldr	r0, [pc, #40]	@ (8005c10 <siprintf+0x3c>)
 8005be6:	9107      	str	r1, [sp, #28]
 8005be8:	9104      	str	r1, [sp, #16]
 8005bea:	490a      	ldr	r1, [pc, #40]	@ (8005c14 <siprintf+0x40>)
 8005bec:	f853 2b04 	ldr.w	r2, [r3], #4
 8005bf0:	9105      	str	r1, [sp, #20]
 8005bf2:	2400      	movs	r4, #0
 8005bf4:	a902      	add	r1, sp, #8
 8005bf6:	6800      	ldr	r0, [r0, #0]
 8005bf8:	9301      	str	r3, [sp, #4]
 8005bfa:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005bfc:	f000 f9a2 	bl	8005f44 <_svfiprintf_r>
 8005c00:	9b02      	ldr	r3, [sp, #8]
 8005c02:	701c      	strb	r4, [r3, #0]
 8005c04:	b01d      	add	sp, #116	@ 0x74
 8005c06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c0a:	b003      	add	sp, #12
 8005c0c:	4770      	bx	lr
 8005c0e:	bf00      	nop
 8005c10:	2000001c 	.word	0x2000001c
 8005c14:	ffff0208 	.word	0xffff0208

08005c18 <memset>:
 8005c18:	4402      	add	r2, r0
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	4293      	cmp	r3, r2
 8005c1e:	d100      	bne.n	8005c22 <memset+0xa>
 8005c20:	4770      	bx	lr
 8005c22:	f803 1b01 	strb.w	r1, [r3], #1
 8005c26:	e7f9      	b.n	8005c1c <memset+0x4>

08005c28 <__errno>:
 8005c28:	4b01      	ldr	r3, [pc, #4]	@ (8005c30 <__errno+0x8>)
 8005c2a:	6818      	ldr	r0, [r3, #0]
 8005c2c:	4770      	bx	lr
 8005c2e:	bf00      	nop
 8005c30:	2000001c 	.word	0x2000001c

08005c34 <__libc_init_array>:
 8005c34:	b570      	push	{r4, r5, r6, lr}
 8005c36:	4d0d      	ldr	r5, [pc, #52]	@ (8005c6c <__libc_init_array+0x38>)
 8005c38:	4c0d      	ldr	r4, [pc, #52]	@ (8005c70 <__libc_init_array+0x3c>)
 8005c3a:	1b64      	subs	r4, r4, r5
 8005c3c:	10a4      	asrs	r4, r4, #2
 8005c3e:	2600      	movs	r6, #0
 8005c40:	42a6      	cmp	r6, r4
 8005c42:	d109      	bne.n	8005c58 <__libc_init_array+0x24>
 8005c44:	4d0b      	ldr	r5, [pc, #44]	@ (8005c74 <__libc_init_array+0x40>)
 8005c46:	4c0c      	ldr	r4, [pc, #48]	@ (8005c78 <__libc_init_array+0x44>)
 8005c48:	f000 fc64 	bl	8006514 <_init>
 8005c4c:	1b64      	subs	r4, r4, r5
 8005c4e:	10a4      	asrs	r4, r4, #2
 8005c50:	2600      	movs	r6, #0
 8005c52:	42a6      	cmp	r6, r4
 8005c54:	d105      	bne.n	8005c62 <__libc_init_array+0x2e>
 8005c56:	bd70      	pop	{r4, r5, r6, pc}
 8005c58:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c5c:	4798      	blx	r3
 8005c5e:	3601      	adds	r6, #1
 8005c60:	e7ee      	b.n	8005c40 <__libc_init_array+0xc>
 8005c62:	f855 3b04 	ldr.w	r3, [r5], #4
 8005c66:	4798      	blx	r3
 8005c68:	3601      	adds	r6, #1
 8005c6a:	e7f2      	b.n	8005c52 <__libc_init_array+0x1e>
 8005c6c:	08006e44 	.word	0x08006e44
 8005c70:	08006e44 	.word	0x08006e44
 8005c74:	08006e44 	.word	0x08006e44
 8005c78:	08006e48 	.word	0x08006e48

08005c7c <__retarget_lock_acquire_recursive>:
 8005c7c:	4770      	bx	lr

08005c7e <__retarget_lock_release_recursive>:
 8005c7e:	4770      	bx	lr

08005c80 <memcpy>:
 8005c80:	440a      	add	r2, r1
 8005c82:	4291      	cmp	r1, r2
 8005c84:	f100 33ff 	add.w	r3, r0, #4294967295
 8005c88:	d100      	bne.n	8005c8c <memcpy+0xc>
 8005c8a:	4770      	bx	lr
 8005c8c:	b510      	push	{r4, lr}
 8005c8e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c92:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c96:	4291      	cmp	r1, r2
 8005c98:	d1f9      	bne.n	8005c8e <memcpy+0xe>
 8005c9a:	bd10      	pop	{r4, pc}

08005c9c <_free_r>:
 8005c9c:	b538      	push	{r3, r4, r5, lr}
 8005c9e:	4605      	mov	r5, r0
 8005ca0:	2900      	cmp	r1, #0
 8005ca2:	d041      	beq.n	8005d28 <_free_r+0x8c>
 8005ca4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ca8:	1f0c      	subs	r4, r1, #4
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	bfb8      	it	lt
 8005cae:	18e4      	addlt	r4, r4, r3
 8005cb0:	f000 f8e0 	bl	8005e74 <__malloc_lock>
 8005cb4:	4a1d      	ldr	r2, [pc, #116]	@ (8005d2c <_free_r+0x90>)
 8005cb6:	6813      	ldr	r3, [r2, #0]
 8005cb8:	b933      	cbnz	r3, 8005cc8 <_free_r+0x2c>
 8005cba:	6063      	str	r3, [r4, #4]
 8005cbc:	6014      	str	r4, [r2, #0]
 8005cbe:	4628      	mov	r0, r5
 8005cc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005cc4:	f000 b8dc 	b.w	8005e80 <__malloc_unlock>
 8005cc8:	42a3      	cmp	r3, r4
 8005cca:	d908      	bls.n	8005cde <_free_r+0x42>
 8005ccc:	6820      	ldr	r0, [r4, #0]
 8005cce:	1821      	adds	r1, r4, r0
 8005cd0:	428b      	cmp	r3, r1
 8005cd2:	bf01      	itttt	eq
 8005cd4:	6819      	ldreq	r1, [r3, #0]
 8005cd6:	685b      	ldreq	r3, [r3, #4]
 8005cd8:	1809      	addeq	r1, r1, r0
 8005cda:	6021      	streq	r1, [r4, #0]
 8005cdc:	e7ed      	b.n	8005cba <_free_r+0x1e>
 8005cde:	461a      	mov	r2, r3
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	b10b      	cbz	r3, 8005ce8 <_free_r+0x4c>
 8005ce4:	42a3      	cmp	r3, r4
 8005ce6:	d9fa      	bls.n	8005cde <_free_r+0x42>
 8005ce8:	6811      	ldr	r1, [r2, #0]
 8005cea:	1850      	adds	r0, r2, r1
 8005cec:	42a0      	cmp	r0, r4
 8005cee:	d10b      	bne.n	8005d08 <_free_r+0x6c>
 8005cf0:	6820      	ldr	r0, [r4, #0]
 8005cf2:	4401      	add	r1, r0
 8005cf4:	1850      	adds	r0, r2, r1
 8005cf6:	4283      	cmp	r3, r0
 8005cf8:	6011      	str	r1, [r2, #0]
 8005cfa:	d1e0      	bne.n	8005cbe <_free_r+0x22>
 8005cfc:	6818      	ldr	r0, [r3, #0]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	6053      	str	r3, [r2, #4]
 8005d02:	4408      	add	r0, r1
 8005d04:	6010      	str	r0, [r2, #0]
 8005d06:	e7da      	b.n	8005cbe <_free_r+0x22>
 8005d08:	d902      	bls.n	8005d10 <_free_r+0x74>
 8005d0a:	230c      	movs	r3, #12
 8005d0c:	602b      	str	r3, [r5, #0]
 8005d0e:	e7d6      	b.n	8005cbe <_free_r+0x22>
 8005d10:	6820      	ldr	r0, [r4, #0]
 8005d12:	1821      	adds	r1, r4, r0
 8005d14:	428b      	cmp	r3, r1
 8005d16:	bf04      	itt	eq
 8005d18:	6819      	ldreq	r1, [r3, #0]
 8005d1a:	685b      	ldreq	r3, [r3, #4]
 8005d1c:	6063      	str	r3, [r4, #4]
 8005d1e:	bf04      	itt	eq
 8005d20:	1809      	addeq	r1, r1, r0
 8005d22:	6021      	streq	r1, [r4, #0]
 8005d24:	6054      	str	r4, [r2, #4]
 8005d26:	e7ca      	b.n	8005cbe <_free_r+0x22>
 8005d28:	bd38      	pop	{r3, r4, r5, pc}
 8005d2a:	bf00      	nop
 8005d2c:	200009a0 	.word	0x200009a0

08005d30 <sbrk_aligned>:
 8005d30:	b570      	push	{r4, r5, r6, lr}
 8005d32:	4e0f      	ldr	r6, [pc, #60]	@ (8005d70 <sbrk_aligned+0x40>)
 8005d34:	460c      	mov	r4, r1
 8005d36:	6831      	ldr	r1, [r6, #0]
 8005d38:	4605      	mov	r5, r0
 8005d3a:	b911      	cbnz	r1, 8005d42 <sbrk_aligned+0x12>
 8005d3c:	f000 fba4 	bl	8006488 <_sbrk_r>
 8005d40:	6030      	str	r0, [r6, #0]
 8005d42:	4621      	mov	r1, r4
 8005d44:	4628      	mov	r0, r5
 8005d46:	f000 fb9f 	bl	8006488 <_sbrk_r>
 8005d4a:	1c43      	adds	r3, r0, #1
 8005d4c:	d103      	bne.n	8005d56 <sbrk_aligned+0x26>
 8005d4e:	f04f 34ff 	mov.w	r4, #4294967295
 8005d52:	4620      	mov	r0, r4
 8005d54:	bd70      	pop	{r4, r5, r6, pc}
 8005d56:	1cc4      	adds	r4, r0, #3
 8005d58:	f024 0403 	bic.w	r4, r4, #3
 8005d5c:	42a0      	cmp	r0, r4
 8005d5e:	d0f8      	beq.n	8005d52 <sbrk_aligned+0x22>
 8005d60:	1a21      	subs	r1, r4, r0
 8005d62:	4628      	mov	r0, r5
 8005d64:	f000 fb90 	bl	8006488 <_sbrk_r>
 8005d68:	3001      	adds	r0, #1
 8005d6a:	d1f2      	bne.n	8005d52 <sbrk_aligned+0x22>
 8005d6c:	e7ef      	b.n	8005d4e <sbrk_aligned+0x1e>
 8005d6e:	bf00      	nop
 8005d70:	2000099c 	.word	0x2000099c

08005d74 <_malloc_r>:
 8005d74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005d78:	1ccd      	adds	r5, r1, #3
 8005d7a:	f025 0503 	bic.w	r5, r5, #3
 8005d7e:	3508      	adds	r5, #8
 8005d80:	2d0c      	cmp	r5, #12
 8005d82:	bf38      	it	cc
 8005d84:	250c      	movcc	r5, #12
 8005d86:	2d00      	cmp	r5, #0
 8005d88:	4606      	mov	r6, r0
 8005d8a:	db01      	blt.n	8005d90 <_malloc_r+0x1c>
 8005d8c:	42a9      	cmp	r1, r5
 8005d8e:	d904      	bls.n	8005d9a <_malloc_r+0x26>
 8005d90:	230c      	movs	r3, #12
 8005d92:	6033      	str	r3, [r6, #0]
 8005d94:	2000      	movs	r0, #0
 8005d96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d9a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005e70 <_malloc_r+0xfc>
 8005d9e:	f000 f869 	bl	8005e74 <__malloc_lock>
 8005da2:	f8d8 3000 	ldr.w	r3, [r8]
 8005da6:	461c      	mov	r4, r3
 8005da8:	bb44      	cbnz	r4, 8005dfc <_malloc_r+0x88>
 8005daa:	4629      	mov	r1, r5
 8005dac:	4630      	mov	r0, r6
 8005dae:	f7ff ffbf 	bl	8005d30 <sbrk_aligned>
 8005db2:	1c43      	adds	r3, r0, #1
 8005db4:	4604      	mov	r4, r0
 8005db6:	d158      	bne.n	8005e6a <_malloc_r+0xf6>
 8005db8:	f8d8 4000 	ldr.w	r4, [r8]
 8005dbc:	4627      	mov	r7, r4
 8005dbe:	2f00      	cmp	r7, #0
 8005dc0:	d143      	bne.n	8005e4a <_malloc_r+0xd6>
 8005dc2:	2c00      	cmp	r4, #0
 8005dc4:	d04b      	beq.n	8005e5e <_malloc_r+0xea>
 8005dc6:	6823      	ldr	r3, [r4, #0]
 8005dc8:	4639      	mov	r1, r7
 8005dca:	4630      	mov	r0, r6
 8005dcc:	eb04 0903 	add.w	r9, r4, r3
 8005dd0:	f000 fb5a 	bl	8006488 <_sbrk_r>
 8005dd4:	4581      	cmp	r9, r0
 8005dd6:	d142      	bne.n	8005e5e <_malloc_r+0xea>
 8005dd8:	6821      	ldr	r1, [r4, #0]
 8005dda:	1a6d      	subs	r5, r5, r1
 8005ddc:	4629      	mov	r1, r5
 8005dde:	4630      	mov	r0, r6
 8005de0:	f7ff ffa6 	bl	8005d30 <sbrk_aligned>
 8005de4:	3001      	adds	r0, #1
 8005de6:	d03a      	beq.n	8005e5e <_malloc_r+0xea>
 8005de8:	6823      	ldr	r3, [r4, #0]
 8005dea:	442b      	add	r3, r5
 8005dec:	6023      	str	r3, [r4, #0]
 8005dee:	f8d8 3000 	ldr.w	r3, [r8]
 8005df2:	685a      	ldr	r2, [r3, #4]
 8005df4:	bb62      	cbnz	r2, 8005e50 <_malloc_r+0xdc>
 8005df6:	f8c8 7000 	str.w	r7, [r8]
 8005dfa:	e00f      	b.n	8005e1c <_malloc_r+0xa8>
 8005dfc:	6822      	ldr	r2, [r4, #0]
 8005dfe:	1b52      	subs	r2, r2, r5
 8005e00:	d420      	bmi.n	8005e44 <_malloc_r+0xd0>
 8005e02:	2a0b      	cmp	r2, #11
 8005e04:	d917      	bls.n	8005e36 <_malloc_r+0xc2>
 8005e06:	1961      	adds	r1, r4, r5
 8005e08:	42a3      	cmp	r3, r4
 8005e0a:	6025      	str	r5, [r4, #0]
 8005e0c:	bf18      	it	ne
 8005e0e:	6059      	strne	r1, [r3, #4]
 8005e10:	6863      	ldr	r3, [r4, #4]
 8005e12:	bf08      	it	eq
 8005e14:	f8c8 1000 	streq.w	r1, [r8]
 8005e18:	5162      	str	r2, [r4, r5]
 8005e1a:	604b      	str	r3, [r1, #4]
 8005e1c:	4630      	mov	r0, r6
 8005e1e:	f000 f82f 	bl	8005e80 <__malloc_unlock>
 8005e22:	f104 000b 	add.w	r0, r4, #11
 8005e26:	1d23      	adds	r3, r4, #4
 8005e28:	f020 0007 	bic.w	r0, r0, #7
 8005e2c:	1ac2      	subs	r2, r0, r3
 8005e2e:	bf1c      	itt	ne
 8005e30:	1a1b      	subne	r3, r3, r0
 8005e32:	50a3      	strne	r3, [r4, r2]
 8005e34:	e7af      	b.n	8005d96 <_malloc_r+0x22>
 8005e36:	6862      	ldr	r2, [r4, #4]
 8005e38:	42a3      	cmp	r3, r4
 8005e3a:	bf0c      	ite	eq
 8005e3c:	f8c8 2000 	streq.w	r2, [r8]
 8005e40:	605a      	strne	r2, [r3, #4]
 8005e42:	e7eb      	b.n	8005e1c <_malloc_r+0xa8>
 8005e44:	4623      	mov	r3, r4
 8005e46:	6864      	ldr	r4, [r4, #4]
 8005e48:	e7ae      	b.n	8005da8 <_malloc_r+0x34>
 8005e4a:	463c      	mov	r4, r7
 8005e4c:	687f      	ldr	r7, [r7, #4]
 8005e4e:	e7b6      	b.n	8005dbe <_malloc_r+0x4a>
 8005e50:	461a      	mov	r2, r3
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	42a3      	cmp	r3, r4
 8005e56:	d1fb      	bne.n	8005e50 <_malloc_r+0xdc>
 8005e58:	2300      	movs	r3, #0
 8005e5a:	6053      	str	r3, [r2, #4]
 8005e5c:	e7de      	b.n	8005e1c <_malloc_r+0xa8>
 8005e5e:	230c      	movs	r3, #12
 8005e60:	6033      	str	r3, [r6, #0]
 8005e62:	4630      	mov	r0, r6
 8005e64:	f000 f80c 	bl	8005e80 <__malloc_unlock>
 8005e68:	e794      	b.n	8005d94 <_malloc_r+0x20>
 8005e6a:	6005      	str	r5, [r0, #0]
 8005e6c:	e7d6      	b.n	8005e1c <_malloc_r+0xa8>
 8005e6e:	bf00      	nop
 8005e70:	200009a0 	.word	0x200009a0

08005e74 <__malloc_lock>:
 8005e74:	4801      	ldr	r0, [pc, #4]	@ (8005e7c <__malloc_lock+0x8>)
 8005e76:	f7ff bf01 	b.w	8005c7c <__retarget_lock_acquire_recursive>
 8005e7a:	bf00      	nop
 8005e7c:	20000998 	.word	0x20000998

08005e80 <__malloc_unlock>:
 8005e80:	4801      	ldr	r0, [pc, #4]	@ (8005e88 <__malloc_unlock+0x8>)
 8005e82:	f7ff befc 	b.w	8005c7e <__retarget_lock_release_recursive>
 8005e86:	bf00      	nop
 8005e88:	20000998 	.word	0x20000998

08005e8c <__ssputs_r>:
 8005e8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e90:	688e      	ldr	r6, [r1, #8]
 8005e92:	461f      	mov	r7, r3
 8005e94:	42be      	cmp	r6, r7
 8005e96:	680b      	ldr	r3, [r1, #0]
 8005e98:	4682      	mov	sl, r0
 8005e9a:	460c      	mov	r4, r1
 8005e9c:	4690      	mov	r8, r2
 8005e9e:	d82d      	bhi.n	8005efc <__ssputs_r+0x70>
 8005ea0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005ea4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005ea8:	d026      	beq.n	8005ef8 <__ssputs_r+0x6c>
 8005eaa:	6965      	ldr	r5, [r4, #20]
 8005eac:	6909      	ldr	r1, [r1, #16]
 8005eae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005eb2:	eba3 0901 	sub.w	r9, r3, r1
 8005eb6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005eba:	1c7b      	adds	r3, r7, #1
 8005ebc:	444b      	add	r3, r9
 8005ebe:	106d      	asrs	r5, r5, #1
 8005ec0:	429d      	cmp	r5, r3
 8005ec2:	bf38      	it	cc
 8005ec4:	461d      	movcc	r5, r3
 8005ec6:	0553      	lsls	r3, r2, #21
 8005ec8:	d527      	bpl.n	8005f1a <__ssputs_r+0x8e>
 8005eca:	4629      	mov	r1, r5
 8005ecc:	f7ff ff52 	bl	8005d74 <_malloc_r>
 8005ed0:	4606      	mov	r6, r0
 8005ed2:	b360      	cbz	r0, 8005f2e <__ssputs_r+0xa2>
 8005ed4:	6921      	ldr	r1, [r4, #16]
 8005ed6:	464a      	mov	r2, r9
 8005ed8:	f7ff fed2 	bl	8005c80 <memcpy>
 8005edc:	89a3      	ldrh	r3, [r4, #12]
 8005ede:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005ee2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ee6:	81a3      	strh	r3, [r4, #12]
 8005ee8:	6126      	str	r6, [r4, #16]
 8005eea:	6165      	str	r5, [r4, #20]
 8005eec:	444e      	add	r6, r9
 8005eee:	eba5 0509 	sub.w	r5, r5, r9
 8005ef2:	6026      	str	r6, [r4, #0]
 8005ef4:	60a5      	str	r5, [r4, #8]
 8005ef6:	463e      	mov	r6, r7
 8005ef8:	42be      	cmp	r6, r7
 8005efa:	d900      	bls.n	8005efe <__ssputs_r+0x72>
 8005efc:	463e      	mov	r6, r7
 8005efe:	6820      	ldr	r0, [r4, #0]
 8005f00:	4632      	mov	r2, r6
 8005f02:	4641      	mov	r1, r8
 8005f04:	f000 faa6 	bl	8006454 <memmove>
 8005f08:	68a3      	ldr	r3, [r4, #8]
 8005f0a:	1b9b      	subs	r3, r3, r6
 8005f0c:	60a3      	str	r3, [r4, #8]
 8005f0e:	6823      	ldr	r3, [r4, #0]
 8005f10:	4433      	add	r3, r6
 8005f12:	6023      	str	r3, [r4, #0]
 8005f14:	2000      	movs	r0, #0
 8005f16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f1a:	462a      	mov	r2, r5
 8005f1c:	f000 fac4 	bl	80064a8 <_realloc_r>
 8005f20:	4606      	mov	r6, r0
 8005f22:	2800      	cmp	r0, #0
 8005f24:	d1e0      	bne.n	8005ee8 <__ssputs_r+0x5c>
 8005f26:	6921      	ldr	r1, [r4, #16]
 8005f28:	4650      	mov	r0, sl
 8005f2a:	f7ff feb7 	bl	8005c9c <_free_r>
 8005f2e:	230c      	movs	r3, #12
 8005f30:	f8ca 3000 	str.w	r3, [sl]
 8005f34:	89a3      	ldrh	r3, [r4, #12]
 8005f36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005f3a:	81a3      	strh	r3, [r4, #12]
 8005f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8005f40:	e7e9      	b.n	8005f16 <__ssputs_r+0x8a>
	...

08005f44 <_svfiprintf_r>:
 8005f44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f48:	4698      	mov	r8, r3
 8005f4a:	898b      	ldrh	r3, [r1, #12]
 8005f4c:	061b      	lsls	r3, r3, #24
 8005f4e:	b09d      	sub	sp, #116	@ 0x74
 8005f50:	4607      	mov	r7, r0
 8005f52:	460d      	mov	r5, r1
 8005f54:	4614      	mov	r4, r2
 8005f56:	d510      	bpl.n	8005f7a <_svfiprintf_r+0x36>
 8005f58:	690b      	ldr	r3, [r1, #16]
 8005f5a:	b973      	cbnz	r3, 8005f7a <_svfiprintf_r+0x36>
 8005f5c:	2140      	movs	r1, #64	@ 0x40
 8005f5e:	f7ff ff09 	bl	8005d74 <_malloc_r>
 8005f62:	6028      	str	r0, [r5, #0]
 8005f64:	6128      	str	r0, [r5, #16]
 8005f66:	b930      	cbnz	r0, 8005f76 <_svfiprintf_r+0x32>
 8005f68:	230c      	movs	r3, #12
 8005f6a:	603b      	str	r3, [r7, #0]
 8005f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005f70:	b01d      	add	sp, #116	@ 0x74
 8005f72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f76:	2340      	movs	r3, #64	@ 0x40
 8005f78:	616b      	str	r3, [r5, #20]
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f7e:	2320      	movs	r3, #32
 8005f80:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005f84:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f88:	2330      	movs	r3, #48	@ 0x30
 8005f8a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006128 <_svfiprintf_r+0x1e4>
 8005f8e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005f92:	f04f 0901 	mov.w	r9, #1
 8005f96:	4623      	mov	r3, r4
 8005f98:	469a      	mov	sl, r3
 8005f9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f9e:	b10a      	cbz	r2, 8005fa4 <_svfiprintf_r+0x60>
 8005fa0:	2a25      	cmp	r2, #37	@ 0x25
 8005fa2:	d1f9      	bne.n	8005f98 <_svfiprintf_r+0x54>
 8005fa4:	ebba 0b04 	subs.w	fp, sl, r4
 8005fa8:	d00b      	beq.n	8005fc2 <_svfiprintf_r+0x7e>
 8005faa:	465b      	mov	r3, fp
 8005fac:	4622      	mov	r2, r4
 8005fae:	4629      	mov	r1, r5
 8005fb0:	4638      	mov	r0, r7
 8005fb2:	f7ff ff6b 	bl	8005e8c <__ssputs_r>
 8005fb6:	3001      	adds	r0, #1
 8005fb8:	f000 80a7 	beq.w	800610a <_svfiprintf_r+0x1c6>
 8005fbc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005fbe:	445a      	add	r2, fp
 8005fc0:	9209      	str	r2, [sp, #36]	@ 0x24
 8005fc2:	f89a 3000 	ldrb.w	r3, [sl]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	f000 809f 	beq.w	800610a <_svfiprintf_r+0x1c6>
 8005fcc:	2300      	movs	r3, #0
 8005fce:	f04f 32ff 	mov.w	r2, #4294967295
 8005fd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005fd6:	f10a 0a01 	add.w	sl, sl, #1
 8005fda:	9304      	str	r3, [sp, #16]
 8005fdc:	9307      	str	r3, [sp, #28]
 8005fde:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005fe2:	931a      	str	r3, [sp, #104]	@ 0x68
 8005fe4:	4654      	mov	r4, sl
 8005fe6:	2205      	movs	r2, #5
 8005fe8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fec:	484e      	ldr	r0, [pc, #312]	@ (8006128 <_svfiprintf_r+0x1e4>)
 8005fee:	f7fa f8f7 	bl	80001e0 <memchr>
 8005ff2:	9a04      	ldr	r2, [sp, #16]
 8005ff4:	b9d8      	cbnz	r0, 800602e <_svfiprintf_r+0xea>
 8005ff6:	06d0      	lsls	r0, r2, #27
 8005ff8:	bf44      	itt	mi
 8005ffa:	2320      	movmi	r3, #32
 8005ffc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006000:	0711      	lsls	r1, r2, #28
 8006002:	bf44      	itt	mi
 8006004:	232b      	movmi	r3, #43	@ 0x2b
 8006006:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800600a:	f89a 3000 	ldrb.w	r3, [sl]
 800600e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006010:	d015      	beq.n	800603e <_svfiprintf_r+0xfa>
 8006012:	9a07      	ldr	r2, [sp, #28]
 8006014:	4654      	mov	r4, sl
 8006016:	2000      	movs	r0, #0
 8006018:	f04f 0c0a 	mov.w	ip, #10
 800601c:	4621      	mov	r1, r4
 800601e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006022:	3b30      	subs	r3, #48	@ 0x30
 8006024:	2b09      	cmp	r3, #9
 8006026:	d94b      	bls.n	80060c0 <_svfiprintf_r+0x17c>
 8006028:	b1b0      	cbz	r0, 8006058 <_svfiprintf_r+0x114>
 800602a:	9207      	str	r2, [sp, #28]
 800602c:	e014      	b.n	8006058 <_svfiprintf_r+0x114>
 800602e:	eba0 0308 	sub.w	r3, r0, r8
 8006032:	fa09 f303 	lsl.w	r3, r9, r3
 8006036:	4313      	orrs	r3, r2
 8006038:	9304      	str	r3, [sp, #16]
 800603a:	46a2      	mov	sl, r4
 800603c:	e7d2      	b.n	8005fe4 <_svfiprintf_r+0xa0>
 800603e:	9b03      	ldr	r3, [sp, #12]
 8006040:	1d19      	adds	r1, r3, #4
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	9103      	str	r1, [sp, #12]
 8006046:	2b00      	cmp	r3, #0
 8006048:	bfbb      	ittet	lt
 800604a:	425b      	neglt	r3, r3
 800604c:	f042 0202 	orrlt.w	r2, r2, #2
 8006050:	9307      	strge	r3, [sp, #28]
 8006052:	9307      	strlt	r3, [sp, #28]
 8006054:	bfb8      	it	lt
 8006056:	9204      	strlt	r2, [sp, #16]
 8006058:	7823      	ldrb	r3, [r4, #0]
 800605a:	2b2e      	cmp	r3, #46	@ 0x2e
 800605c:	d10a      	bne.n	8006074 <_svfiprintf_r+0x130>
 800605e:	7863      	ldrb	r3, [r4, #1]
 8006060:	2b2a      	cmp	r3, #42	@ 0x2a
 8006062:	d132      	bne.n	80060ca <_svfiprintf_r+0x186>
 8006064:	9b03      	ldr	r3, [sp, #12]
 8006066:	1d1a      	adds	r2, r3, #4
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	9203      	str	r2, [sp, #12]
 800606c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006070:	3402      	adds	r4, #2
 8006072:	9305      	str	r3, [sp, #20]
 8006074:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006138 <_svfiprintf_r+0x1f4>
 8006078:	7821      	ldrb	r1, [r4, #0]
 800607a:	2203      	movs	r2, #3
 800607c:	4650      	mov	r0, sl
 800607e:	f7fa f8af 	bl	80001e0 <memchr>
 8006082:	b138      	cbz	r0, 8006094 <_svfiprintf_r+0x150>
 8006084:	9b04      	ldr	r3, [sp, #16]
 8006086:	eba0 000a 	sub.w	r0, r0, sl
 800608a:	2240      	movs	r2, #64	@ 0x40
 800608c:	4082      	lsls	r2, r0
 800608e:	4313      	orrs	r3, r2
 8006090:	3401      	adds	r4, #1
 8006092:	9304      	str	r3, [sp, #16]
 8006094:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006098:	4824      	ldr	r0, [pc, #144]	@ (800612c <_svfiprintf_r+0x1e8>)
 800609a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800609e:	2206      	movs	r2, #6
 80060a0:	f7fa f89e 	bl	80001e0 <memchr>
 80060a4:	2800      	cmp	r0, #0
 80060a6:	d036      	beq.n	8006116 <_svfiprintf_r+0x1d2>
 80060a8:	4b21      	ldr	r3, [pc, #132]	@ (8006130 <_svfiprintf_r+0x1ec>)
 80060aa:	bb1b      	cbnz	r3, 80060f4 <_svfiprintf_r+0x1b0>
 80060ac:	9b03      	ldr	r3, [sp, #12]
 80060ae:	3307      	adds	r3, #7
 80060b0:	f023 0307 	bic.w	r3, r3, #7
 80060b4:	3308      	adds	r3, #8
 80060b6:	9303      	str	r3, [sp, #12]
 80060b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060ba:	4433      	add	r3, r6
 80060bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80060be:	e76a      	b.n	8005f96 <_svfiprintf_r+0x52>
 80060c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80060c4:	460c      	mov	r4, r1
 80060c6:	2001      	movs	r0, #1
 80060c8:	e7a8      	b.n	800601c <_svfiprintf_r+0xd8>
 80060ca:	2300      	movs	r3, #0
 80060cc:	3401      	adds	r4, #1
 80060ce:	9305      	str	r3, [sp, #20]
 80060d0:	4619      	mov	r1, r3
 80060d2:	f04f 0c0a 	mov.w	ip, #10
 80060d6:	4620      	mov	r0, r4
 80060d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80060dc:	3a30      	subs	r2, #48	@ 0x30
 80060de:	2a09      	cmp	r2, #9
 80060e0:	d903      	bls.n	80060ea <_svfiprintf_r+0x1a6>
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d0c6      	beq.n	8006074 <_svfiprintf_r+0x130>
 80060e6:	9105      	str	r1, [sp, #20]
 80060e8:	e7c4      	b.n	8006074 <_svfiprintf_r+0x130>
 80060ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80060ee:	4604      	mov	r4, r0
 80060f0:	2301      	movs	r3, #1
 80060f2:	e7f0      	b.n	80060d6 <_svfiprintf_r+0x192>
 80060f4:	ab03      	add	r3, sp, #12
 80060f6:	9300      	str	r3, [sp, #0]
 80060f8:	462a      	mov	r2, r5
 80060fa:	4b0e      	ldr	r3, [pc, #56]	@ (8006134 <_svfiprintf_r+0x1f0>)
 80060fc:	a904      	add	r1, sp, #16
 80060fe:	4638      	mov	r0, r7
 8006100:	f3af 8000 	nop.w
 8006104:	1c42      	adds	r2, r0, #1
 8006106:	4606      	mov	r6, r0
 8006108:	d1d6      	bne.n	80060b8 <_svfiprintf_r+0x174>
 800610a:	89ab      	ldrh	r3, [r5, #12]
 800610c:	065b      	lsls	r3, r3, #25
 800610e:	f53f af2d 	bmi.w	8005f6c <_svfiprintf_r+0x28>
 8006112:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006114:	e72c      	b.n	8005f70 <_svfiprintf_r+0x2c>
 8006116:	ab03      	add	r3, sp, #12
 8006118:	9300      	str	r3, [sp, #0]
 800611a:	462a      	mov	r2, r5
 800611c:	4b05      	ldr	r3, [pc, #20]	@ (8006134 <_svfiprintf_r+0x1f0>)
 800611e:	a904      	add	r1, sp, #16
 8006120:	4638      	mov	r0, r7
 8006122:	f000 f879 	bl	8006218 <_printf_i>
 8006126:	e7ed      	b.n	8006104 <_svfiprintf_r+0x1c0>
 8006128:	08006e09 	.word	0x08006e09
 800612c:	08006e13 	.word	0x08006e13
 8006130:	00000000 	.word	0x00000000
 8006134:	08005e8d 	.word	0x08005e8d
 8006138:	08006e0f 	.word	0x08006e0f

0800613c <_printf_common>:
 800613c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006140:	4616      	mov	r6, r2
 8006142:	4698      	mov	r8, r3
 8006144:	688a      	ldr	r2, [r1, #8]
 8006146:	690b      	ldr	r3, [r1, #16]
 8006148:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800614c:	4293      	cmp	r3, r2
 800614e:	bfb8      	it	lt
 8006150:	4613      	movlt	r3, r2
 8006152:	6033      	str	r3, [r6, #0]
 8006154:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006158:	4607      	mov	r7, r0
 800615a:	460c      	mov	r4, r1
 800615c:	b10a      	cbz	r2, 8006162 <_printf_common+0x26>
 800615e:	3301      	adds	r3, #1
 8006160:	6033      	str	r3, [r6, #0]
 8006162:	6823      	ldr	r3, [r4, #0]
 8006164:	0699      	lsls	r1, r3, #26
 8006166:	bf42      	ittt	mi
 8006168:	6833      	ldrmi	r3, [r6, #0]
 800616a:	3302      	addmi	r3, #2
 800616c:	6033      	strmi	r3, [r6, #0]
 800616e:	6825      	ldr	r5, [r4, #0]
 8006170:	f015 0506 	ands.w	r5, r5, #6
 8006174:	d106      	bne.n	8006184 <_printf_common+0x48>
 8006176:	f104 0a19 	add.w	sl, r4, #25
 800617a:	68e3      	ldr	r3, [r4, #12]
 800617c:	6832      	ldr	r2, [r6, #0]
 800617e:	1a9b      	subs	r3, r3, r2
 8006180:	42ab      	cmp	r3, r5
 8006182:	dc26      	bgt.n	80061d2 <_printf_common+0x96>
 8006184:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006188:	6822      	ldr	r2, [r4, #0]
 800618a:	3b00      	subs	r3, #0
 800618c:	bf18      	it	ne
 800618e:	2301      	movne	r3, #1
 8006190:	0692      	lsls	r2, r2, #26
 8006192:	d42b      	bmi.n	80061ec <_printf_common+0xb0>
 8006194:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006198:	4641      	mov	r1, r8
 800619a:	4638      	mov	r0, r7
 800619c:	47c8      	blx	r9
 800619e:	3001      	adds	r0, #1
 80061a0:	d01e      	beq.n	80061e0 <_printf_common+0xa4>
 80061a2:	6823      	ldr	r3, [r4, #0]
 80061a4:	6922      	ldr	r2, [r4, #16]
 80061a6:	f003 0306 	and.w	r3, r3, #6
 80061aa:	2b04      	cmp	r3, #4
 80061ac:	bf02      	ittt	eq
 80061ae:	68e5      	ldreq	r5, [r4, #12]
 80061b0:	6833      	ldreq	r3, [r6, #0]
 80061b2:	1aed      	subeq	r5, r5, r3
 80061b4:	68a3      	ldr	r3, [r4, #8]
 80061b6:	bf0c      	ite	eq
 80061b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80061bc:	2500      	movne	r5, #0
 80061be:	4293      	cmp	r3, r2
 80061c0:	bfc4      	itt	gt
 80061c2:	1a9b      	subgt	r3, r3, r2
 80061c4:	18ed      	addgt	r5, r5, r3
 80061c6:	2600      	movs	r6, #0
 80061c8:	341a      	adds	r4, #26
 80061ca:	42b5      	cmp	r5, r6
 80061cc:	d11a      	bne.n	8006204 <_printf_common+0xc8>
 80061ce:	2000      	movs	r0, #0
 80061d0:	e008      	b.n	80061e4 <_printf_common+0xa8>
 80061d2:	2301      	movs	r3, #1
 80061d4:	4652      	mov	r2, sl
 80061d6:	4641      	mov	r1, r8
 80061d8:	4638      	mov	r0, r7
 80061da:	47c8      	blx	r9
 80061dc:	3001      	adds	r0, #1
 80061de:	d103      	bne.n	80061e8 <_printf_common+0xac>
 80061e0:	f04f 30ff 	mov.w	r0, #4294967295
 80061e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061e8:	3501      	adds	r5, #1
 80061ea:	e7c6      	b.n	800617a <_printf_common+0x3e>
 80061ec:	18e1      	adds	r1, r4, r3
 80061ee:	1c5a      	adds	r2, r3, #1
 80061f0:	2030      	movs	r0, #48	@ 0x30
 80061f2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80061f6:	4422      	add	r2, r4
 80061f8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80061fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006200:	3302      	adds	r3, #2
 8006202:	e7c7      	b.n	8006194 <_printf_common+0x58>
 8006204:	2301      	movs	r3, #1
 8006206:	4622      	mov	r2, r4
 8006208:	4641      	mov	r1, r8
 800620a:	4638      	mov	r0, r7
 800620c:	47c8      	blx	r9
 800620e:	3001      	adds	r0, #1
 8006210:	d0e6      	beq.n	80061e0 <_printf_common+0xa4>
 8006212:	3601      	adds	r6, #1
 8006214:	e7d9      	b.n	80061ca <_printf_common+0x8e>
	...

08006218 <_printf_i>:
 8006218:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800621c:	7e0f      	ldrb	r7, [r1, #24]
 800621e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006220:	2f78      	cmp	r7, #120	@ 0x78
 8006222:	4691      	mov	r9, r2
 8006224:	4680      	mov	r8, r0
 8006226:	460c      	mov	r4, r1
 8006228:	469a      	mov	sl, r3
 800622a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800622e:	d807      	bhi.n	8006240 <_printf_i+0x28>
 8006230:	2f62      	cmp	r7, #98	@ 0x62
 8006232:	d80a      	bhi.n	800624a <_printf_i+0x32>
 8006234:	2f00      	cmp	r7, #0
 8006236:	f000 80d1 	beq.w	80063dc <_printf_i+0x1c4>
 800623a:	2f58      	cmp	r7, #88	@ 0x58
 800623c:	f000 80b8 	beq.w	80063b0 <_printf_i+0x198>
 8006240:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006244:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006248:	e03a      	b.n	80062c0 <_printf_i+0xa8>
 800624a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800624e:	2b15      	cmp	r3, #21
 8006250:	d8f6      	bhi.n	8006240 <_printf_i+0x28>
 8006252:	a101      	add	r1, pc, #4	@ (adr r1, 8006258 <_printf_i+0x40>)
 8006254:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006258:	080062b1 	.word	0x080062b1
 800625c:	080062c5 	.word	0x080062c5
 8006260:	08006241 	.word	0x08006241
 8006264:	08006241 	.word	0x08006241
 8006268:	08006241 	.word	0x08006241
 800626c:	08006241 	.word	0x08006241
 8006270:	080062c5 	.word	0x080062c5
 8006274:	08006241 	.word	0x08006241
 8006278:	08006241 	.word	0x08006241
 800627c:	08006241 	.word	0x08006241
 8006280:	08006241 	.word	0x08006241
 8006284:	080063c3 	.word	0x080063c3
 8006288:	080062ef 	.word	0x080062ef
 800628c:	0800637d 	.word	0x0800637d
 8006290:	08006241 	.word	0x08006241
 8006294:	08006241 	.word	0x08006241
 8006298:	080063e5 	.word	0x080063e5
 800629c:	08006241 	.word	0x08006241
 80062a0:	080062ef 	.word	0x080062ef
 80062a4:	08006241 	.word	0x08006241
 80062a8:	08006241 	.word	0x08006241
 80062ac:	08006385 	.word	0x08006385
 80062b0:	6833      	ldr	r3, [r6, #0]
 80062b2:	1d1a      	adds	r2, r3, #4
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	6032      	str	r2, [r6, #0]
 80062b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80062bc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80062c0:	2301      	movs	r3, #1
 80062c2:	e09c      	b.n	80063fe <_printf_i+0x1e6>
 80062c4:	6833      	ldr	r3, [r6, #0]
 80062c6:	6820      	ldr	r0, [r4, #0]
 80062c8:	1d19      	adds	r1, r3, #4
 80062ca:	6031      	str	r1, [r6, #0]
 80062cc:	0606      	lsls	r6, r0, #24
 80062ce:	d501      	bpl.n	80062d4 <_printf_i+0xbc>
 80062d0:	681d      	ldr	r5, [r3, #0]
 80062d2:	e003      	b.n	80062dc <_printf_i+0xc4>
 80062d4:	0645      	lsls	r5, r0, #25
 80062d6:	d5fb      	bpl.n	80062d0 <_printf_i+0xb8>
 80062d8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80062dc:	2d00      	cmp	r5, #0
 80062de:	da03      	bge.n	80062e8 <_printf_i+0xd0>
 80062e0:	232d      	movs	r3, #45	@ 0x2d
 80062e2:	426d      	negs	r5, r5
 80062e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062e8:	4858      	ldr	r0, [pc, #352]	@ (800644c <_printf_i+0x234>)
 80062ea:	230a      	movs	r3, #10
 80062ec:	e011      	b.n	8006312 <_printf_i+0xfa>
 80062ee:	6821      	ldr	r1, [r4, #0]
 80062f0:	6833      	ldr	r3, [r6, #0]
 80062f2:	0608      	lsls	r0, r1, #24
 80062f4:	f853 5b04 	ldr.w	r5, [r3], #4
 80062f8:	d402      	bmi.n	8006300 <_printf_i+0xe8>
 80062fa:	0649      	lsls	r1, r1, #25
 80062fc:	bf48      	it	mi
 80062fe:	b2ad      	uxthmi	r5, r5
 8006300:	2f6f      	cmp	r7, #111	@ 0x6f
 8006302:	4852      	ldr	r0, [pc, #328]	@ (800644c <_printf_i+0x234>)
 8006304:	6033      	str	r3, [r6, #0]
 8006306:	bf14      	ite	ne
 8006308:	230a      	movne	r3, #10
 800630a:	2308      	moveq	r3, #8
 800630c:	2100      	movs	r1, #0
 800630e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006312:	6866      	ldr	r6, [r4, #4]
 8006314:	60a6      	str	r6, [r4, #8]
 8006316:	2e00      	cmp	r6, #0
 8006318:	db05      	blt.n	8006326 <_printf_i+0x10e>
 800631a:	6821      	ldr	r1, [r4, #0]
 800631c:	432e      	orrs	r6, r5
 800631e:	f021 0104 	bic.w	r1, r1, #4
 8006322:	6021      	str	r1, [r4, #0]
 8006324:	d04b      	beq.n	80063be <_printf_i+0x1a6>
 8006326:	4616      	mov	r6, r2
 8006328:	fbb5 f1f3 	udiv	r1, r5, r3
 800632c:	fb03 5711 	mls	r7, r3, r1, r5
 8006330:	5dc7      	ldrb	r7, [r0, r7]
 8006332:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006336:	462f      	mov	r7, r5
 8006338:	42bb      	cmp	r3, r7
 800633a:	460d      	mov	r5, r1
 800633c:	d9f4      	bls.n	8006328 <_printf_i+0x110>
 800633e:	2b08      	cmp	r3, #8
 8006340:	d10b      	bne.n	800635a <_printf_i+0x142>
 8006342:	6823      	ldr	r3, [r4, #0]
 8006344:	07df      	lsls	r7, r3, #31
 8006346:	d508      	bpl.n	800635a <_printf_i+0x142>
 8006348:	6923      	ldr	r3, [r4, #16]
 800634a:	6861      	ldr	r1, [r4, #4]
 800634c:	4299      	cmp	r1, r3
 800634e:	bfde      	ittt	le
 8006350:	2330      	movle	r3, #48	@ 0x30
 8006352:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006356:	f106 36ff 	addle.w	r6, r6, #4294967295
 800635a:	1b92      	subs	r2, r2, r6
 800635c:	6122      	str	r2, [r4, #16]
 800635e:	f8cd a000 	str.w	sl, [sp]
 8006362:	464b      	mov	r3, r9
 8006364:	aa03      	add	r2, sp, #12
 8006366:	4621      	mov	r1, r4
 8006368:	4640      	mov	r0, r8
 800636a:	f7ff fee7 	bl	800613c <_printf_common>
 800636e:	3001      	adds	r0, #1
 8006370:	d14a      	bne.n	8006408 <_printf_i+0x1f0>
 8006372:	f04f 30ff 	mov.w	r0, #4294967295
 8006376:	b004      	add	sp, #16
 8006378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800637c:	6823      	ldr	r3, [r4, #0]
 800637e:	f043 0320 	orr.w	r3, r3, #32
 8006382:	6023      	str	r3, [r4, #0]
 8006384:	4832      	ldr	r0, [pc, #200]	@ (8006450 <_printf_i+0x238>)
 8006386:	2778      	movs	r7, #120	@ 0x78
 8006388:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800638c:	6823      	ldr	r3, [r4, #0]
 800638e:	6831      	ldr	r1, [r6, #0]
 8006390:	061f      	lsls	r7, r3, #24
 8006392:	f851 5b04 	ldr.w	r5, [r1], #4
 8006396:	d402      	bmi.n	800639e <_printf_i+0x186>
 8006398:	065f      	lsls	r7, r3, #25
 800639a:	bf48      	it	mi
 800639c:	b2ad      	uxthmi	r5, r5
 800639e:	6031      	str	r1, [r6, #0]
 80063a0:	07d9      	lsls	r1, r3, #31
 80063a2:	bf44      	itt	mi
 80063a4:	f043 0320 	orrmi.w	r3, r3, #32
 80063a8:	6023      	strmi	r3, [r4, #0]
 80063aa:	b11d      	cbz	r5, 80063b4 <_printf_i+0x19c>
 80063ac:	2310      	movs	r3, #16
 80063ae:	e7ad      	b.n	800630c <_printf_i+0xf4>
 80063b0:	4826      	ldr	r0, [pc, #152]	@ (800644c <_printf_i+0x234>)
 80063b2:	e7e9      	b.n	8006388 <_printf_i+0x170>
 80063b4:	6823      	ldr	r3, [r4, #0]
 80063b6:	f023 0320 	bic.w	r3, r3, #32
 80063ba:	6023      	str	r3, [r4, #0]
 80063bc:	e7f6      	b.n	80063ac <_printf_i+0x194>
 80063be:	4616      	mov	r6, r2
 80063c0:	e7bd      	b.n	800633e <_printf_i+0x126>
 80063c2:	6833      	ldr	r3, [r6, #0]
 80063c4:	6825      	ldr	r5, [r4, #0]
 80063c6:	6961      	ldr	r1, [r4, #20]
 80063c8:	1d18      	adds	r0, r3, #4
 80063ca:	6030      	str	r0, [r6, #0]
 80063cc:	062e      	lsls	r6, r5, #24
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	d501      	bpl.n	80063d6 <_printf_i+0x1be>
 80063d2:	6019      	str	r1, [r3, #0]
 80063d4:	e002      	b.n	80063dc <_printf_i+0x1c4>
 80063d6:	0668      	lsls	r0, r5, #25
 80063d8:	d5fb      	bpl.n	80063d2 <_printf_i+0x1ba>
 80063da:	8019      	strh	r1, [r3, #0]
 80063dc:	2300      	movs	r3, #0
 80063de:	6123      	str	r3, [r4, #16]
 80063e0:	4616      	mov	r6, r2
 80063e2:	e7bc      	b.n	800635e <_printf_i+0x146>
 80063e4:	6833      	ldr	r3, [r6, #0]
 80063e6:	1d1a      	adds	r2, r3, #4
 80063e8:	6032      	str	r2, [r6, #0]
 80063ea:	681e      	ldr	r6, [r3, #0]
 80063ec:	6862      	ldr	r2, [r4, #4]
 80063ee:	2100      	movs	r1, #0
 80063f0:	4630      	mov	r0, r6
 80063f2:	f7f9 fef5 	bl	80001e0 <memchr>
 80063f6:	b108      	cbz	r0, 80063fc <_printf_i+0x1e4>
 80063f8:	1b80      	subs	r0, r0, r6
 80063fa:	6060      	str	r0, [r4, #4]
 80063fc:	6863      	ldr	r3, [r4, #4]
 80063fe:	6123      	str	r3, [r4, #16]
 8006400:	2300      	movs	r3, #0
 8006402:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006406:	e7aa      	b.n	800635e <_printf_i+0x146>
 8006408:	6923      	ldr	r3, [r4, #16]
 800640a:	4632      	mov	r2, r6
 800640c:	4649      	mov	r1, r9
 800640e:	4640      	mov	r0, r8
 8006410:	47d0      	blx	sl
 8006412:	3001      	adds	r0, #1
 8006414:	d0ad      	beq.n	8006372 <_printf_i+0x15a>
 8006416:	6823      	ldr	r3, [r4, #0]
 8006418:	079b      	lsls	r3, r3, #30
 800641a:	d413      	bmi.n	8006444 <_printf_i+0x22c>
 800641c:	68e0      	ldr	r0, [r4, #12]
 800641e:	9b03      	ldr	r3, [sp, #12]
 8006420:	4298      	cmp	r0, r3
 8006422:	bfb8      	it	lt
 8006424:	4618      	movlt	r0, r3
 8006426:	e7a6      	b.n	8006376 <_printf_i+0x15e>
 8006428:	2301      	movs	r3, #1
 800642a:	4632      	mov	r2, r6
 800642c:	4649      	mov	r1, r9
 800642e:	4640      	mov	r0, r8
 8006430:	47d0      	blx	sl
 8006432:	3001      	adds	r0, #1
 8006434:	d09d      	beq.n	8006372 <_printf_i+0x15a>
 8006436:	3501      	adds	r5, #1
 8006438:	68e3      	ldr	r3, [r4, #12]
 800643a:	9903      	ldr	r1, [sp, #12]
 800643c:	1a5b      	subs	r3, r3, r1
 800643e:	42ab      	cmp	r3, r5
 8006440:	dcf2      	bgt.n	8006428 <_printf_i+0x210>
 8006442:	e7eb      	b.n	800641c <_printf_i+0x204>
 8006444:	2500      	movs	r5, #0
 8006446:	f104 0619 	add.w	r6, r4, #25
 800644a:	e7f5      	b.n	8006438 <_printf_i+0x220>
 800644c:	08006e1a 	.word	0x08006e1a
 8006450:	08006e2b 	.word	0x08006e2b

08006454 <memmove>:
 8006454:	4288      	cmp	r0, r1
 8006456:	b510      	push	{r4, lr}
 8006458:	eb01 0402 	add.w	r4, r1, r2
 800645c:	d902      	bls.n	8006464 <memmove+0x10>
 800645e:	4284      	cmp	r4, r0
 8006460:	4623      	mov	r3, r4
 8006462:	d807      	bhi.n	8006474 <memmove+0x20>
 8006464:	1e43      	subs	r3, r0, #1
 8006466:	42a1      	cmp	r1, r4
 8006468:	d008      	beq.n	800647c <memmove+0x28>
 800646a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800646e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006472:	e7f8      	b.n	8006466 <memmove+0x12>
 8006474:	4402      	add	r2, r0
 8006476:	4601      	mov	r1, r0
 8006478:	428a      	cmp	r2, r1
 800647a:	d100      	bne.n	800647e <memmove+0x2a>
 800647c:	bd10      	pop	{r4, pc}
 800647e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006482:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006486:	e7f7      	b.n	8006478 <memmove+0x24>

08006488 <_sbrk_r>:
 8006488:	b538      	push	{r3, r4, r5, lr}
 800648a:	4d06      	ldr	r5, [pc, #24]	@ (80064a4 <_sbrk_r+0x1c>)
 800648c:	2300      	movs	r3, #0
 800648e:	4604      	mov	r4, r0
 8006490:	4608      	mov	r0, r1
 8006492:	602b      	str	r3, [r5, #0]
 8006494:	f7fb fab4 	bl	8001a00 <_sbrk>
 8006498:	1c43      	adds	r3, r0, #1
 800649a:	d102      	bne.n	80064a2 <_sbrk_r+0x1a>
 800649c:	682b      	ldr	r3, [r5, #0]
 800649e:	b103      	cbz	r3, 80064a2 <_sbrk_r+0x1a>
 80064a0:	6023      	str	r3, [r4, #0]
 80064a2:	bd38      	pop	{r3, r4, r5, pc}
 80064a4:	20000994 	.word	0x20000994

080064a8 <_realloc_r>:
 80064a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064ac:	4607      	mov	r7, r0
 80064ae:	4614      	mov	r4, r2
 80064b0:	460d      	mov	r5, r1
 80064b2:	b921      	cbnz	r1, 80064be <_realloc_r+0x16>
 80064b4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80064b8:	4611      	mov	r1, r2
 80064ba:	f7ff bc5b 	b.w	8005d74 <_malloc_r>
 80064be:	b92a      	cbnz	r2, 80064cc <_realloc_r+0x24>
 80064c0:	f7ff fbec 	bl	8005c9c <_free_r>
 80064c4:	4625      	mov	r5, r4
 80064c6:	4628      	mov	r0, r5
 80064c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80064cc:	f000 f81a 	bl	8006504 <_malloc_usable_size_r>
 80064d0:	4284      	cmp	r4, r0
 80064d2:	4606      	mov	r6, r0
 80064d4:	d802      	bhi.n	80064dc <_realloc_r+0x34>
 80064d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80064da:	d8f4      	bhi.n	80064c6 <_realloc_r+0x1e>
 80064dc:	4621      	mov	r1, r4
 80064de:	4638      	mov	r0, r7
 80064e0:	f7ff fc48 	bl	8005d74 <_malloc_r>
 80064e4:	4680      	mov	r8, r0
 80064e6:	b908      	cbnz	r0, 80064ec <_realloc_r+0x44>
 80064e8:	4645      	mov	r5, r8
 80064ea:	e7ec      	b.n	80064c6 <_realloc_r+0x1e>
 80064ec:	42b4      	cmp	r4, r6
 80064ee:	4622      	mov	r2, r4
 80064f0:	4629      	mov	r1, r5
 80064f2:	bf28      	it	cs
 80064f4:	4632      	movcs	r2, r6
 80064f6:	f7ff fbc3 	bl	8005c80 <memcpy>
 80064fa:	4629      	mov	r1, r5
 80064fc:	4638      	mov	r0, r7
 80064fe:	f7ff fbcd 	bl	8005c9c <_free_r>
 8006502:	e7f1      	b.n	80064e8 <_realloc_r+0x40>

08006504 <_malloc_usable_size_r>:
 8006504:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006508:	1f18      	subs	r0, r3, #4
 800650a:	2b00      	cmp	r3, #0
 800650c:	bfbc      	itt	lt
 800650e:	580b      	ldrlt	r3, [r1, r0]
 8006510:	18c0      	addlt	r0, r0, r3
 8006512:	4770      	bx	lr

08006514 <_init>:
 8006514:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006516:	bf00      	nop
 8006518:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800651a:	bc08      	pop	{r3}
 800651c:	469e      	mov	lr, r3
 800651e:	4770      	bx	lr

08006520 <_fini>:
 8006520:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006522:	bf00      	nop
 8006524:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006526:	bc08      	pop	{r3}
 8006528:	469e      	mov	lr, r3
 800652a:	4770      	bx	lr
