{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641472118749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641472118750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 06 14:28:38 2022 " "Processing started: Thu Jan 06 14:28:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641472118750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641472118750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Garage -c ok " "Command: quartus_map --read_settings_files=on --write_settings_files=off Garage -c ok" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641472118750 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1641472119069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1641472119069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "garage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file garage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Garage-garage_arch " "Found design unit 1: Garage-garage_arch" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641472126601 ""} { "Info" "ISGN_ENTITY_NAME" "1 Garage " "Found entity 1: Garage" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641472126601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641472126601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motofunc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motofunc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 motorFunc-behave " "Found design unit 1: motorFunc-behave" {  } { { "motoFunc.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/motoFunc.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641472126602 ""} { "Info" "ISGN_ENTITY_NAME" "1 motorFunc " "Found entity 1: motorFunc" {  } { { "motoFunc.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/motoFunc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641472126602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641472126602 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Vhdl7.vhd " "Can't analyze file -- file Vhdl7.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1641472126604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "servo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file servo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 servo-serve " "Found design unit 1: servo-serve" {  } { { "servo.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/servo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641472126605 ""} { "Info" "ISGN_ENTITY_NAME" "1 servo " "Found entity 1: servo" {  } { { "servo.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/servo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641472126605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1641472126605 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "motoFunc2vhd.vhd " "Can't analyze file -- file motoFunc2vhd.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1641472126607 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "servo2vhd.vhd " "Can't analyze file -- file servo2vhd.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1641472126608 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "servo2.vhd " "Can't analyze file -- file servo2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1641472126610 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Garage " "Elaborating entity \"Garage\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1641472126631 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDExit Garage.vhd(9) " "VHDL Signal Declaration warning at Garage.vhd(9): used implicit default value for signal \"LEDExit\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1641472126632 "|Garage"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MotorInputExit Garage.vhd(19) " "VHDL Signal Declaration warning at Garage.vhd(19): used explicit default value for signal \"MotorInputExit\" because signal was never assigned a value" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 19 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1641472126632 "|Garage"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK Garage.vhd(37) " "VHDL Process Statement warning at Garage.vhd(37): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1641472126632 "|Garage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "motorFunc motorFunc:motorFunc A:behave " "Elaborating entity \"motorFunc\" using architecture \"A:behave\" for hierarchy \"motorFunc:motorFunc\"" {  } { { "Garage.vhd" "motorFunc" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 21 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641472126632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "servo motorFunc:motorFunc\|servo:SERVOMAP A:serve " "Elaborating entity \"servo\" using architecture \"A:serve\" for hierarchy \"motorFunc:motorFunc\|servo:SERVOMAP\"" {  } { { "motoFunc.vhd" "SERVOMAP" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/motoFunc.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641472126633 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[8\] GND " "Pin \"LED\[8\]\" is stuck at GND" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641472127009 "|Garage|LED[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[9\] GND " "Pin \"LED\[9\]\" is stuck at GND" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641472127009 "|Garage|LED[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[13\] VCC " "Pin \"LED\[13\]\" is stuck at VCC" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641472127009 "|Garage|LED[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDExit\[0\] GND " "Pin \"LEDExit\[0\]\" is stuck at GND" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641472127009 "|Garage|LEDExit[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDExit\[1\] GND " "Pin \"LEDExit\[1\]\" is stuck at GND" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641472127009 "|Garage|LEDExit[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDExit\[2\] GND " "Pin \"LEDExit\[2\]\" is stuck at GND" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641472127009 "|Garage|LEDExit[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDExit\[3\] GND " "Pin \"LEDExit\[3\]\" is stuck at GND" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641472127009 "|Garage|LEDExit[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDExit\[4\] GND " "Pin \"LEDExit\[4\]\" is stuck at GND" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641472127009 "|Garage|LEDExit[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDExit\[5\] GND " "Pin \"LEDExit\[5\]\" is stuck at GND" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641472127009 "|Garage|LEDExit[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDExit\[6\] GND " "Pin \"LEDExit\[6\]\" is stuck at GND" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641472127009 "|Garage|LEDExit[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDExit\[7\] GND " "Pin \"LEDExit\[7\]\" is stuck at GND" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641472127009 "|Garage|LEDExit[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDExit\[8\] GND " "Pin \"LEDExit\[8\]\" is stuck at GND" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641472127009 "|Garage|LEDExit[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDExit\[9\] GND " "Pin \"LEDExit\[9\]\" is stuck at GND" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641472127009 "|Garage|LEDExit[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDExit\[10\] GND " "Pin \"LEDExit\[10\]\" is stuck at GND" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641472127009 "|Garage|LEDExit[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDExit\[11\] GND " "Pin \"LEDExit\[11\]\" is stuck at GND" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641472127009 "|Garage|LEDExit[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDExit\[12\] GND " "Pin \"LEDExit\[12\]\" is stuck at GND" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641472127009 "|Garage|LEDExit[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDExit\[13\] GND " "Pin \"LEDExit\[13\]\" is stuck at GND" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1641472127009 "|Garage|LEDExit[13]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1641472127009 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1641472127067 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1641472127545 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1641472127545 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttoninputexit " "No output dependent on input pin \"buttoninputexit\"" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641472127572 "|Garage|buttoninputexit"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "InfraInputExit " "No output dependent on input pin \"InfraInputExit\"" {  } { { "Garage.vhd" "" { Text "D:/GUC/Semester 5/Digital System Design/DSD Labs/izi/Garage.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1641472127572 "|Garage|InfraInputExit"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1641472127572 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1641472127572 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1641472127572 ""} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Implemented 147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1641472127572 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1641472127572 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641472127582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 06 14:28:47 2022 " "Processing ended: Thu Jan 06 14:28:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641472127582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641472127582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641472127582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1641472127582 ""}
