# RISC-V Pipeline Simulator
This project is coded using Verilog to simulate the architecture and pipeline of RISC-V.
