$date
	Wed Jul  9 16:00:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_serial_adder $end
$var wire 1 ! sum_bit $end
$var wire 4 " result [3:0] $end
$var wire 1 # done $end
$var reg 1 $ a_bit $end
$var reg 4 % a_in [3:0] $end
$var reg 4 & a_shift [3:0] $end
$var reg 1 ' b_bit $end
$var reg 4 ( b_in [3:0] $end
$var reg 4 ) b_shift [3:0] $end
$var reg 1 * clk $end
$var reg 1 + rst $end
$var integer 32 , i [31:0] $end
$scope module uut $end
$var wire 1 $ a $end
$var wire 1 ' b $end
$var wire 1 * clk $end
$var wire 1 + rst $end
$var reg 1 - carry $end
$var reg 2 . count [1:0] $end
$var reg 1 # done $end
$var reg 4 / result [3:0] $end
$var reg 1 ! sum_bit $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 /
b0 .
0-
bx ,
1+
0*
b101 )
b101 (
x'
b1011 &
b1011 %
x$
0#
b0 "
x!
$end
#5000
1*
#10000
0*
b10 )
b101 &
1'
1$
b0 ,
0+
#15000
b1 .
b0x "
b0x /
1-
0!
1*
#20000
0*
b1 )
b10 &
0'
b1 ,
#25000
b10 .
1*
#30000
0*
b0 )
b1 &
1'
0$
b10 ,
#35000
b11 .
1*
#40000
0*
b0 &
0'
1$
b11 ,
#45000
1#
b0 .
1*
#50000
0*
b100 ,
#55000
1*
#60000
0*
#65000
1*
#70000
0*
