TimeQuest Timing Analyzer report for cpu_io
Fri May 22 16:46:37 2020
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock_and_mem_clock:inst|clock_out'
 12. Slow Model Setup: 'clk'
 13. Slow Model Hold: 'clk'
 14. Slow Model Hold: 'clock_and_mem_clock:inst|clock_out'
 15. Slow Model Minimum Pulse Width: 'clock_and_mem_clock:inst|clock_out'
 16. Slow Model Minimum Pulse Width: 'clk'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'clock_and_mem_clock:inst|clock_out'
 27. Fast Model Setup: 'clk'
 28. Fast Model Hold: 'clk'
 29. Fast Model Hold: 'clock_and_mem_clock:inst|clock_out'
 30. Fast Model Minimum Pulse Width: 'clock_and_mem_clock:inst|clock_out'
 31. Fast Model Minimum Pulse Width: 'clk'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; cpu_io                                             ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C8T144C6                                        ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                 ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; Clock Name                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; clk                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                ;
; clock_and_mem_clock:inst|clock_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_and_mem_clock:inst|clock_out } ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+


+-------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                 ;
+-----------+-----------------+------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                         ; Note ;
+-----------+-----------------+------------------------------------+------+
; 26.71 MHz ; 26.71 MHz       ; clk                                ;      ;
; 26.72 MHz ; 26.72 MHz       ; clock_and_mem_clock:inst|clock_out ;      ;
+-----------+-----------------+------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow Model Setup Summary                                     ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; clock_and_mem_clock:inst|clock_out ; -23.513 ; -24158.525    ;
; clk                                ; -18.222 ; -2357.909     ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk                                ; -2.642 ; -201.885      ;
; clock_and_mem_clock:inst|clock_out ; -0.830 ; -22.744       ;
+------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clock_and_mem_clock:inst|clock_out ; -2.000 ; -1451.076     ;
; clk                                ; -2.000 ; -429.298      ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                                                                            ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                          ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -23.513 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[22] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.141     ;
; -23.513 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[22] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.141     ;
; -23.513 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[22] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.141     ;
; -23.513 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[22] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.141     ;
; -23.513 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[22] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.141     ;
; -23.513 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[22] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.141     ;
; -23.511 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.139     ;
; -23.511 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.139     ;
; -23.511 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.139     ;
; -23.511 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.139     ;
; -23.511 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.139     ;
; -23.511 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.139     ;
; -23.510 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.138     ;
; -23.510 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.138     ;
; -23.510 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.138     ;
; -23.510 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.138     ;
; -23.510 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.138     ;
; -23.510 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.138     ;
; -23.508 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.136     ;
; -23.508 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.878     ; 22.166     ;
; -23.508 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.136     ;
; -23.508 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.136     ;
; -23.508 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.136     ;
; -23.508 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.136     ;
; -23.508 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.908     ; 22.136     ;
; -23.508 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.878     ; 22.166     ;
; -23.508 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.878     ; 22.166     ;
; -23.508 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.878     ; 22.166     ;
; -23.508 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.878     ; 22.166     ;
; -23.508 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.878     ; 22.166     ;
; -23.488 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.890     ; 22.134     ;
; -23.488 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.890     ; 22.134     ;
; -23.488 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.890     ; 22.134     ;
; -23.488 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.890     ; 22.134     ;
; -23.488 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.890     ; 22.134     ;
; -23.488 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.890     ; 22.134     ;
; -23.480 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.890     ; 22.126     ;
; -23.480 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.890     ; 22.126     ;
; -23.480 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.890     ; 22.126     ;
; -23.480 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.890     ; 22.126     ;
; -23.480 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.890     ; 22.126     ;
; -23.480 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.890     ; 22.126     ;
; -23.477 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.890     ; 22.123     ;
; -23.477 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.890     ; 22.123     ;
; -23.477 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.890     ; 22.123     ;
; -23.477 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.890     ; 22.123     ;
; -23.477 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.890     ; 22.123     ;
; -23.477 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.890     ; 22.123     ;
; -23.445 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.907     ; 22.074     ;
; -23.445 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.907     ; 22.074     ;
; -23.445 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.907     ; 22.074     ;
; -23.445 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.907     ; 22.074     ;
; -23.445 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.907     ; 22.074     ;
; -23.445 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.907     ; 22.074     ;
; -23.436 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[17] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.902     ; 22.070     ;
; -23.436 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[17] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.902     ; 22.070     ;
; -23.436 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[17] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.902     ; 22.070     ;
; -23.436 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[17] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.902     ; 22.070     ;
; -23.436 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[17] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.902     ; 22.070     ;
; -23.436 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[17] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.902     ; 22.070     ;
; -23.412 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.043     ;
; -23.412 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.043     ;
; -23.412 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.043     ;
; -23.412 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.043     ;
; -23.412 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.043     ;
; -23.412 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.043     ;
; -23.410 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.877     ; 22.069     ;
; -23.410 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.877     ; 22.069     ;
; -23.410 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.877     ; 22.069     ;
; -23.410 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.877     ; 22.069     ;
; -23.410 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.877     ; 22.069     ;
; -23.410 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.877     ; 22.069     ;
; -23.402 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.033     ;
; -23.402 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.033     ;
; -23.402 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.033     ;
; -23.402 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.033     ;
; -23.402 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.033     ;
; -23.402 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.033     ;
; -23.398 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[24] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.029     ;
; -23.398 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.029     ;
; -23.398 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[24] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.029     ;
; -23.398 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[24] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.029     ;
; -23.398 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[24] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.029     ;
; -23.398 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[24] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.029     ;
; -23.398 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[24] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.029     ;
; -23.398 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.029     ;
; -23.398 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.029     ;
; -23.398 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.029     ;
; -23.398 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.029     ;
; -23.398 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.905     ; 22.029     ;
; -23.388 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[20] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.884     ; 22.040     ;
; -23.388 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[20] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.884     ; 22.040     ;
; -23.388 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[20] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.884     ; 22.040     ;
; -23.388 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[20] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.884     ; 22.040     ;
; -23.388 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[20] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.884     ; 22.040     ;
; -23.388 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[20] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.884     ; 22.040     ;
; -23.371 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.907     ; 22.000     ;
; -23.371 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.907     ; 22.000     ;
; -23.371 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.907     ; 22.000     ;
; -23.371 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.907     ; 22.000     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -18.222 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; 0.369      ; 19.127     ;
; -18.222 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; 0.369      ; 19.127     ;
; -18.222 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; 0.369      ; 19.127     ;
; -18.222 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; 0.369      ; 19.127     ;
; -18.222 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; 0.369      ; 19.127     ;
; -18.222 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; 0.369      ; 19.127     ;
; -18.214 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; 0.407      ; 19.157     ;
; -18.214 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; 0.407      ; 19.157     ;
; -18.214 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; 0.407      ; 19.157     ;
; -18.214 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; 0.407      ; 19.157     ;
; -18.214 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; 0.407      ; 19.157     ;
; -18.214 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; 0.407      ; 19.157     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28] ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26] ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28] ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28] ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28] ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28] ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28] ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26] ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26] ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26] ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26] ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26] ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.212 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]  ; clk          ; clk         ; 0.500        ; 0.378      ; 19.126     ;
; -18.184 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; 0.448      ; 19.168     ;
; -18.184 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; 0.448      ; 19.168     ;
; -18.184 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; 0.448      ; 19.168     ;
; -18.184 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; 0.448      ; 19.168     ;
; -18.184 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; 0.448      ; 19.168     ;
; -18.184 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; 0.448      ; 19.168     ;
; -18.180 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22] ; clk          ; clk         ; 0.500        ; 0.424      ; 19.140     ;
; -18.180 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22] ; clk          ; clk         ; 0.500        ; 0.424      ; 19.140     ;
; -18.180 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22] ; clk          ; clk         ; 0.500        ; 0.424      ; 19.140     ;
; -18.180 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22] ; clk          ; clk         ; 0.500        ; 0.424      ; 19.140     ;
; -18.180 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22] ; clk          ; clk         ; 0.500        ; 0.424      ; 19.140     ;
; -18.180 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22] ; clk          ; clk         ; 0.500        ; 0.424      ; 19.140     ;
; -18.165 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; 0.442      ; 19.143     ;
; -18.165 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; 0.442      ; 19.143     ;
; -18.165 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; 0.442      ; 19.143     ;
; -18.165 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; 0.442      ; 19.143     ;
; -18.165 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; 0.442      ; 19.143     ;
; -18.165 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; 0.442      ; 19.143     ;
; -18.152 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15] ; clk          ; clk         ; 0.500        ; 0.407      ; 19.095     ;
; -18.152 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]  ; clk          ; clk         ; 0.500        ; 0.407      ; 19.095     ;
; -18.152 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]  ; clk          ; clk         ; 0.500        ; 0.407      ; 19.095     ;
; -18.152 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15] ; clk          ; clk         ; 0.500        ; 0.407      ; 19.095     ;
; -18.152 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15] ; clk          ; clk         ; 0.500        ; 0.407      ; 19.095     ;
; -18.152 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15] ; clk          ; clk         ; 0.500        ; 0.407      ; 19.095     ;
; -18.152 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15] ; clk          ; clk         ; 0.500        ; 0.407      ; 19.095     ;
; -18.152 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15] ; clk          ; clk         ; 0.500        ; 0.407      ; 19.095     ;
; -18.152 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]  ; clk          ; clk         ; 0.500        ; 0.407      ; 19.095     ;
; -18.152 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]  ; clk          ; clk         ; 0.500        ; 0.407      ; 19.095     ;
; -18.152 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]  ; clk          ; clk         ; 0.500        ; 0.407      ; 19.095     ;
; -18.152 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]  ; clk          ; clk         ; 0.500        ; 0.407      ; 19.095     ;
; -18.152 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]  ; clk          ; clk         ; 0.500        ; 0.407      ; 19.095     ;
; -18.152 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]  ; clk          ; clk         ; 0.500        ; 0.407      ; 19.095     ;
; -18.152 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]  ; clk          ; clk         ; 0.500        ; 0.407      ; 19.095     ;
; -18.152 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]  ; clk          ; clk         ; 0.500        ; 0.407      ; 19.095     ;
; -18.152 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]  ; clk          ; clk         ; 0.500        ; 0.407      ; 19.095     ;
; -18.152 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]  ; clk          ; clk         ; 0.500        ; 0.407      ; 19.095     ;
; -18.148 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22] ; clk          ; clk         ; 0.500        ; 0.424      ; 19.108     ;
; -18.148 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22] ; clk          ; clk         ; 0.500        ; 0.424      ; 19.108     ;
; -18.148 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22] ; clk          ; clk         ; 0.500        ; 0.424      ; 19.108     ;
; -18.148 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22] ; clk          ; clk         ; 0.500        ; 0.424      ; 19.108     ;
; -18.148 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22] ; clk          ; clk         ; 0.500        ; 0.424      ; 19.108     ;
; -18.148 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22] ; clk          ; clk         ; 0.500        ; 0.424      ; 19.108     ;
; -18.142 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[24] ; clk          ; clk         ; 0.500        ; 0.410      ; 19.088     ;
; -18.142 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[24] ; clk          ; clk         ; 0.500        ; 0.410      ; 19.088     ;
; -18.142 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[24] ; clk          ; clk         ; 0.500        ; 0.410      ; 19.088     ;
; -18.142 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[24] ; clk          ; clk         ; 0.500        ; 0.410      ; 19.088     ;
; -18.142 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[24] ; clk          ; clk         ; 0.500        ; 0.410      ; 19.088     ;
; -18.142 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[24] ; clk          ; clk         ; 0.500        ; 0.410      ; 19.088     ;
; -18.135 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; 0.408      ; 19.079     ;
; -18.135 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]  ; clk          ; clk         ; 0.500        ; 0.408      ; 19.079     ;
; -18.135 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; 0.408      ; 19.079     ;
; -18.135 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; 0.408      ; 19.079     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                              ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -2.642 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out                                                                                                                   ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.783      ; 0.657      ;
; -2.636 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.548      ; 3.396      ;
; -2.636 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.548      ; 3.396      ;
; -2.407 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.520      ; 3.629      ;
; -2.407 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.520      ; 3.629      ;
; -2.407 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.520      ; 3.629      ;
; -2.407 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.520      ; 3.629      ;
; -2.407 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.520      ; 3.629      ;
; -2.407 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.520      ; 3.629      ;
; -2.407 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.520      ; 3.629      ;
; -2.383 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.520      ; 3.653      ;
; -2.383 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.520      ; 3.653      ;
; -2.383 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.520      ; 3.653      ;
; -2.383 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.520      ; 3.653      ;
; -2.383 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.520      ; 3.653      ;
; -2.375 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.520      ; 3.661      ;
; -2.317 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.538      ; 3.737      ;
; -2.299 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.515      ; 3.732      ;
; -2.244 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.487      ; 3.759      ;
; -2.142 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out                                                                                                                   ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 2.783      ; 0.657      ;
; -2.136 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 5.548      ; 3.396      ;
; -2.136 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 5.548      ; 3.396      ;
; -2.124 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.527      ; 3.919      ;
; -2.115 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.499      ; 3.900      ;
; -2.115 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[20]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.499      ; 3.900      ;
; -2.115 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.499      ; 3.900      ;
; -2.115 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.499      ; 3.900      ;
; -2.115 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.499      ; 3.900      ;
; -2.115 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.499      ; 3.900      ;
; -2.115 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.499      ; 3.900      ;
; -2.110 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.541      ; 3.947      ;
; -2.098 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.527      ; 3.945      ;
; -2.098 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.527      ; 3.945      ;
; -2.093 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.499      ; 3.922      ;
; -2.093 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.499      ; 3.922      ;
; -2.093 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.499      ; 3.922      ;
; -2.093 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.499      ; 3.922      ;
; -2.093 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.499      ; 3.922      ;
; -2.093 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.499      ; 3.922      ;
; -2.093 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.499      ; 3.922      ;
; -2.093 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.499      ; 3.922      ;
; -2.093 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.499      ; 3.922      ;
; -2.071 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.497      ; 3.942      ;
; -2.064 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.487      ; 3.939      ;
; -2.064 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.487      ; 3.939      ;
; -2.064 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.487      ; 3.939      ;
; -2.064 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.487      ; 3.939      ;
; -2.064 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[6]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.487      ; 3.939      ;
; -2.059 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.516      ; 3.973      ;
; -2.034 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.486      ; 3.968      ;
; -2.034 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.486      ; 3.968      ;
; -2.034 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.487      ; 3.969      ;
; -2.034 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.487      ; 3.969      ;
; -2.034 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.487      ; 3.969      ;
; -2.034 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.487      ; 3.969      ;
; -2.034 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.487      ; 3.969      ;
; -2.034 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.487      ; 3.969      ;
; -2.034 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.487      ; 3.969      ;
; -2.034 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.487      ; 3.969      ;
; -2.031 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.486      ; 3.971      ;
; -1.907 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 5.520      ; 3.629      ;
; -1.907 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 5.520      ; 3.629      ;
; -1.907 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 5.520      ; 3.629      ;
; -1.907 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 5.520      ; 3.629      ;
; -1.907 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 5.520      ; 3.629      ;
; -1.907 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 5.520      ; 3.629      ;
; -1.907 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 5.520      ; 3.629      ;
; -1.887 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.503      ; 4.132      ;
; -1.887 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.503      ; 4.132      ;
; -1.887 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.503      ; 4.132      ;
; -1.887 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.503      ; 4.132      ;
; -1.887 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.503      ; 4.132      ;
; -1.887 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.503      ; 4.132      ;
; -1.883 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 5.520      ; 3.653      ;
; -1.883 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 5.520      ; 3.653      ;
; -1.883 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 5.520      ; 3.653      ;
; -1.883 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 5.520      ; 3.653      ;
; -1.883 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 5.520      ; 3.653      ;
; -1.879 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.501      ; 4.138      ;
; -1.879 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.501      ; 4.138      ;
; -1.879 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.501      ; 4.138      ;
; -1.879 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.501      ; 4.138      ;
; -1.879 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.501      ; 4.138      ;
; -1.879 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.501      ; 4.138      ;
; -1.879 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[3]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.501      ; 4.138      ;
; -1.879 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.501      ; 4.138      ;
; -1.875 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 5.520      ; 3.661      ;
; -1.873 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.504      ; 4.147      ;
; -1.873 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.504      ; 4.147      ;
; -1.846 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.501      ; 4.171      ;
; -1.846 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[28]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.501      ; 4.171      ;
; -1.846 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.501      ; 4.171      ;
; -1.846 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.501      ; 4.171      ;
; -1.846 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.501      ; 4.171      ;
; -1.846 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.501      ; 4.171      ;
; -1.846 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[4]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.501      ; 4.171      ;
; -1.846 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[3]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.501      ; 4.171      ;
; -1.843 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.504      ; 4.177      ;
; -1.843 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.504      ; 4.177      ;
; -1.836 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 5.506      ; 4.186      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                              ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.830 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.742      ; 3.396      ;
; -0.830 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.742      ; 3.396      ;
; -0.601 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.714      ; 3.629      ;
; -0.601 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.714      ; 3.629      ;
; -0.601 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.714      ; 3.629      ;
; -0.601 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.714      ; 3.629      ;
; -0.601 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.714      ; 3.629      ;
; -0.601 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.714      ; 3.629      ;
; -0.601 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.714      ; 3.629      ;
; -0.577 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.714      ; 3.653      ;
; -0.577 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.714      ; 3.653      ;
; -0.577 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.714      ; 3.653      ;
; -0.577 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.714      ; 3.653      ;
; -0.577 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.714      ; 3.653      ;
; -0.569 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.714      ; 3.661      ;
; -0.511 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.732      ; 3.737      ;
; -0.493 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.709      ; 3.732      ;
; -0.438 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.681      ; 3.759      ;
; -0.330 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.742      ; 3.396      ;
; -0.330 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.742      ; 3.396      ;
; -0.318 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.721      ; 3.919      ;
; -0.309 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.693      ; 3.900      ;
; -0.309 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[20]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.693      ; 3.900      ;
; -0.309 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.693      ; 3.900      ;
; -0.309 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.693      ; 3.900      ;
; -0.309 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.693      ; 3.900      ;
; -0.309 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.693      ; 3.900      ;
; -0.309 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.693      ; 3.900      ;
; -0.304 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.735      ; 3.947      ;
; -0.292 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.721      ; 3.945      ;
; -0.292 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.721      ; 3.945      ;
; -0.287 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.693      ; 3.922      ;
; -0.287 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.693      ; 3.922      ;
; -0.287 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.693      ; 3.922      ;
; -0.287 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.693      ; 3.922      ;
; -0.287 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.693      ; 3.922      ;
; -0.287 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.693      ; 3.922      ;
; -0.287 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.693      ; 3.922      ;
; -0.287 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.693      ; 3.922      ;
; -0.287 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.693      ; 3.922      ;
; -0.265 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.691      ; 3.942      ;
; -0.258 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.681      ; 3.939      ;
; -0.258 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.681      ; 3.939      ;
; -0.258 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.681      ; 3.939      ;
; -0.258 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.681      ; 3.939      ;
; -0.258 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[6]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.681      ; 3.939      ;
; -0.253 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.710      ; 3.973      ;
; -0.228 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.680      ; 3.968      ;
; -0.228 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.680      ; 3.968      ;
; -0.228 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.681      ; 3.969      ;
; -0.228 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.681      ; 3.969      ;
; -0.228 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.681      ; 3.969      ;
; -0.228 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.681      ; 3.969      ;
; -0.228 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.681      ; 3.969      ;
; -0.228 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.681      ; 3.969      ;
; -0.228 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.681      ; 3.969      ;
; -0.228 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.681      ; 3.969      ;
; -0.225 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.680      ; 3.971      ;
; -0.101 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.714      ; 3.629      ;
; -0.101 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.714      ; 3.629      ;
; -0.101 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.714      ; 3.629      ;
; -0.101 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.714      ; 3.629      ;
; -0.101 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.714      ; 3.629      ;
; -0.101 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.714      ; 3.629      ;
; -0.101 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.714      ; 3.629      ;
; -0.081 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.697      ; 4.132      ;
; -0.081 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.697      ; 4.132      ;
; -0.081 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.697      ; 4.132      ;
; -0.081 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.697      ; 4.132      ;
; -0.081 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.697      ; 4.132      ;
; -0.081 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.697      ; 4.132      ;
; -0.077 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.714      ; 3.653      ;
; -0.077 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.714      ; 3.653      ;
; -0.077 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.714      ; 3.653      ;
; -0.077 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.714      ; 3.653      ;
; -0.077 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.714      ; 3.653      ;
; -0.073 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.695      ; 4.138      ;
; -0.073 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.695      ; 4.138      ;
; -0.073 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.695      ; 4.138      ;
; -0.073 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.695      ; 4.138      ;
; -0.073 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.695      ; 4.138      ;
; -0.073 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.695      ; 4.138      ;
; -0.073 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[3]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.695      ; 4.138      ;
; -0.073 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.695      ; 4.138      ;
; -0.069 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 3.714      ; 3.661      ;
; -0.067 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.698      ; 4.147      ;
; -0.067 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.698      ; 4.147      ;
; -0.040 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.695      ; 4.171      ;
; -0.040 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[28]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.695      ; 4.171      ;
; -0.040 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.695      ; 4.171      ;
; -0.040 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.695      ; 4.171      ;
; -0.040 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.695      ; 4.171      ;
; -0.040 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.695      ; 4.171      ;
; -0.040 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[4]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.695      ; 4.171      ;
; -0.040 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[3]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.695      ; 4.171      ;
; -0.037 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.698      ; 4.177      ;
; -0.037 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.698      ; 4.177      ;
; -0.030 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.700      ; 4.186      ;
; -0.028 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.714      ; 4.202      ;
; -0.020 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 3.697      ; 4.193      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg10 ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg10 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; SW0       ; clk                                ; 0.805 ; 0.805 ; Rise       ; clk                                ;
; SW1       ; clk                                ; 1.099 ; 1.099 ; Rise       ; clk                                ;
; SW2       ; clk                                ; 0.834 ; 0.834 ; Rise       ; clk                                ;
; SW3       ; clk                                ; 0.863 ; 0.863 ; Rise       ; clk                                ;
; SW4       ; clk                                ; 1.274 ; 1.274 ; Rise       ; clk                                ;
; SW5       ; clk                                ; 0.887 ; 0.887 ; Rise       ; clk                                ;
; SW6       ; clk                                ; 1.475 ; 1.475 ; Rise       ; clk                                ;
; SW7       ; clk                                ; 0.615 ; 0.615 ; Rise       ; clk                                ;
; SW8       ; clk                                ; 0.864 ; 0.864 ; Rise       ; clk                                ;
; SW9       ; clk                                ; 1.022 ; 1.022 ; Rise       ; clk                                ;
; SW0       ; clock_and_mem_clock:inst|clock_out ; 2.611 ; 2.611 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW1       ; clock_and_mem_clock:inst|clock_out ; 2.905 ; 2.905 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW2       ; clock_and_mem_clock:inst|clock_out ; 2.640 ; 2.640 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW3       ; clock_and_mem_clock:inst|clock_out ; 2.669 ; 2.669 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW4       ; clock_and_mem_clock:inst|clock_out ; 3.080 ; 3.080 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW5       ; clock_and_mem_clock:inst|clock_out ; 2.693 ; 2.693 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW6       ; clock_and_mem_clock:inst|clock_out ; 3.281 ; 3.281 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW7       ; clock_and_mem_clock:inst|clock_out ; 2.421 ; 2.421 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW8       ; clock_and_mem_clock:inst|clock_out ; 2.670 ; 2.670 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW9       ; clock_and_mem_clock:inst|clock_out ; 2.828 ; 2.828 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW0       ; clk                                ; -0.575 ; -0.575 ; Rise       ; clk                                ;
; SW1       ; clk                                ; -0.869 ; -0.869 ; Rise       ; clk                                ;
; SW2       ; clk                                ; -0.604 ; -0.604 ; Rise       ; clk                                ;
; SW3       ; clk                                ; -0.633 ; -0.633 ; Rise       ; clk                                ;
; SW4       ; clk                                ; -1.044 ; -1.044 ; Rise       ; clk                                ;
; SW5       ; clk                                ; -0.657 ; -0.657 ; Rise       ; clk                                ;
; SW6       ; clk                                ; -1.245 ; -1.245 ; Rise       ; clk                                ;
; SW7       ; clk                                ; -0.385 ; -0.385 ; Rise       ; clk                                ;
; SW8       ; clk                                ; -0.634 ; -0.634 ; Rise       ; clk                                ;
; SW9       ; clk                                ; -0.792 ; -0.792 ; Rise       ; clk                                ;
; SW0       ; clock_and_mem_clock:inst|clock_out ; -2.381 ; -2.381 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW1       ; clock_and_mem_clock:inst|clock_out ; -2.675 ; -2.675 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW2       ; clock_and_mem_clock:inst|clock_out ; -2.410 ; -2.410 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW3       ; clock_and_mem_clock:inst|clock_out ; -2.439 ; -2.439 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW4       ; clock_and_mem_clock:inst|clock_out ; -2.850 ; -2.850 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW5       ; clock_and_mem_clock:inst|clock_out ; -2.463 ; -2.463 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW6       ; clock_and_mem_clock:inst|clock_out ; -3.051 ; -3.051 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW7       ; clock_and_mem_clock:inst|clock_out ; -2.191 ; -2.191 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW8       ; clock_and_mem_clock:inst|clock_out ; -2.440 ; -2.440 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW9       ; clock_and_mem_clock:inst|clock_out ; -2.598 ; -2.598 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; HEX0[*]   ; clk                                ; 78.953 ; 78.953 ; Rise       ; clk                                ;
;  HEX0[0]  ; clk                                ; 78.706 ; 78.706 ; Rise       ; clk                                ;
;  HEX0[1]  ; clk                                ; 78.702 ; 78.702 ; Rise       ; clk                                ;
;  HEX0[2]  ; clk                                ; 78.714 ; 78.714 ; Rise       ; clk                                ;
;  HEX0[3]  ; clk                                ; 78.928 ; 78.928 ; Rise       ; clk                                ;
;  HEX0[4]  ; clk                                ; 78.953 ; 78.953 ; Rise       ; clk                                ;
;  HEX0[5]  ; clk                                ; 78.697 ; 78.697 ; Rise       ; clk                                ;
;  HEX0[6]  ; clk                                ; 78.712 ; 78.712 ; Rise       ; clk                                ;
; HEX1[*]   ; clk                                ; 77.210 ; 77.210 ; Rise       ; clk                                ;
;  HEX1[0]  ; clk                                ; 76.868 ; 76.868 ; Rise       ; clk                                ;
;  HEX1[1]  ; clk                                ; 77.132 ; 77.132 ; Rise       ; clk                                ;
;  HEX1[2]  ; clk                                ; 77.159 ; 77.159 ; Rise       ; clk                                ;
;  HEX1[3]  ; clk                                ; 76.870 ; 76.870 ; Rise       ; clk                                ;
;  HEX1[4]  ; clk                                ; 77.210 ; 77.210 ; Rise       ; clk                                ;
;  HEX1[5]  ; clk                                ; 76.863 ; 76.863 ; Rise       ; clk                                ;
;  HEX1[6]  ; clk                                ; 76.873 ; 76.873 ; Rise       ; clk                                ;
; HEX2[*]   ; clk                                ; 77.852 ; 77.852 ; Rise       ; clk                                ;
;  HEX2[0]  ; clk                                ; 77.826 ; 77.826 ; Rise       ; clk                                ;
;  HEX2[1]  ; clk                                ; 77.754 ; 77.754 ; Rise       ; clk                                ;
;  HEX2[2]  ; clk                                ; 77.603 ; 77.603 ; Rise       ; clk                                ;
;  HEX2[3]  ; clk                                ; 77.737 ; 77.737 ; Rise       ; clk                                ;
;  HEX2[4]  ; clk                                ; 77.634 ; 77.634 ; Rise       ; clk                                ;
;  HEX2[5]  ; clk                                ; 77.852 ; 77.852 ; Rise       ; clk                                ;
;  HEX2[6]  ; clk                                ; 77.787 ; 77.787 ; Rise       ; clk                                ;
; HEX3[*]   ; clk                                ; 83.175 ; 83.175 ; Rise       ; clk                                ;
;  HEX3[0]  ; clk                                ; 82.665 ; 82.665 ; Rise       ; clk                                ;
;  HEX3[1]  ; clk                                ; 82.661 ; 82.661 ; Rise       ; clk                                ;
;  HEX3[2]  ; clk                                ; 82.444 ; 82.444 ; Rise       ; clk                                ;
;  HEX3[3]  ; clk                                ; 83.154 ; 83.154 ; Rise       ; clk                                ;
;  HEX3[4]  ; clk                                ; 82.446 ; 82.446 ; Rise       ; clk                                ;
;  HEX3[5]  ; clk                                ; 83.175 ; 83.175 ; Rise       ; clk                                ;
;  HEX3[6]  ; clk                                ; 82.740 ; 82.740 ; Rise       ; clk                                ;
; HEX4[*]   ; clk                                ; 80.330 ; 80.330 ; Rise       ; clk                                ;
;  HEX4[0]  ; clk                                ; 80.091 ; 80.091 ; Rise       ; clk                                ;
;  HEX4[1]  ; clk                                ; 80.090 ; 80.090 ; Rise       ; clk                                ;
;  HEX4[2]  ; clk                                ; 80.322 ; 80.322 ; Rise       ; clk                                ;
;  HEX4[3]  ; clk                                ; 80.091 ; 80.091 ; Rise       ; clk                                ;
;  HEX4[4]  ; clk                                ; 80.330 ; 80.330 ; Rise       ; clk                                ;
;  HEX4[5]  ; clk                                ; 80.102 ; 80.102 ; Rise       ; clk                                ;
;  HEX4[6]  ; clk                                ; 80.320 ; 80.320 ; Rise       ; clk                                ;
; HEX5[*]   ; clk                                ; 82.252 ; 82.252 ; Rise       ; clk                                ;
;  HEX5[0]  ; clk                                ; 81.897 ; 81.897 ; Rise       ; clk                                ;
;  HEX5[1]  ; clk                                ; 81.817 ; 81.817 ; Rise       ; clk                                ;
;  HEX5[2]  ; clk                                ; 81.803 ; 81.803 ; Rise       ; clk                                ;
;  HEX5[3]  ; clk                                ; 82.114 ; 82.114 ; Rise       ; clk                                ;
;  HEX5[4]  ; clk                                ; 81.623 ; 81.623 ; Rise       ; clk                                ;
;  HEX5[5]  ; clk                                ; 82.114 ; 82.114 ; Rise       ; clk                                ;
;  HEX5[6]  ; clk                                ; 82.252 ; 82.252 ; Rise       ; clk                                ;
; HEX0[*]   ; clock_and_mem_clock:inst|clock_out ; 77.147 ; 77.147 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[0]  ; clock_and_mem_clock:inst|clock_out ; 76.900 ; 76.900 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[1]  ; clock_and_mem_clock:inst|clock_out ; 76.896 ; 76.896 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[2]  ; clock_and_mem_clock:inst|clock_out ; 76.908 ; 76.908 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[3]  ; clock_and_mem_clock:inst|clock_out ; 77.122 ; 77.122 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[4]  ; clock_and_mem_clock:inst|clock_out ; 77.147 ; 77.147 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[5]  ; clock_and_mem_clock:inst|clock_out ; 76.891 ; 76.891 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[6]  ; clock_and_mem_clock:inst|clock_out ; 76.906 ; 76.906 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX1[*]   ; clock_and_mem_clock:inst|clock_out ; 75.404 ; 75.404 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[0]  ; clock_and_mem_clock:inst|clock_out ; 75.062 ; 75.062 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[1]  ; clock_and_mem_clock:inst|clock_out ; 75.326 ; 75.326 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[2]  ; clock_and_mem_clock:inst|clock_out ; 75.353 ; 75.353 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[3]  ; clock_and_mem_clock:inst|clock_out ; 75.064 ; 75.064 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[4]  ; clock_and_mem_clock:inst|clock_out ; 75.404 ; 75.404 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[5]  ; clock_and_mem_clock:inst|clock_out ; 75.057 ; 75.057 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[6]  ; clock_and_mem_clock:inst|clock_out ; 75.067 ; 75.067 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX2[*]   ; clock_and_mem_clock:inst|clock_out ; 76.046 ; 76.046 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[0]  ; clock_and_mem_clock:inst|clock_out ; 76.020 ; 76.020 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[1]  ; clock_and_mem_clock:inst|clock_out ; 75.948 ; 75.948 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[2]  ; clock_and_mem_clock:inst|clock_out ; 75.797 ; 75.797 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[3]  ; clock_and_mem_clock:inst|clock_out ; 75.931 ; 75.931 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[4]  ; clock_and_mem_clock:inst|clock_out ; 75.828 ; 75.828 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[5]  ; clock_and_mem_clock:inst|clock_out ; 76.046 ; 76.046 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[6]  ; clock_and_mem_clock:inst|clock_out ; 75.981 ; 75.981 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX3[*]   ; clock_and_mem_clock:inst|clock_out ; 81.369 ; 81.369 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[0]  ; clock_and_mem_clock:inst|clock_out ; 80.859 ; 80.859 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[1]  ; clock_and_mem_clock:inst|clock_out ; 80.855 ; 80.855 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[2]  ; clock_and_mem_clock:inst|clock_out ; 80.638 ; 80.638 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[3]  ; clock_and_mem_clock:inst|clock_out ; 81.348 ; 81.348 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[4]  ; clock_and_mem_clock:inst|clock_out ; 80.640 ; 80.640 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[5]  ; clock_and_mem_clock:inst|clock_out ; 81.369 ; 81.369 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[6]  ; clock_and_mem_clock:inst|clock_out ; 80.934 ; 80.934 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX4[*]   ; clock_and_mem_clock:inst|clock_out ; 78.524 ; 78.524 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[0]  ; clock_and_mem_clock:inst|clock_out ; 78.285 ; 78.285 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[1]  ; clock_and_mem_clock:inst|clock_out ; 78.284 ; 78.284 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[2]  ; clock_and_mem_clock:inst|clock_out ; 78.516 ; 78.516 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[3]  ; clock_and_mem_clock:inst|clock_out ; 78.285 ; 78.285 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[4]  ; clock_and_mem_clock:inst|clock_out ; 78.524 ; 78.524 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[5]  ; clock_and_mem_clock:inst|clock_out ; 78.296 ; 78.296 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[6]  ; clock_and_mem_clock:inst|clock_out ; 78.514 ; 78.514 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX5[*]   ; clock_and_mem_clock:inst|clock_out ; 80.446 ; 80.446 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[0]  ; clock_and_mem_clock:inst|clock_out ; 80.091 ; 80.091 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[1]  ; clock_and_mem_clock:inst|clock_out ; 80.011 ; 80.011 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[2]  ; clock_and_mem_clock:inst|clock_out ; 79.997 ; 79.997 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[3]  ; clock_and_mem_clock:inst|clock_out ; 80.308 ; 80.308 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[4]  ; clock_and_mem_clock:inst|clock_out ; 79.817 ; 79.817 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[5]  ; clock_and_mem_clock:inst|clock_out ; 80.308 ; 80.308 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[6]  ; clock_and_mem_clock:inst|clock_out ; 80.446 ; 80.446 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; HEX0[*]   ; clk                                ; 11.563 ; 11.563 ; Rise       ; clk                                ;
;  HEX0[0]  ; clk                                ; 11.579 ; 11.579 ; Rise       ; clk                                ;
;  HEX0[1]  ; clk                                ; 11.577 ; 11.577 ; Rise       ; clk                                ;
;  HEX0[2]  ; clk                                ; 11.588 ; 11.588 ; Rise       ; clk                                ;
;  HEX0[3]  ; clk                                ; 11.802 ; 11.802 ; Rise       ; clk                                ;
;  HEX0[4]  ; clk                                ; 11.828 ; 11.828 ; Rise       ; clk                                ;
;  HEX0[5]  ; clk                                ; 11.563 ; 11.563 ; Rise       ; clk                                ;
;  HEX0[6]  ; clk                                ; 11.574 ; 11.574 ; Rise       ; clk                                ;
; HEX1[*]   ; clk                                ; 13.070 ; 13.070 ; Rise       ; clk                                ;
;  HEX1[0]  ; clk                                ; 13.075 ; 13.075 ; Rise       ; clk                                ;
;  HEX1[1]  ; clk                                ; 13.339 ; 13.339 ; Rise       ; clk                                ;
;  HEX1[2]  ; clk                                ; 13.366 ; 13.366 ; Rise       ; clk                                ;
;  HEX1[3]  ; clk                                ; 13.077 ; 13.077 ; Rise       ; clk                                ;
;  HEX1[4]  ; clk                                ; 13.417 ; 13.417 ; Rise       ; clk                                ;
;  HEX1[5]  ; clk                                ; 13.070 ; 13.070 ; Rise       ; clk                                ;
;  HEX1[6]  ; clk                                ; 13.080 ; 13.080 ; Rise       ; clk                                ;
; HEX2[*]   ; clk                                ; 11.420 ; 11.420 ; Rise       ; clk                                ;
;  HEX2[0]  ; clk                                ; 11.643 ; 11.643 ; Rise       ; clk                                ;
;  HEX2[1]  ; clk                                ; 11.571 ; 11.571 ; Rise       ; clk                                ;
;  HEX2[2]  ; clk                                ; 11.420 ; 11.420 ; Rise       ; clk                                ;
;  HEX2[3]  ; clk                                ; 11.553 ; 11.553 ; Rise       ; clk                                ;
;  HEX2[4]  ; clk                                ; 11.441 ; 11.441 ; Rise       ; clk                                ;
;  HEX2[5]  ; clk                                ; 11.669 ; 11.669 ; Rise       ; clk                                ;
;  HEX2[6]  ; clk                                ; 11.603 ; 11.603 ; Rise       ; clk                                ;
; HEX3[*]   ; clk                                ; 12.660 ; 12.660 ; Rise       ; clk                                ;
;  HEX3[0]  ; clk                                ; 12.881 ; 12.881 ; Rise       ; clk                                ;
;  HEX3[1]  ; clk                                ; 12.875 ; 12.875 ; Rise       ; clk                                ;
;  HEX3[2]  ; clk                                ; 12.660 ; 12.660 ; Rise       ; clk                                ;
;  HEX3[3]  ; clk                                ; 13.227 ; 13.227 ; Rise       ; clk                                ;
;  HEX3[4]  ; clk                                ; 12.662 ; 12.662 ; Rise       ; clk                                ;
;  HEX3[5]  ; clk                                ; 13.248 ; 13.248 ; Rise       ; clk                                ;
;  HEX3[6]  ; clk                                ; 12.957 ; 12.957 ; Rise       ; clk                                ;
; HEX4[*]   ; clk                                ; 11.857 ; 11.857 ; Rise       ; clk                                ;
;  HEX4[0]  ; clk                                ; 11.857 ; 11.857 ; Rise       ; clk                                ;
;  HEX4[1]  ; clk                                ; 11.858 ; 11.858 ; Rise       ; clk                                ;
;  HEX4[2]  ; clk                                ; 12.089 ; 12.089 ; Rise       ; clk                                ;
;  HEX4[3]  ; clk                                ; 11.859 ; 11.859 ; Rise       ; clk                                ;
;  HEX4[4]  ; clk                                ; 12.097 ; 12.097 ; Rise       ; clk                                ;
;  HEX4[5]  ; clk                                ; 11.870 ; 11.870 ; Rise       ; clk                                ;
;  HEX4[6]  ; clk                                ; 12.088 ; 12.088 ; Rise       ; clk                                ;
; HEX5[*]   ; clk                                ; 12.222 ; 12.222 ; Rise       ; clk                                ;
;  HEX5[0]  ; clk                                ; 12.495 ; 12.495 ; Rise       ; clk                                ;
;  HEX5[1]  ; clk                                ; 12.449 ; 12.449 ; Rise       ; clk                                ;
;  HEX5[2]  ; clk                                ; 12.446 ; 12.446 ; Rise       ; clk                                ;
;  HEX5[3]  ; clk                                ; 12.712 ; 12.712 ; Rise       ; clk                                ;
;  HEX5[4]  ; clk                                ; 12.222 ; 12.222 ; Rise       ; clk                                ;
;  HEX5[5]  ; clk                                ; 12.713 ; 12.713 ; Rise       ; clk                                ;
;  HEX5[6]  ; clk                                ; 12.888 ; 12.888 ; Rise       ; clk                                ;
; HEX0[*]   ; clock_and_mem_clock:inst|clock_out ; 9.757  ; 9.757  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[0]  ; clock_and_mem_clock:inst|clock_out ; 9.773  ; 9.773  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[1]  ; clock_and_mem_clock:inst|clock_out ; 9.771  ; 9.771  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[2]  ; clock_and_mem_clock:inst|clock_out ; 9.782  ; 9.782  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[3]  ; clock_and_mem_clock:inst|clock_out ; 9.996  ; 9.996  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[4]  ; clock_and_mem_clock:inst|clock_out ; 10.022 ; 10.022 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[5]  ; clock_and_mem_clock:inst|clock_out ; 9.757  ; 9.757  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[6]  ; clock_and_mem_clock:inst|clock_out ; 9.768  ; 9.768  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX1[*]   ; clock_and_mem_clock:inst|clock_out ; 11.264 ; 11.264 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[0]  ; clock_and_mem_clock:inst|clock_out ; 11.269 ; 11.269 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[1]  ; clock_and_mem_clock:inst|clock_out ; 11.533 ; 11.533 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[2]  ; clock_and_mem_clock:inst|clock_out ; 11.560 ; 11.560 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[3]  ; clock_and_mem_clock:inst|clock_out ; 11.271 ; 11.271 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[4]  ; clock_and_mem_clock:inst|clock_out ; 11.611 ; 11.611 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[5]  ; clock_and_mem_clock:inst|clock_out ; 11.264 ; 11.264 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[6]  ; clock_and_mem_clock:inst|clock_out ; 11.274 ; 11.274 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX2[*]   ; clock_and_mem_clock:inst|clock_out ; 9.614  ; 9.614  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[0]  ; clock_and_mem_clock:inst|clock_out ; 9.837  ; 9.837  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[1]  ; clock_and_mem_clock:inst|clock_out ; 9.765  ; 9.765  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[2]  ; clock_and_mem_clock:inst|clock_out ; 9.614  ; 9.614  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[3]  ; clock_and_mem_clock:inst|clock_out ; 9.747  ; 9.747  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[4]  ; clock_and_mem_clock:inst|clock_out ; 9.635  ; 9.635  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[5]  ; clock_and_mem_clock:inst|clock_out ; 9.863  ; 9.863  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[6]  ; clock_and_mem_clock:inst|clock_out ; 9.797  ; 9.797  ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX3[*]   ; clock_and_mem_clock:inst|clock_out ; 10.854 ; 10.854 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[0]  ; clock_and_mem_clock:inst|clock_out ; 11.075 ; 11.075 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[1]  ; clock_and_mem_clock:inst|clock_out ; 11.069 ; 11.069 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[2]  ; clock_and_mem_clock:inst|clock_out ; 10.854 ; 10.854 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[3]  ; clock_and_mem_clock:inst|clock_out ; 11.421 ; 11.421 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[4]  ; clock_and_mem_clock:inst|clock_out ; 10.856 ; 10.856 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[5]  ; clock_and_mem_clock:inst|clock_out ; 11.442 ; 11.442 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[6]  ; clock_and_mem_clock:inst|clock_out ; 11.151 ; 11.151 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX4[*]   ; clock_and_mem_clock:inst|clock_out ; 10.051 ; 10.051 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[0]  ; clock_and_mem_clock:inst|clock_out ; 10.051 ; 10.051 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[1]  ; clock_and_mem_clock:inst|clock_out ; 10.052 ; 10.052 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[2]  ; clock_and_mem_clock:inst|clock_out ; 10.283 ; 10.283 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[3]  ; clock_and_mem_clock:inst|clock_out ; 10.053 ; 10.053 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[4]  ; clock_and_mem_clock:inst|clock_out ; 10.291 ; 10.291 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[5]  ; clock_and_mem_clock:inst|clock_out ; 10.064 ; 10.064 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[6]  ; clock_and_mem_clock:inst|clock_out ; 10.282 ; 10.282 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX5[*]   ; clock_and_mem_clock:inst|clock_out ; 10.416 ; 10.416 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[0]  ; clock_and_mem_clock:inst|clock_out ; 10.689 ; 10.689 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[1]  ; clock_and_mem_clock:inst|clock_out ; 10.643 ; 10.643 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[2]  ; clock_and_mem_clock:inst|clock_out ; 10.640 ; 10.640 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[3]  ; clock_and_mem_clock:inst|clock_out ; 10.906 ; 10.906 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[4]  ; clock_and_mem_clock:inst|clock_out ; 10.416 ; 10.416 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[5]  ; clock_and_mem_clock:inst|clock_out ; 10.907 ; 10.907 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[6]  ; clock_and_mem_clock:inst|clock_out ; 11.082 ; 11.082 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------+
; Fast Model Setup Summary                                     ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; clock_and_mem_clock:inst|clock_out ; -10.987 ; -11406.799    ;
; clk                                ; -8.588  ; -1131.824     ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Fast Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clk                                ; -1.714 ; -131.583      ;
; clock_and_mem_clock:inst|clock_out ; -0.726 ; -33.312       ;
+------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clock_and_mem_clock:inst|clock_out ; -2.000 ; -1451.076     ;
; clk                                ; -2.000 ; -429.298      ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                                                                            ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                          ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -10.987 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[22] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.446     ;
; -10.987 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[22] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.446     ;
; -10.987 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[22] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.446     ;
; -10.987 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[22] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.446     ;
; -10.987 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[22] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.446     ;
; -10.987 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[22] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.446     ;
; -10.986 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.445     ;
; -10.986 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.445     ;
; -10.986 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.445     ;
; -10.986 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.445     ;
; -10.986 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.445     ;
; -10.986 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.445     ;
; -10.986 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[3]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.445     ;
; -10.986 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.445     ;
; -10.986 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.445     ;
; -10.986 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.445     ;
; -10.986 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.445     ;
; -10.986 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[5]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.445     ;
; -10.984 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.443     ;
; -10.984 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.443     ;
; -10.984 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.443     ;
; -10.984 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.443     ;
; -10.984 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.443     ;
; -10.984 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[11] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.073     ; 10.443     ;
; -10.978 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.043     ; 10.467     ;
; -10.978 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.043     ; 10.467     ;
; -10.978 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.043     ; 10.467     ;
; -10.978 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.043     ; 10.467     ;
; -10.978 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.043     ; 10.467     ;
; -10.978 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[19] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.043     ; 10.467     ;
; -10.977 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 10.453     ;
; -10.977 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 10.453     ;
; -10.977 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 10.453     ;
; -10.977 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 10.453     ;
; -10.977 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 10.453     ;
; -10.977 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[9]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 10.453     ;
; -10.974 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 10.450     ;
; -10.974 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 10.450     ;
; -10.974 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 10.450     ;
; -10.974 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 10.450     ;
; -10.974 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 10.450     ;
; -10.974 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[8]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 10.450     ;
; -10.971 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 10.447     ;
; -10.971 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 10.447     ;
; -10.971 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 10.447     ;
; -10.971 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 10.447     ;
; -10.971 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 10.447     ;
; -10.971 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[12] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.056     ; 10.447     ;
; -10.955 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.072     ; 10.415     ;
; -10.955 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.072     ; 10.415     ;
; -10.955 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.072     ; 10.415     ;
; -10.955 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.072     ; 10.415     ;
; -10.955 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.072     ; 10.415     ;
; -10.955 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[21] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.072     ; 10.415     ;
; -10.949 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[17] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.062     ; 10.419     ;
; -10.949 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[17] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.062     ; 10.419     ;
; -10.949 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[17] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.062     ; 10.419     ;
; -10.949 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[17] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.062     ; 10.419     ;
; -10.949 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[17] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.062     ; 10.419     ;
; -10.949 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[17] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.062     ; 10.419     ;
; -10.943 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.405     ;
; -10.943 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.405     ;
; -10.943 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.405     ;
; -10.943 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.405     ;
; -10.943 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.405     ;
; -10.943 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[25] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.405     ;
; -10.939 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.401     ;
; -10.939 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.401     ;
; -10.939 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.401     ;
; -10.939 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.401     ;
; -10.939 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.401     ;
; -10.939 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[4]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.401     ;
; -10.938 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.400     ;
; -10.938 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.400     ;
; -10.938 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.400     ;
; -10.938 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.400     ;
; -10.938 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.400     ;
; -10.938 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[26] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.400     ;
; -10.935 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[24] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.397     ;
; -10.935 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[24] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.397     ;
; -10.935 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[24] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.397     ;
; -10.935 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[24] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.397     ;
; -10.935 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[24] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.397     ;
; -10.935 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[24] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.070     ; 10.397     ;
; -10.928 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.044     ; 10.416     ;
; -10.928 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.044     ; 10.416     ;
; -10.928 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.044     ; 10.416     ;
; -10.928 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.044     ; 10.416     ;
; -10.928 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.044     ; 10.416     ;
; -10.928 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[2]  ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.044     ; 10.416     ;
; -10.920 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.072     ; 10.380     ;
; -10.920 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[20] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.051     ; 10.401     ;
; -10.920 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[18] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.091     ; 10.361     ;
; -10.920 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.072     ; 10.380     ;
; -10.920 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.072     ; 10.380     ;
; -10.920 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.072     ; 10.380     ;
; -10.920 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.072     ; 10.380     ;
; -10.920 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[14] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.072     ; 10.380     ;
; -10.920 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[20] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.051     ; 10.401     ;
; -10.920 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_cpu:cpu|dff32:ip|q[20] ; clk          ; clock_and_mem_clock:inst|clock_out ; 0.500        ; -1.051     ; 10.401     ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                               ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.588 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; 0.087      ; 9.207      ;
; -8.588 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; 0.087      ; 9.207      ;
; -8.588 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; 0.087      ; 9.207      ;
; -8.588 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; 0.087      ; 9.207      ;
; -8.588 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; 0.087      ; 9.207      ;
; -8.588 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26] ; clk          ; clk         ; 0.500        ; 0.087      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28] ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26] ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28] ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28] ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28] ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28] ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28] ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26] ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26] ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26] ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26] ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26] ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.579 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]  ; clk          ; clk         ; 0.500        ; 0.096      ; 9.207      ;
; -8.578 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; 0.124      ; 9.234      ;
; -8.578 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; 0.124      ; 9.234      ;
; -8.578 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; 0.124      ; 9.234      ;
; -8.578 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; 0.124      ; 9.234      ;
; -8.578 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; 0.124      ; 9.234      ;
; -8.578 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]  ; clk          ; clk         ; 0.500        ; 0.124      ; 9.234      ;
; -8.545 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22] ; clk          ; clk         ; 0.500        ; 0.138      ; 9.215      ;
; -8.545 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22] ; clk          ; clk         ; 0.500        ; 0.138      ; 9.215      ;
; -8.545 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22] ; clk          ; clk         ; 0.500        ; 0.138      ; 9.215      ;
; -8.545 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22] ; clk          ; clk         ; 0.500        ; 0.138      ; 9.215      ;
; -8.545 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22] ; clk          ; clk         ; 0.500        ; 0.138      ; 9.215      ;
; -8.545 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22] ; clk          ; clk         ; 0.500        ; 0.138      ; 9.215      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15] ; clk          ; clk         ; 0.500        ; 0.119      ; 9.190      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]  ; clk          ; clk         ; 0.500        ; 0.119      ; 9.190      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]  ; clk          ; clk         ; 0.500        ; 0.119      ; 9.190      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; 0.161      ; 9.232      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15] ; clk          ; clk         ; 0.500        ; 0.119      ; 9.190      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15] ; clk          ; clk         ; 0.500        ; 0.119      ; 9.190      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15] ; clk          ; clk         ; 0.500        ; 0.119      ; 9.190      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15] ; clk          ; clk         ; 0.500        ; 0.119      ; 9.190      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15] ; clk          ; clk         ; 0.500        ; 0.119      ; 9.190      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]  ; clk          ; clk         ; 0.500        ; 0.119      ; 9.190      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]  ; clk          ; clk         ; 0.500        ; 0.119      ; 9.190      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]  ; clk          ; clk         ; 0.500        ; 0.119      ; 9.190      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]  ; clk          ; clk         ; 0.500        ; 0.119      ; 9.190      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]  ; clk          ; clk         ; 0.500        ; 0.119      ; 9.190      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]  ; clk          ; clk         ; 0.500        ; 0.119      ; 9.190      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]  ; clk          ; clk         ; 0.500        ; 0.119      ; 9.190      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]  ; clk          ; clk         ; 0.500        ; 0.119      ; 9.190      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]  ; clk          ; clk         ; 0.500        ; 0.119      ; 9.190      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]  ; clk          ; clk         ; 0.500        ; 0.119      ; 9.190      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; 0.161      ; 9.232      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; 0.161      ; 9.232      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; 0.161      ; 9.232      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; 0.161      ; 9.232      ;
; -8.539 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]  ; clk          ; clk         ; 0.500        ; 0.161      ; 9.232      ;
; -8.530 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; 0.121      ; 9.183      ;
; -8.530 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]  ; clk          ; clk         ; 0.500        ; 0.121      ; 9.183      ;
; -8.530 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; 0.121      ; 9.183      ;
; -8.530 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; 0.121      ; 9.183      ;
; -8.530 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; 0.121      ; 9.183      ;
; -8.530 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; 0.121      ; 9.183      ;
; -8.530 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18] ; clk          ; clk         ; 0.500        ; 0.121      ; 9.183      ;
; -8.530 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]  ; clk          ; clk         ; 0.500        ; 0.121      ; 9.183      ;
; -8.530 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]  ; clk          ; clk         ; 0.500        ; 0.121      ; 9.183      ;
; -8.530 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]  ; clk          ; clk         ; 0.500        ; 0.121      ; 9.183      ;
; -8.530 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]  ; clk          ; clk         ; 0.500        ; 0.121      ; 9.183      ;
; -8.530 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]  ; clk          ; clk         ; 0.500        ; 0.121      ; 9.183      ;
; -8.528 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22] ; clk          ; clk         ; 0.500        ; 0.138      ; 9.198      ;
; -8.528 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg0 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; 0.152      ; 9.212      ;
; -8.528 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22] ; clk          ; clk         ; 0.500        ; 0.138      ; 9.198      ;
; -8.528 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22] ; clk          ; clk         ; 0.500        ; 0.138      ; 9.198      ;
; -8.528 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22] ; clk          ; clk         ; 0.500        ; 0.138      ; 9.198      ;
; -8.528 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg4 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22] ; clk          ; clk         ; 0.500        ; 0.138      ; 9.198      ;
; -8.528 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg5 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22] ; clk          ; clk         ; 0.500        ; 0.138      ; 9.198      ;
; -8.528 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg1 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; 0.152      ; 9.212      ;
; -8.528 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg2 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; 0.152      ; 9.212      ;
; -8.528 ; sc_computer_main:inst4|sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ram_block1a0~porta_address_reg3 ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24] ; clk          ; clk         ; 0.500        ; 0.152      ; 9.212      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                              ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.714 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.995      ; 1.560      ;
; -1.714 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.995      ; 1.560      ;
; -1.511 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.965      ; 1.747      ;
; -1.511 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.965      ; 1.747      ;
; -1.511 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.965      ; 1.747      ;
; -1.511 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.965      ; 1.747      ;
; -1.511 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.965      ; 1.747      ;
; -1.511 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.965      ; 1.747      ;
; -1.511 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.965      ; 1.747      ;
; -1.500 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.965      ; 1.758      ;
; -1.500 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.965      ; 1.758      ;
; -1.500 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.965      ; 1.758      ;
; -1.500 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.965      ; 1.758      ;
; -1.500 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.965      ; 1.758      ;
; -1.489 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.965      ; 1.769      ;
; -1.470 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.985      ; 1.808      ;
; -1.447 ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out                                                                                                                   ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 1.521      ; 0.367      ;
; -1.445 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.965      ; 1.813      ;
; -1.413 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.937      ; 1.817      ;
; -1.385 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.973      ; 1.881      ;
; -1.377 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.986      ; 1.902      ;
; -1.374 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.973      ; 1.892      ;
; -1.374 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.973      ; 1.892      ;
; -1.359 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.948      ; 1.882      ;
; -1.359 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[20]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.948      ; 1.882      ;
; -1.359 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.948      ; 1.882      ;
; -1.359 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.948      ; 1.882      ;
; -1.359 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.948      ; 1.882      ;
; -1.359 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.948      ; 1.882      ;
; -1.359 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.948      ; 1.882      ;
; -1.351 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.948      ; 1.890      ;
; -1.351 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.948      ; 1.890      ;
; -1.351 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.948      ; 1.890      ;
; -1.351 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.948      ; 1.890      ;
; -1.351 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.948      ; 1.890      ;
; -1.351 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.948      ; 1.890      ;
; -1.351 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.948      ; 1.890      ;
; -1.351 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.948      ; 1.890      ;
; -1.351 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.948      ; 1.890      ;
; -1.349 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.944      ; 1.888      ;
; -1.338 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.938      ; 1.893      ;
; -1.338 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.938      ; 1.893      ;
; -1.338 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.938      ; 1.893      ;
; -1.338 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.938      ; 1.893      ;
; -1.338 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[6]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.938      ; 1.893      ;
; -1.335 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.966      ; 1.924      ;
; -1.320 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.937      ; 1.910      ;
; -1.320 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.937      ; 1.910      ;
; -1.318 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.937      ; 1.912      ;
; -1.317 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.938      ; 1.914      ;
; -1.317 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.938      ; 1.914      ;
; -1.317 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.938      ; 1.914      ;
; -1.317 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.938      ; 1.914      ;
; -1.317 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.938      ; 1.914      ;
; -1.317 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.938      ; 1.914      ;
; -1.317 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.938      ; 1.914      ;
; -1.317 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.938      ; 1.914      ;
; -1.260 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 1.983      ;
; -1.260 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 1.983      ;
; -1.260 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 1.983      ;
; -1.260 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 1.983      ;
; -1.260 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 1.983      ;
; -1.260 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 1.983      ;
; -1.255 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 1.988      ;
; -1.255 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 1.988      ;
; -1.255 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 1.988      ;
; -1.255 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 1.988      ;
; -1.255 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 1.988      ;
; -1.255 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 1.988      ;
; -1.255 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[3]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 1.988      ;
; -1.255 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 1.988      ;
; -1.250 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.952      ; 1.995      ;
; -1.250 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.952      ; 1.995      ;
; -1.243 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.956      ; 2.006      ;
; -1.241 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 2.002      ;
; -1.241 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[28]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 2.002      ;
; -1.241 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 2.002      ;
; -1.241 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 2.002      ;
; -1.241 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 2.002      ;
; -1.241 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 2.002      ;
; -1.241 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[4]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 2.002      ;
; -1.241 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[3]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 2.002      ;
; -1.240 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.969      ; 2.022      ;
; -1.237 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.952      ; 2.008      ;
; -1.237 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.952      ; 2.008      ;
; -1.229 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.983      ; 2.047      ;
; -1.228 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 2.015      ;
; -1.228 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 2.015      ;
; -1.228 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.950      ; 2.015      ;
; -1.222 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.969      ; 2.040      ;
; -1.218 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.992      ; 2.067      ;
; -1.214 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 2.995      ; 1.560      ;
; -1.214 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clk         ; -0.500       ; 2.995      ; 1.560      ;
; -1.179 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.918      ; 2.032      ;
; -1.179 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.955      ; 2.069      ;
; -1.178 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.927      ; 2.042      ;
; -1.178 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.927      ; 2.042      ;
; -1.178 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.927      ; 2.042      ;
; -1.178 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.927      ; 2.042      ;
; -1.178 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clk         ; 0.000        ; 2.927      ; 2.042      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                              ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.726 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.007      ; 1.560      ;
; -0.726 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.007      ; 1.560      ;
; -0.523 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.977      ; 1.747      ;
; -0.523 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.977      ; 1.747      ;
; -0.523 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.977      ; 1.747      ;
; -0.523 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.977      ; 1.747      ;
; -0.523 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.977      ; 1.747      ;
; -0.523 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.977      ; 1.747      ;
; -0.523 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.977      ; 1.747      ;
; -0.512 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.977      ; 1.758      ;
; -0.512 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.977      ; 1.758      ;
; -0.512 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.977      ; 1.758      ;
; -0.512 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.977      ; 1.758      ;
; -0.512 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.977      ; 1.758      ;
; -0.501 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.977      ; 1.769      ;
; -0.482 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.997      ; 1.808      ;
; -0.457 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.977      ; 1.813      ;
; -0.425 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.949      ; 1.817      ;
; -0.397 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.985      ; 1.881      ;
; -0.389 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.998      ; 1.902      ;
; -0.386 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.985      ; 1.892      ;
; -0.386 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.985      ; 1.892      ;
; -0.371 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.960      ; 1.882      ;
; -0.371 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[20]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.960      ; 1.882      ;
; -0.371 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.960      ; 1.882      ;
; -0.371 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.960      ; 1.882      ;
; -0.371 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.960      ; 1.882      ;
; -0.371 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.960      ; 1.882      ;
; -0.371 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.960      ; 1.882      ;
; -0.363 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[27]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.960      ; 1.890      ;
; -0.363 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.960      ; 1.890      ;
; -0.363 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.960      ; 1.890      ;
; -0.363 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[20]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.960      ; 1.890      ;
; -0.363 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.960      ; 1.890      ;
; -0.363 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[16]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.960      ; 1.890      ;
; -0.363 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.960      ; 1.890      ;
; -0.363 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.960      ; 1.890      ;
; -0.363 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.960      ; 1.890      ;
; -0.361 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[25]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.956      ; 1.888      ;
; -0.350 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.950      ; 1.893      ;
; -0.350 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.950      ; 1.893      ;
; -0.350 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.950      ; 1.893      ;
; -0.350 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.950      ; 1.893      ;
; -0.350 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[6]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.950      ; 1.893      ;
; -0.347 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[30]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.978      ; 1.924      ;
; -0.332 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.949      ; 1.910      ;
; -0.332 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[31]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.949      ; 1.910      ;
; -0.330 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.949      ; 1.912      ;
; -0.329 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[20]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.950      ; 1.914      ;
; -0.329 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.950      ; 1.914      ;
; -0.329 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[13]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.950      ; 1.914      ;
; -0.329 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[11]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.950      ; 1.914      ;
; -0.329 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[10]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.950      ; 1.914      ;
; -0.329 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.950      ; 1.914      ;
; -0.329 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[8]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.950      ; 1.914      ;
; -0.329 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[6]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.950      ; 1.914      ;
; -0.272 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[23]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 1.983      ;
; -0.272 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 1.983      ;
; -0.272 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 1.983      ;
; -0.272 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[19]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 1.983      ;
; -0.272 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[12]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 1.983      ;
; -0.272 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 1.983      ;
; -0.267 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[28]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 1.988      ;
; -0.267 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[21]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 1.988      ;
; -0.267 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 1.988      ;
; -0.267 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 1.988      ;
; -0.267 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 1.988      ;
; -0.267 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[4]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 1.988      ;
; -0.267 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[3]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 1.988      ;
; -0.267 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 1.988      ;
; -0.262 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.964      ; 1.995      ;
; -0.262 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.964      ; 1.995      ;
; -0.255 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.968      ; 2.006      ;
; -0.253 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[29]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 2.002      ;
; -0.253 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[28]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 2.002      ;
; -0.253 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[17]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 2.002      ;
; -0.253 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[14]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 2.002      ;
; -0.253 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[9]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 2.002      ;
; -0.253 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 2.002      ;
; -0.253 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[4]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 2.002      ;
; -0.253 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[3]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 2.002      ;
; -0.252 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port0[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.981      ; 2.022      ;
; -0.249 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[18]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.964      ; 2.008      ;
; -0.249 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.964      ; 2.008      ;
; -0.241 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[24]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.995      ; 2.047      ;
; -0.240 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[15]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 2.015      ;
; -0.240 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[7]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 2.015      ;
; -0.240 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[6]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.962      ; 2.015      ;
; -0.234 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[22]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.981      ; 2.040      ;
; -0.230 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[3]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 2.004      ; 2.067      ;
; -0.226 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.007      ; 1.560      ;
; -0.226 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; -0.500       ; 2.007      ; 1.560      ;
; -0.191 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port1[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.930      ; 2.032      ;
; -0.191 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[1]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.967      ; 2.069      ;
; -0.190 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[28]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.939      ; 2.042      ;
; -0.190 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[26]                                                                         ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.939      ; 2.042      ;
; -0.190 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[5]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.939      ; 2.042      ;
; -0.190 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[4]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.939      ; 2.042      ;
; -0.190 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[2]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.939      ; 2.042      ;
; -0.190 ; clock_and_mem_clock:inst|clock_out ; sc_computer_main:inst4|sc_datamem:dmem|io_output:io_output_reg|out_port2[0]                                                                          ; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 0.000        ; 1.939      ; 2.042      ;
+--------+------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock_and_mem_clock:inst|clock_out'                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock_and_mem_clock:inst|clock_out ; Fall       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg10 ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a0~porta_we_reg       ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a17~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a18~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a19~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a20~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a21~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a22~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a23~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a24~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a25~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a26~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a27~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a28~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a29~porta_memory_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clk   ; Rise       ; sc_computer_main:inst4|sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ram_block1a2~porta_datain_reg10 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; SW0       ; clk                                ; 0.654 ; 0.654 ; Rise       ; clk                                ;
; SW1       ; clk                                ; 0.766 ; 0.766 ; Rise       ; clk                                ;
; SW2       ; clk                                ; 0.708 ; 0.708 ; Rise       ; clk                                ;
; SW3       ; clk                                ; 0.757 ; 0.757 ; Rise       ; clk                                ;
; SW4       ; clk                                ; 0.877 ; 0.877 ; Rise       ; clk                                ;
; SW5       ; clk                                ; 0.725 ; 0.725 ; Rise       ; clk                                ;
; SW6       ; clk                                ; 1.012 ; 1.012 ; Rise       ; clk                                ;
; SW7       ; clk                                ; 0.534 ; 0.534 ; Rise       ; clk                                ;
; SW8       ; clk                                ; 0.742 ; 0.742 ; Rise       ; clk                                ;
; SW9       ; clk                                ; 0.786 ; 0.786 ; Rise       ; clk                                ;
; SW0       ; clock_and_mem_clock:inst|clock_out ; 1.642 ; 1.642 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW1       ; clock_and_mem_clock:inst|clock_out ; 1.754 ; 1.754 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW2       ; clock_and_mem_clock:inst|clock_out ; 1.696 ; 1.696 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW3       ; clock_and_mem_clock:inst|clock_out ; 1.745 ; 1.745 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW4       ; clock_and_mem_clock:inst|clock_out ; 1.865 ; 1.865 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW5       ; clock_and_mem_clock:inst|clock_out ; 1.713 ; 1.713 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW6       ; clock_and_mem_clock:inst|clock_out ; 2.000 ; 2.000 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW7       ; clock_and_mem_clock:inst|clock_out ; 1.522 ; 1.522 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW8       ; clock_and_mem_clock:inst|clock_out ; 1.730 ; 1.730 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW9       ; clock_and_mem_clock:inst|clock_out ; 1.774 ; 1.774 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW0       ; clk                                ; -0.534 ; -0.534 ; Rise       ; clk                                ;
; SW1       ; clk                                ; -0.646 ; -0.646 ; Rise       ; clk                                ;
; SW2       ; clk                                ; -0.588 ; -0.588 ; Rise       ; clk                                ;
; SW3       ; clk                                ; -0.637 ; -0.637 ; Rise       ; clk                                ;
; SW4       ; clk                                ; -0.757 ; -0.757 ; Rise       ; clk                                ;
; SW5       ; clk                                ; -0.605 ; -0.605 ; Rise       ; clk                                ;
; SW6       ; clk                                ; -0.892 ; -0.892 ; Rise       ; clk                                ;
; SW7       ; clk                                ; -0.414 ; -0.414 ; Rise       ; clk                                ;
; SW8       ; clk                                ; -0.622 ; -0.622 ; Rise       ; clk                                ;
; SW9       ; clk                                ; -0.666 ; -0.666 ; Rise       ; clk                                ;
; SW0       ; clock_and_mem_clock:inst|clock_out ; -1.522 ; -1.522 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW1       ; clock_and_mem_clock:inst|clock_out ; -1.634 ; -1.634 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW2       ; clock_and_mem_clock:inst|clock_out ; -1.576 ; -1.576 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW3       ; clock_and_mem_clock:inst|clock_out ; -1.625 ; -1.625 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW4       ; clock_and_mem_clock:inst|clock_out ; -1.745 ; -1.745 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW5       ; clock_and_mem_clock:inst|clock_out ; -1.593 ; -1.593 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW6       ; clock_and_mem_clock:inst|clock_out ; -1.880 ; -1.880 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW7       ; clock_and_mem_clock:inst|clock_out ; -1.402 ; -1.402 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW8       ; clock_and_mem_clock:inst|clock_out ; -1.610 ; -1.610 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW9       ; clock_and_mem_clock:inst|clock_out ; -1.654 ; -1.654 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; HEX0[*]   ; clk                                ; 35.031 ; 35.031 ; Rise       ; clk                                ;
;  HEX0[0]  ; clk                                ; 34.919 ; 34.919 ; Rise       ; clk                                ;
;  HEX0[1]  ; clk                                ; 34.917 ; 34.917 ; Rise       ; clk                                ;
;  HEX0[2]  ; clk                                ; 34.849 ; 34.849 ; Rise       ; clk                                ;
;  HEX0[3]  ; clk                                ; 35.015 ; 35.015 ; Rise       ; clk                                ;
;  HEX0[4]  ; clk                                ; 35.031 ; 35.031 ; Rise       ; clk                                ;
;  HEX0[5]  ; clk                                ; 34.907 ; 34.907 ; Rise       ; clk                                ;
;  HEX0[6]  ; clk                                ; 34.918 ; 34.918 ; Rise       ; clk                                ;
; HEX1[*]   ; clk                                ; 34.131 ; 34.131 ; Rise       ; clk                                ;
;  HEX1[0]  ; clk                                ; 33.956 ; 33.956 ; Rise       ; clk                                ;
;  HEX1[1]  ; clk                                ; 34.070 ; 34.070 ; Rise       ; clk                                ;
;  HEX1[2]  ; clk                                ; 34.098 ; 34.098 ; Rise       ; clk                                ;
;  HEX1[3]  ; clk                                ; 33.959 ; 33.959 ; Rise       ; clk                                ;
;  HEX1[4]  ; clk                                ; 34.131 ; 34.131 ; Rise       ; clk                                ;
;  HEX1[5]  ; clk                                ; 33.955 ; 33.955 ; Rise       ; clk                                ;
;  HEX1[6]  ; clk                                ; 33.960 ; 33.960 ; Rise       ; clk                                ;
; HEX2[*]   ; clk                                ; 34.512 ; 34.512 ; Rise       ; clk                                ;
;  HEX2[0]  ; clk                                ; 34.497 ; 34.497 ; Rise       ; clk                                ;
;  HEX2[1]  ; clk                                ; 34.407 ; 34.407 ; Rise       ; clk                                ;
;  HEX2[2]  ; clk                                ; 34.395 ; 34.395 ; Rise       ; clk                                ;
;  HEX2[3]  ; clk                                ; 34.403 ; 34.403 ; Rise       ; clk                                ;
;  HEX2[4]  ; clk                                ; 34.404 ; 34.404 ; Rise       ; clk                                ;
;  HEX2[5]  ; clk                                ; 34.512 ; 34.512 ; Rise       ; clk                                ;
;  HEX2[6]  ; clk                                ; 34.433 ; 34.433 ; Rise       ; clk                                ;
; HEX3[*]   ; clk                                ; 36.926 ; 36.926 ; Rise       ; clk                                ;
;  HEX3[0]  ; clk                                ; 36.678 ; 36.678 ; Rise       ; clk                                ;
;  HEX3[1]  ; clk                                ; 36.671 ; 36.671 ; Rise       ; clk                                ;
;  HEX3[2]  ; clk                                ; 36.585 ; 36.585 ; Rise       ; clk                                ;
;  HEX3[3]  ; clk                                ; 36.912 ; 36.912 ; Rise       ; clk                                ;
;  HEX3[4]  ; clk                                ; 36.579 ; 36.579 ; Rise       ; clk                                ;
;  HEX3[5]  ; clk                                ; 36.926 ; 36.926 ; Rise       ; clk                                ;
;  HEX3[6]  ; clk                                ; 36.646 ; 36.646 ; Rise       ; clk                                ;
; HEX4[*]   ; clk                                ; 35.583 ; 35.583 ; Rise       ; clk                                ;
;  HEX4[0]  ; clk                                ; 35.472 ; 35.472 ; Rise       ; clk                                ;
;  HEX4[1]  ; clk                                ; 35.464 ; 35.464 ; Rise       ; clk                                ;
;  HEX4[2]  ; clk                                ; 35.573 ; 35.573 ; Rise       ; clk                                ;
;  HEX4[3]  ; clk                                ; 35.473 ; 35.473 ; Rise       ; clk                                ;
;  HEX4[4]  ; clk                                ; 35.583 ; 35.583 ; Rise       ; clk                                ;
;  HEX4[5]  ; clk                                ; 35.477 ; 35.477 ; Rise       ; clk                                ;
;  HEX4[6]  ; clk                                ; 35.571 ; 35.571 ; Rise       ; clk                                ;
; HEX5[*]   ; clk                                ; 36.644 ; 36.644 ; Rise       ; clk                                ;
;  HEX5[0]  ; clk                                ; 36.503 ; 36.503 ; Rise       ; clk                                ;
;  HEX5[1]  ; clk                                ; 36.456 ; 36.456 ; Rise       ; clk                                ;
;  HEX5[2]  ; clk                                ; 36.447 ; 36.447 ; Rise       ; clk                                ;
;  HEX5[3]  ; clk                                ; 36.594 ; 36.594 ; Rise       ; clk                                ;
;  HEX5[4]  ; clk                                ; 36.363 ; 36.363 ; Rise       ; clk                                ;
;  HEX5[5]  ; clk                                ; 36.595 ; 36.595 ; Rise       ; clk                                ;
;  HEX5[6]  ; clk                                ; 36.644 ; 36.644 ; Rise       ; clk                                ;
; HEX0[*]   ; clock_and_mem_clock:inst|clock_out ; 34.043 ; 34.043 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[0]  ; clock_and_mem_clock:inst|clock_out ; 33.931 ; 33.931 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[1]  ; clock_and_mem_clock:inst|clock_out ; 33.929 ; 33.929 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[2]  ; clock_and_mem_clock:inst|clock_out ; 33.861 ; 33.861 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[3]  ; clock_and_mem_clock:inst|clock_out ; 34.027 ; 34.027 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[4]  ; clock_and_mem_clock:inst|clock_out ; 34.043 ; 34.043 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[5]  ; clock_and_mem_clock:inst|clock_out ; 33.919 ; 33.919 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[6]  ; clock_and_mem_clock:inst|clock_out ; 33.930 ; 33.930 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX1[*]   ; clock_and_mem_clock:inst|clock_out ; 33.143 ; 33.143 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[0]  ; clock_and_mem_clock:inst|clock_out ; 32.968 ; 32.968 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[1]  ; clock_and_mem_clock:inst|clock_out ; 33.082 ; 33.082 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[2]  ; clock_and_mem_clock:inst|clock_out ; 33.110 ; 33.110 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[3]  ; clock_and_mem_clock:inst|clock_out ; 32.971 ; 32.971 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[4]  ; clock_and_mem_clock:inst|clock_out ; 33.143 ; 33.143 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[5]  ; clock_and_mem_clock:inst|clock_out ; 32.967 ; 32.967 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[6]  ; clock_and_mem_clock:inst|clock_out ; 32.972 ; 32.972 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX2[*]   ; clock_and_mem_clock:inst|clock_out ; 33.524 ; 33.524 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[0]  ; clock_and_mem_clock:inst|clock_out ; 33.509 ; 33.509 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[1]  ; clock_and_mem_clock:inst|clock_out ; 33.419 ; 33.419 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[2]  ; clock_and_mem_clock:inst|clock_out ; 33.407 ; 33.407 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[3]  ; clock_and_mem_clock:inst|clock_out ; 33.415 ; 33.415 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[4]  ; clock_and_mem_clock:inst|clock_out ; 33.416 ; 33.416 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[5]  ; clock_and_mem_clock:inst|clock_out ; 33.524 ; 33.524 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[6]  ; clock_and_mem_clock:inst|clock_out ; 33.445 ; 33.445 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX3[*]   ; clock_and_mem_clock:inst|clock_out ; 35.938 ; 35.938 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[0]  ; clock_and_mem_clock:inst|clock_out ; 35.690 ; 35.690 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[1]  ; clock_and_mem_clock:inst|clock_out ; 35.683 ; 35.683 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[2]  ; clock_and_mem_clock:inst|clock_out ; 35.597 ; 35.597 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[3]  ; clock_and_mem_clock:inst|clock_out ; 35.924 ; 35.924 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[4]  ; clock_and_mem_clock:inst|clock_out ; 35.591 ; 35.591 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[5]  ; clock_and_mem_clock:inst|clock_out ; 35.938 ; 35.938 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[6]  ; clock_and_mem_clock:inst|clock_out ; 35.658 ; 35.658 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX4[*]   ; clock_and_mem_clock:inst|clock_out ; 34.595 ; 34.595 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[0]  ; clock_and_mem_clock:inst|clock_out ; 34.484 ; 34.484 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[1]  ; clock_and_mem_clock:inst|clock_out ; 34.476 ; 34.476 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[2]  ; clock_and_mem_clock:inst|clock_out ; 34.585 ; 34.585 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[3]  ; clock_and_mem_clock:inst|clock_out ; 34.485 ; 34.485 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[4]  ; clock_and_mem_clock:inst|clock_out ; 34.595 ; 34.595 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[5]  ; clock_and_mem_clock:inst|clock_out ; 34.489 ; 34.489 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[6]  ; clock_and_mem_clock:inst|clock_out ; 34.583 ; 34.583 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX5[*]   ; clock_and_mem_clock:inst|clock_out ; 35.656 ; 35.656 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[0]  ; clock_and_mem_clock:inst|clock_out ; 35.515 ; 35.515 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[1]  ; clock_and_mem_clock:inst|clock_out ; 35.468 ; 35.468 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[2]  ; clock_and_mem_clock:inst|clock_out ; 35.459 ; 35.459 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[3]  ; clock_and_mem_clock:inst|clock_out ; 35.606 ; 35.606 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[4]  ; clock_and_mem_clock:inst|clock_out ; 35.375 ; 35.375 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[5]  ; clock_and_mem_clock:inst|clock_out ; 35.607 ; 35.607 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[6]  ; clock_and_mem_clock:inst|clock_out ; 35.656 ; 35.656 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; HEX0[*]   ; clk                                ; 5.992 ; 5.992 ; Rise       ; clk                                ;
;  HEX0[0]  ; clk                                ; 6.059 ; 6.059 ; Rise       ; clk                                ;
;  HEX0[1]  ; clk                                ; 6.059 ; 6.059 ; Rise       ; clk                                ;
;  HEX0[2]  ; clk                                ; 5.992 ; 5.992 ; Rise       ; clk                                ;
;  HEX0[3]  ; clk                                ; 6.157 ; 6.157 ; Rise       ; clk                                ;
;  HEX0[4]  ; clk                                ; 6.173 ; 6.173 ; Rise       ; clk                                ;
;  HEX0[5]  ; clk                                ; 6.045 ; 6.045 ; Rise       ; clk                                ;
;  HEX0[6]  ; clk                                ; 6.056 ; 6.056 ; Rise       ; clk                                ;
; HEX1[*]   ; clk                                ; 6.581 ; 6.581 ; Rise       ; clk                                ;
;  HEX1[0]  ; clk                                ; 6.582 ; 6.582 ; Rise       ; clk                                ;
;  HEX1[1]  ; clk                                ; 6.696 ; 6.696 ; Rise       ; clk                                ;
;  HEX1[2]  ; clk                                ; 6.724 ; 6.724 ; Rise       ; clk                                ;
;  HEX1[3]  ; clk                                ; 6.585 ; 6.585 ; Rise       ; clk                                ;
;  HEX1[4]  ; clk                                ; 6.757 ; 6.757 ; Rise       ; clk                                ;
;  HEX1[5]  ; clk                                ; 6.581 ; 6.581 ; Rise       ; clk                                ;
;  HEX1[6]  ; clk                                ; 6.586 ; 6.586 ; Rise       ; clk                                ;
; HEX2[*]   ; clk                                ; 5.952 ; 5.952 ; Rise       ; clk                                ;
;  HEX2[0]  ; clk                                ; 6.050 ; 6.050 ; Rise       ; clk                                ;
;  HEX2[1]  ; clk                                ; 5.961 ; 5.961 ; Rise       ; clk                                ;
;  HEX2[2]  ; clk                                ; 5.952 ; 5.952 ; Rise       ; clk                                ;
;  HEX2[3]  ; clk                                ; 5.958 ; 5.958 ; Rise       ; clk                                ;
;  HEX2[4]  ; clk                                ; 5.953 ; 5.953 ; Rise       ; clk                                ;
;  HEX2[5]  ; clk                                ; 6.070 ; 6.070 ; Rise       ; clk                                ;
;  HEX2[6]  ; clk                                ; 5.987 ; 5.987 ; Rise       ; clk                                ;
; HEX3[*]   ; clk                                ; 6.482 ; 6.482 ; Rise       ; clk                                ;
;  HEX3[0]  ; clk                                ; 6.582 ; 6.582 ; Rise       ; clk                                ;
;  HEX3[1]  ; clk                                ; 6.574 ; 6.574 ; Rise       ; clk                                ;
;  HEX3[2]  ; clk                                ; 6.482 ; 6.482 ; Rise       ; clk                                ;
;  HEX3[3]  ; clk                                ; 6.712 ; 6.712 ; Rise       ; clk                                ;
;  HEX3[4]  ; clk                                ; 6.483 ; 6.483 ; Rise       ; clk                                ;
;  HEX3[5]  ; clk                                ; 6.726 ; 6.726 ; Rise       ; clk                                ;
;  HEX3[6]  ; clk                                ; 6.549 ; 6.549 ; Rise       ; clk                                ;
; HEX4[*]   ; clk                                ; 6.165 ; 6.165 ; Rise       ; clk                                ;
;  HEX4[0]  ; clk                                ; 6.165 ; 6.165 ; Rise       ; clk                                ;
;  HEX4[1]  ; clk                                ; 6.165 ; 6.165 ; Rise       ; clk                                ;
;  HEX4[2]  ; clk                                ; 6.270 ; 6.270 ; Rise       ; clk                                ;
;  HEX4[3]  ; clk                                ; 6.169 ; 6.169 ; Rise       ; clk                                ;
;  HEX4[4]  ; clk                                ; 6.278 ; 6.278 ; Rise       ; clk                                ;
;  HEX4[5]  ; clk                                ; 6.176 ; 6.176 ; Rise       ; clk                                ;
;  HEX4[6]  ; clk                                ; 6.271 ; 6.271 ; Rise       ; clk                                ;
; HEX5[*]   ; clk                                ; 6.289 ; 6.289 ; Rise       ; clk                                ;
;  HEX5[0]  ; clk                                ; 6.429 ; 6.429 ; Rise       ; clk                                ;
;  HEX5[1]  ; clk                                ; 6.379 ; 6.379 ; Rise       ; clk                                ;
;  HEX5[2]  ; clk                                ; 6.378 ; 6.378 ; Rise       ; clk                                ;
;  HEX5[3]  ; clk                                ; 6.520 ; 6.520 ; Rise       ; clk                                ;
;  HEX5[4]  ; clk                                ; 6.289 ; 6.289 ; Rise       ; clk                                ;
;  HEX5[5]  ; clk                                ; 6.521 ; 6.521 ; Rise       ; clk                                ;
;  HEX5[6]  ; clk                                ; 6.572 ; 6.572 ; Rise       ; clk                                ;
; HEX0[*]   ; clock_and_mem_clock:inst|clock_out ; 5.004 ; 5.004 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[0]  ; clock_and_mem_clock:inst|clock_out ; 5.071 ; 5.071 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[1]  ; clock_and_mem_clock:inst|clock_out ; 5.071 ; 5.071 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[2]  ; clock_and_mem_clock:inst|clock_out ; 5.004 ; 5.004 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[3]  ; clock_and_mem_clock:inst|clock_out ; 5.169 ; 5.169 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[4]  ; clock_and_mem_clock:inst|clock_out ; 5.185 ; 5.185 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[5]  ; clock_and_mem_clock:inst|clock_out ; 5.057 ; 5.057 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[6]  ; clock_and_mem_clock:inst|clock_out ; 5.068 ; 5.068 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX1[*]   ; clock_and_mem_clock:inst|clock_out ; 5.593 ; 5.593 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[0]  ; clock_and_mem_clock:inst|clock_out ; 5.594 ; 5.594 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[1]  ; clock_and_mem_clock:inst|clock_out ; 5.708 ; 5.708 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[2]  ; clock_and_mem_clock:inst|clock_out ; 5.736 ; 5.736 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[3]  ; clock_and_mem_clock:inst|clock_out ; 5.597 ; 5.597 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[4]  ; clock_and_mem_clock:inst|clock_out ; 5.769 ; 5.769 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[5]  ; clock_and_mem_clock:inst|clock_out ; 5.593 ; 5.593 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[6]  ; clock_and_mem_clock:inst|clock_out ; 5.598 ; 5.598 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX2[*]   ; clock_and_mem_clock:inst|clock_out ; 4.964 ; 4.964 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[0]  ; clock_and_mem_clock:inst|clock_out ; 5.062 ; 5.062 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[1]  ; clock_and_mem_clock:inst|clock_out ; 4.973 ; 4.973 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[2]  ; clock_and_mem_clock:inst|clock_out ; 4.964 ; 4.964 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[3]  ; clock_and_mem_clock:inst|clock_out ; 4.970 ; 4.970 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[4]  ; clock_and_mem_clock:inst|clock_out ; 4.965 ; 4.965 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[5]  ; clock_and_mem_clock:inst|clock_out ; 5.082 ; 5.082 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[6]  ; clock_and_mem_clock:inst|clock_out ; 4.999 ; 4.999 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX3[*]   ; clock_and_mem_clock:inst|clock_out ; 5.494 ; 5.494 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[0]  ; clock_and_mem_clock:inst|clock_out ; 5.594 ; 5.594 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[1]  ; clock_and_mem_clock:inst|clock_out ; 5.586 ; 5.586 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[2]  ; clock_and_mem_clock:inst|clock_out ; 5.494 ; 5.494 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[3]  ; clock_and_mem_clock:inst|clock_out ; 5.724 ; 5.724 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[4]  ; clock_and_mem_clock:inst|clock_out ; 5.495 ; 5.495 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[5]  ; clock_and_mem_clock:inst|clock_out ; 5.738 ; 5.738 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[6]  ; clock_and_mem_clock:inst|clock_out ; 5.561 ; 5.561 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX4[*]   ; clock_and_mem_clock:inst|clock_out ; 5.177 ; 5.177 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[0]  ; clock_and_mem_clock:inst|clock_out ; 5.177 ; 5.177 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[1]  ; clock_and_mem_clock:inst|clock_out ; 5.177 ; 5.177 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[2]  ; clock_and_mem_clock:inst|clock_out ; 5.282 ; 5.282 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[3]  ; clock_and_mem_clock:inst|clock_out ; 5.181 ; 5.181 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[4]  ; clock_and_mem_clock:inst|clock_out ; 5.290 ; 5.290 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[5]  ; clock_and_mem_clock:inst|clock_out ; 5.188 ; 5.188 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[6]  ; clock_and_mem_clock:inst|clock_out ; 5.283 ; 5.283 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX5[*]   ; clock_and_mem_clock:inst|clock_out ; 5.301 ; 5.301 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[0]  ; clock_and_mem_clock:inst|clock_out ; 5.441 ; 5.441 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[1]  ; clock_and_mem_clock:inst|clock_out ; 5.391 ; 5.391 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[2]  ; clock_and_mem_clock:inst|clock_out ; 5.390 ; 5.390 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[3]  ; clock_and_mem_clock:inst|clock_out ; 5.532 ; 5.532 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[4]  ; clock_and_mem_clock:inst|clock_out ; 5.301 ; 5.301 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[5]  ; clock_and_mem_clock:inst|clock_out ; 5.533 ; 5.533 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[6]  ; clock_and_mem_clock:inst|clock_out ; 5.584 ; 5.584 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                    ;
+-------------------------------------+------------+----------+----------+---------+---------------------+
; Clock                               ; Setup      ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+------------+----------+----------+---------+---------------------+
; Worst-case Slack                    ; -23.513    ; -2.642   ; N/A      ; N/A     ; -2.000              ;
;  clk                                ; -18.222    ; -2.642   ; N/A      ; N/A     ; -2.000              ;
;  clock_and_mem_clock:inst|clock_out ; -23.513    ; -0.830   ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS                     ; -26516.434 ; -224.629 ; 0.0      ; 0.0     ; -1880.374           ;
;  clk                                ; -2357.909  ; -201.885 ; N/A      ; N/A     ; -429.298            ;
;  clock_and_mem_clock:inst|clock_out ; -24158.525 ; -33.312  ; N/A      ; N/A     ; -1451.076           ;
+-------------------------------------+------------+----------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; SW0       ; clk                                ; 0.805 ; 0.805 ; Rise       ; clk                                ;
; SW1       ; clk                                ; 1.099 ; 1.099 ; Rise       ; clk                                ;
; SW2       ; clk                                ; 0.834 ; 0.834 ; Rise       ; clk                                ;
; SW3       ; clk                                ; 0.863 ; 0.863 ; Rise       ; clk                                ;
; SW4       ; clk                                ; 1.274 ; 1.274 ; Rise       ; clk                                ;
; SW5       ; clk                                ; 0.887 ; 0.887 ; Rise       ; clk                                ;
; SW6       ; clk                                ; 1.475 ; 1.475 ; Rise       ; clk                                ;
; SW7       ; clk                                ; 0.615 ; 0.615 ; Rise       ; clk                                ;
; SW8       ; clk                                ; 0.864 ; 0.864 ; Rise       ; clk                                ;
; SW9       ; clk                                ; 1.022 ; 1.022 ; Rise       ; clk                                ;
; SW0       ; clock_and_mem_clock:inst|clock_out ; 2.611 ; 2.611 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW1       ; clock_and_mem_clock:inst|clock_out ; 2.905 ; 2.905 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW2       ; clock_and_mem_clock:inst|clock_out ; 2.640 ; 2.640 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW3       ; clock_and_mem_clock:inst|clock_out ; 2.669 ; 2.669 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW4       ; clock_and_mem_clock:inst|clock_out ; 3.080 ; 3.080 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW5       ; clock_and_mem_clock:inst|clock_out ; 2.693 ; 2.693 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW6       ; clock_and_mem_clock:inst|clock_out ; 3.281 ; 3.281 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW7       ; clock_and_mem_clock:inst|clock_out ; 2.421 ; 2.421 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW8       ; clock_and_mem_clock:inst|clock_out ; 2.670 ; 2.670 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW9       ; clock_and_mem_clock:inst|clock_out ; 2.828 ; 2.828 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW0       ; clk                                ; -0.534 ; -0.534 ; Rise       ; clk                                ;
; SW1       ; clk                                ; -0.646 ; -0.646 ; Rise       ; clk                                ;
; SW2       ; clk                                ; -0.588 ; -0.588 ; Rise       ; clk                                ;
; SW3       ; clk                                ; -0.633 ; -0.633 ; Rise       ; clk                                ;
; SW4       ; clk                                ; -0.757 ; -0.757 ; Rise       ; clk                                ;
; SW5       ; clk                                ; -0.605 ; -0.605 ; Rise       ; clk                                ;
; SW6       ; clk                                ; -0.892 ; -0.892 ; Rise       ; clk                                ;
; SW7       ; clk                                ; -0.385 ; -0.385 ; Rise       ; clk                                ;
; SW8       ; clk                                ; -0.622 ; -0.622 ; Rise       ; clk                                ;
; SW9       ; clk                                ; -0.666 ; -0.666 ; Rise       ; clk                                ;
; SW0       ; clock_and_mem_clock:inst|clock_out ; -1.522 ; -1.522 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW1       ; clock_and_mem_clock:inst|clock_out ; -1.634 ; -1.634 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW2       ; clock_and_mem_clock:inst|clock_out ; -1.576 ; -1.576 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW3       ; clock_and_mem_clock:inst|clock_out ; -1.625 ; -1.625 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW4       ; clock_and_mem_clock:inst|clock_out ; -1.745 ; -1.745 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW5       ; clock_and_mem_clock:inst|clock_out ; -1.593 ; -1.593 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW6       ; clock_and_mem_clock:inst|clock_out ; -1.880 ; -1.880 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW7       ; clock_and_mem_clock:inst|clock_out ; -1.402 ; -1.402 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW8       ; clock_and_mem_clock:inst|clock_out ; -1.610 ; -1.610 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; SW9       ; clock_and_mem_clock:inst|clock_out ; -1.654 ; -1.654 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; HEX0[*]   ; clk                                ; 78.953 ; 78.953 ; Rise       ; clk                                ;
;  HEX0[0]  ; clk                                ; 78.706 ; 78.706 ; Rise       ; clk                                ;
;  HEX0[1]  ; clk                                ; 78.702 ; 78.702 ; Rise       ; clk                                ;
;  HEX0[2]  ; clk                                ; 78.714 ; 78.714 ; Rise       ; clk                                ;
;  HEX0[3]  ; clk                                ; 78.928 ; 78.928 ; Rise       ; clk                                ;
;  HEX0[4]  ; clk                                ; 78.953 ; 78.953 ; Rise       ; clk                                ;
;  HEX0[5]  ; clk                                ; 78.697 ; 78.697 ; Rise       ; clk                                ;
;  HEX0[6]  ; clk                                ; 78.712 ; 78.712 ; Rise       ; clk                                ;
; HEX1[*]   ; clk                                ; 77.210 ; 77.210 ; Rise       ; clk                                ;
;  HEX1[0]  ; clk                                ; 76.868 ; 76.868 ; Rise       ; clk                                ;
;  HEX1[1]  ; clk                                ; 77.132 ; 77.132 ; Rise       ; clk                                ;
;  HEX1[2]  ; clk                                ; 77.159 ; 77.159 ; Rise       ; clk                                ;
;  HEX1[3]  ; clk                                ; 76.870 ; 76.870 ; Rise       ; clk                                ;
;  HEX1[4]  ; clk                                ; 77.210 ; 77.210 ; Rise       ; clk                                ;
;  HEX1[5]  ; clk                                ; 76.863 ; 76.863 ; Rise       ; clk                                ;
;  HEX1[6]  ; clk                                ; 76.873 ; 76.873 ; Rise       ; clk                                ;
; HEX2[*]   ; clk                                ; 77.852 ; 77.852 ; Rise       ; clk                                ;
;  HEX2[0]  ; clk                                ; 77.826 ; 77.826 ; Rise       ; clk                                ;
;  HEX2[1]  ; clk                                ; 77.754 ; 77.754 ; Rise       ; clk                                ;
;  HEX2[2]  ; clk                                ; 77.603 ; 77.603 ; Rise       ; clk                                ;
;  HEX2[3]  ; clk                                ; 77.737 ; 77.737 ; Rise       ; clk                                ;
;  HEX2[4]  ; clk                                ; 77.634 ; 77.634 ; Rise       ; clk                                ;
;  HEX2[5]  ; clk                                ; 77.852 ; 77.852 ; Rise       ; clk                                ;
;  HEX2[6]  ; clk                                ; 77.787 ; 77.787 ; Rise       ; clk                                ;
; HEX3[*]   ; clk                                ; 83.175 ; 83.175 ; Rise       ; clk                                ;
;  HEX3[0]  ; clk                                ; 82.665 ; 82.665 ; Rise       ; clk                                ;
;  HEX3[1]  ; clk                                ; 82.661 ; 82.661 ; Rise       ; clk                                ;
;  HEX3[2]  ; clk                                ; 82.444 ; 82.444 ; Rise       ; clk                                ;
;  HEX3[3]  ; clk                                ; 83.154 ; 83.154 ; Rise       ; clk                                ;
;  HEX3[4]  ; clk                                ; 82.446 ; 82.446 ; Rise       ; clk                                ;
;  HEX3[5]  ; clk                                ; 83.175 ; 83.175 ; Rise       ; clk                                ;
;  HEX3[6]  ; clk                                ; 82.740 ; 82.740 ; Rise       ; clk                                ;
; HEX4[*]   ; clk                                ; 80.330 ; 80.330 ; Rise       ; clk                                ;
;  HEX4[0]  ; clk                                ; 80.091 ; 80.091 ; Rise       ; clk                                ;
;  HEX4[1]  ; clk                                ; 80.090 ; 80.090 ; Rise       ; clk                                ;
;  HEX4[2]  ; clk                                ; 80.322 ; 80.322 ; Rise       ; clk                                ;
;  HEX4[3]  ; clk                                ; 80.091 ; 80.091 ; Rise       ; clk                                ;
;  HEX4[4]  ; clk                                ; 80.330 ; 80.330 ; Rise       ; clk                                ;
;  HEX4[5]  ; clk                                ; 80.102 ; 80.102 ; Rise       ; clk                                ;
;  HEX4[6]  ; clk                                ; 80.320 ; 80.320 ; Rise       ; clk                                ;
; HEX5[*]   ; clk                                ; 82.252 ; 82.252 ; Rise       ; clk                                ;
;  HEX5[0]  ; clk                                ; 81.897 ; 81.897 ; Rise       ; clk                                ;
;  HEX5[1]  ; clk                                ; 81.817 ; 81.817 ; Rise       ; clk                                ;
;  HEX5[2]  ; clk                                ; 81.803 ; 81.803 ; Rise       ; clk                                ;
;  HEX5[3]  ; clk                                ; 82.114 ; 82.114 ; Rise       ; clk                                ;
;  HEX5[4]  ; clk                                ; 81.623 ; 81.623 ; Rise       ; clk                                ;
;  HEX5[5]  ; clk                                ; 82.114 ; 82.114 ; Rise       ; clk                                ;
;  HEX5[6]  ; clk                                ; 82.252 ; 82.252 ; Rise       ; clk                                ;
; HEX0[*]   ; clock_and_mem_clock:inst|clock_out ; 77.147 ; 77.147 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[0]  ; clock_and_mem_clock:inst|clock_out ; 76.900 ; 76.900 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[1]  ; clock_and_mem_clock:inst|clock_out ; 76.896 ; 76.896 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[2]  ; clock_and_mem_clock:inst|clock_out ; 76.908 ; 76.908 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[3]  ; clock_and_mem_clock:inst|clock_out ; 77.122 ; 77.122 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[4]  ; clock_and_mem_clock:inst|clock_out ; 77.147 ; 77.147 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[5]  ; clock_and_mem_clock:inst|clock_out ; 76.891 ; 76.891 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[6]  ; clock_and_mem_clock:inst|clock_out ; 76.906 ; 76.906 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX1[*]   ; clock_and_mem_clock:inst|clock_out ; 75.404 ; 75.404 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[0]  ; clock_and_mem_clock:inst|clock_out ; 75.062 ; 75.062 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[1]  ; clock_and_mem_clock:inst|clock_out ; 75.326 ; 75.326 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[2]  ; clock_and_mem_clock:inst|clock_out ; 75.353 ; 75.353 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[3]  ; clock_and_mem_clock:inst|clock_out ; 75.064 ; 75.064 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[4]  ; clock_and_mem_clock:inst|clock_out ; 75.404 ; 75.404 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[5]  ; clock_and_mem_clock:inst|clock_out ; 75.057 ; 75.057 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[6]  ; clock_and_mem_clock:inst|clock_out ; 75.067 ; 75.067 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX2[*]   ; clock_and_mem_clock:inst|clock_out ; 76.046 ; 76.046 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[0]  ; clock_and_mem_clock:inst|clock_out ; 76.020 ; 76.020 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[1]  ; clock_and_mem_clock:inst|clock_out ; 75.948 ; 75.948 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[2]  ; clock_and_mem_clock:inst|clock_out ; 75.797 ; 75.797 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[3]  ; clock_and_mem_clock:inst|clock_out ; 75.931 ; 75.931 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[4]  ; clock_and_mem_clock:inst|clock_out ; 75.828 ; 75.828 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[5]  ; clock_and_mem_clock:inst|clock_out ; 76.046 ; 76.046 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[6]  ; clock_and_mem_clock:inst|clock_out ; 75.981 ; 75.981 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX3[*]   ; clock_and_mem_clock:inst|clock_out ; 81.369 ; 81.369 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[0]  ; clock_and_mem_clock:inst|clock_out ; 80.859 ; 80.859 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[1]  ; clock_and_mem_clock:inst|clock_out ; 80.855 ; 80.855 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[2]  ; clock_and_mem_clock:inst|clock_out ; 80.638 ; 80.638 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[3]  ; clock_and_mem_clock:inst|clock_out ; 81.348 ; 81.348 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[4]  ; clock_and_mem_clock:inst|clock_out ; 80.640 ; 80.640 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[5]  ; clock_and_mem_clock:inst|clock_out ; 81.369 ; 81.369 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[6]  ; clock_and_mem_clock:inst|clock_out ; 80.934 ; 80.934 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX4[*]   ; clock_and_mem_clock:inst|clock_out ; 78.524 ; 78.524 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[0]  ; clock_and_mem_clock:inst|clock_out ; 78.285 ; 78.285 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[1]  ; clock_and_mem_clock:inst|clock_out ; 78.284 ; 78.284 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[2]  ; clock_and_mem_clock:inst|clock_out ; 78.516 ; 78.516 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[3]  ; clock_and_mem_clock:inst|clock_out ; 78.285 ; 78.285 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[4]  ; clock_and_mem_clock:inst|clock_out ; 78.524 ; 78.524 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[5]  ; clock_and_mem_clock:inst|clock_out ; 78.296 ; 78.296 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[6]  ; clock_and_mem_clock:inst|clock_out ; 78.514 ; 78.514 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX5[*]   ; clock_and_mem_clock:inst|clock_out ; 80.446 ; 80.446 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[0]  ; clock_and_mem_clock:inst|clock_out ; 80.091 ; 80.091 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[1]  ; clock_and_mem_clock:inst|clock_out ; 80.011 ; 80.011 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[2]  ; clock_and_mem_clock:inst|clock_out ; 79.997 ; 79.997 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[3]  ; clock_and_mem_clock:inst|clock_out ; 80.308 ; 80.308 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[4]  ; clock_and_mem_clock:inst|clock_out ; 79.817 ; 79.817 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[5]  ; clock_and_mem_clock:inst|clock_out ; 80.308 ; 80.308 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[6]  ; clock_and_mem_clock:inst|clock_out ; 80.446 ; 80.446 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; HEX0[*]   ; clk                                ; 5.992 ; 5.992 ; Rise       ; clk                                ;
;  HEX0[0]  ; clk                                ; 6.059 ; 6.059 ; Rise       ; clk                                ;
;  HEX0[1]  ; clk                                ; 6.059 ; 6.059 ; Rise       ; clk                                ;
;  HEX0[2]  ; clk                                ; 5.992 ; 5.992 ; Rise       ; clk                                ;
;  HEX0[3]  ; clk                                ; 6.157 ; 6.157 ; Rise       ; clk                                ;
;  HEX0[4]  ; clk                                ; 6.173 ; 6.173 ; Rise       ; clk                                ;
;  HEX0[5]  ; clk                                ; 6.045 ; 6.045 ; Rise       ; clk                                ;
;  HEX0[6]  ; clk                                ; 6.056 ; 6.056 ; Rise       ; clk                                ;
; HEX1[*]   ; clk                                ; 6.581 ; 6.581 ; Rise       ; clk                                ;
;  HEX1[0]  ; clk                                ; 6.582 ; 6.582 ; Rise       ; clk                                ;
;  HEX1[1]  ; clk                                ; 6.696 ; 6.696 ; Rise       ; clk                                ;
;  HEX1[2]  ; clk                                ; 6.724 ; 6.724 ; Rise       ; clk                                ;
;  HEX1[3]  ; clk                                ; 6.585 ; 6.585 ; Rise       ; clk                                ;
;  HEX1[4]  ; clk                                ; 6.757 ; 6.757 ; Rise       ; clk                                ;
;  HEX1[5]  ; clk                                ; 6.581 ; 6.581 ; Rise       ; clk                                ;
;  HEX1[6]  ; clk                                ; 6.586 ; 6.586 ; Rise       ; clk                                ;
; HEX2[*]   ; clk                                ; 5.952 ; 5.952 ; Rise       ; clk                                ;
;  HEX2[0]  ; clk                                ; 6.050 ; 6.050 ; Rise       ; clk                                ;
;  HEX2[1]  ; clk                                ; 5.961 ; 5.961 ; Rise       ; clk                                ;
;  HEX2[2]  ; clk                                ; 5.952 ; 5.952 ; Rise       ; clk                                ;
;  HEX2[3]  ; clk                                ; 5.958 ; 5.958 ; Rise       ; clk                                ;
;  HEX2[4]  ; clk                                ; 5.953 ; 5.953 ; Rise       ; clk                                ;
;  HEX2[5]  ; clk                                ; 6.070 ; 6.070 ; Rise       ; clk                                ;
;  HEX2[6]  ; clk                                ; 5.987 ; 5.987 ; Rise       ; clk                                ;
; HEX3[*]   ; clk                                ; 6.482 ; 6.482 ; Rise       ; clk                                ;
;  HEX3[0]  ; clk                                ; 6.582 ; 6.582 ; Rise       ; clk                                ;
;  HEX3[1]  ; clk                                ; 6.574 ; 6.574 ; Rise       ; clk                                ;
;  HEX3[2]  ; clk                                ; 6.482 ; 6.482 ; Rise       ; clk                                ;
;  HEX3[3]  ; clk                                ; 6.712 ; 6.712 ; Rise       ; clk                                ;
;  HEX3[4]  ; clk                                ; 6.483 ; 6.483 ; Rise       ; clk                                ;
;  HEX3[5]  ; clk                                ; 6.726 ; 6.726 ; Rise       ; clk                                ;
;  HEX3[6]  ; clk                                ; 6.549 ; 6.549 ; Rise       ; clk                                ;
; HEX4[*]   ; clk                                ; 6.165 ; 6.165 ; Rise       ; clk                                ;
;  HEX4[0]  ; clk                                ; 6.165 ; 6.165 ; Rise       ; clk                                ;
;  HEX4[1]  ; clk                                ; 6.165 ; 6.165 ; Rise       ; clk                                ;
;  HEX4[2]  ; clk                                ; 6.270 ; 6.270 ; Rise       ; clk                                ;
;  HEX4[3]  ; clk                                ; 6.169 ; 6.169 ; Rise       ; clk                                ;
;  HEX4[4]  ; clk                                ; 6.278 ; 6.278 ; Rise       ; clk                                ;
;  HEX4[5]  ; clk                                ; 6.176 ; 6.176 ; Rise       ; clk                                ;
;  HEX4[6]  ; clk                                ; 6.271 ; 6.271 ; Rise       ; clk                                ;
; HEX5[*]   ; clk                                ; 6.289 ; 6.289 ; Rise       ; clk                                ;
;  HEX5[0]  ; clk                                ; 6.429 ; 6.429 ; Rise       ; clk                                ;
;  HEX5[1]  ; clk                                ; 6.379 ; 6.379 ; Rise       ; clk                                ;
;  HEX5[2]  ; clk                                ; 6.378 ; 6.378 ; Rise       ; clk                                ;
;  HEX5[3]  ; clk                                ; 6.520 ; 6.520 ; Rise       ; clk                                ;
;  HEX5[4]  ; clk                                ; 6.289 ; 6.289 ; Rise       ; clk                                ;
;  HEX5[5]  ; clk                                ; 6.521 ; 6.521 ; Rise       ; clk                                ;
;  HEX5[6]  ; clk                                ; 6.572 ; 6.572 ; Rise       ; clk                                ;
; HEX0[*]   ; clock_and_mem_clock:inst|clock_out ; 5.004 ; 5.004 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[0]  ; clock_and_mem_clock:inst|clock_out ; 5.071 ; 5.071 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[1]  ; clock_and_mem_clock:inst|clock_out ; 5.071 ; 5.071 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[2]  ; clock_and_mem_clock:inst|clock_out ; 5.004 ; 5.004 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[3]  ; clock_and_mem_clock:inst|clock_out ; 5.169 ; 5.169 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[4]  ; clock_and_mem_clock:inst|clock_out ; 5.185 ; 5.185 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[5]  ; clock_and_mem_clock:inst|clock_out ; 5.057 ; 5.057 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX0[6]  ; clock_and_mem_clock:inst|clock_out ; 5.068 ; 5.068 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX1[*]   ; clock_and_mem_clock:inst|clock_out ; 5.593 ; 5.593 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[0]  ; clock_and_mem_clock:inst|clock_out ; 5.594 ; 5.594 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[1]  ; clock_and_mem_clock:inst|clock_out ; 5.708 ; 5.708 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[2]  ; clock_and_mem_clock:inst|clock_out ; 5.736 ; 5.736 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[3]  ; clock_and_mem_clock:inst|clock_out ; 5.597 ; 5.597 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[4]  ; clock_and_mem_clock:inst|clock_out ; 5.769 ; 5.769 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[5]  ; clock_and_mem_clock:inst|clock_out ; 5.593 ; 5.593 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX1[6]  ; clock_and_mem_clock:inst|clock_out ; 5.598 ; 5.598 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX2[*]   ; clock_and_mem_clock:inst|clock_out ; 4.964 ; 4.964 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[0]  ; clock_and_mem_clock:inst|clock_out ; 5.062 ; 5.062 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[1]  ; clock_and_mem_clock:inst|clock_out ; 4.973 ; 4.973 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[2]  ; clock_and_mem_clock:inst|clock_out ; 4.964 ; 4.964 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[3]  ; clock_and_mem_clock:inst|clock_out ; 4.970 ; 4.970 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[4]  ; clock_and_mem_clock:inst|clock_out ; 4.965 ; 4.965 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[5]  ; clock_and_mem_clock:inst|clock_out ; 5.082 ; 5.082 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX2[6]  ; clock_and_mem_clock:inst|clock_out ; 4.999 ; 4.999 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX3[*]   ; clock_and_mem_clock:inst|clock_out ; 5.494 ; 5.494 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[0]  ; clock_and_mem_clock:inst|clock_out ; 5.594 ; 5.594 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[1]  ; clock_and_mem_clock:inst|clock_out ; 5.586 ; 5.586 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[2]  ; clock_and_mem_clock:inst|clock_out ; 5.494 ; 5.494 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[3]  ; clock_and_mem_clock:inst|clock_out ; 5.724 ; 5.724 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[4]  ; clock_and_mem_clock:inst|clock_out ; 5.495 ; 5.495 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[5]  ; clock_and_mem_clock:inst|clock_out ; 5.738 ; 5.738 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX3[6]  ; clock_and_mem_clock:inst|clock_out ; 5.561 ; 5.561 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX4[*]   ; clock_and_mem_clock:inst|clock_out ; 5.177 ; 5.177 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[0]  ; clock_and_mem_clock:inst|clock_out ; 5.177 ; 5.177 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[1]  ; clock_and_mem_clock:inst|clock_out ; 5.177 ; 5.177 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[2]  ; clock_and_mem_clock:inst|clock_out ; 5.282 ; 5.282 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[3]  ; clock_and_mem_clock:inst|clock_out ; 5.181 ; 5.181 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[4]  ; clock_and_mem_clock:inst|clock_out ; 5.290 ; 5.290 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[5]  ; clock_and_mem_clock:inst|clock_out ; 5.188 ; 5.188 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX4[6]  ; clock_and_mem_clock:inst|clock_out ; 5.283 ; 5.283 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
; HEX5[*]   ; clock_and_mem_clock:inst|clock_out ; 5.301 ; 5.301 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[0]  ; clock_and_mem_clock:inst|clock_out ; 5.441 ; 5.441 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[1]  ; clock_and_mem_clock:inst|clock_out ; 5.391 ; 5.391 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[2]  ; clock_and_mem_clock:inst|clock_out ; 5.390 ; 5.390 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[3]  ; clock_and_mem_clock:inst|clock_out ; 5.532 ; 5.532 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[4]  ; clock_and_mem_clock:inst|clock_out ; 5.301 ; 5.301 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[5]  ; clock_and_mem_clock:inst|clock_out ; 5.533 ; 5.533 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
;  HEX5[6]  ; clock_and_mem_clock:inst|clock_out ; 5.584 ; 5.584 ; Fall       ; clock_and_mem_clock:inst|clock_out ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+------------------------------------+------------------------------------+-----------+-----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths  ; FR Paths  ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+-----------+-----------+----------+----------+
; clk                                ; clk                                ; 32        ; 51970068  ; 0        ; 0        ;
; clock_and_mem_clock:inst|clock_out ; clk                                ; 56479489  ; 131       ; 6        ; 0        ;
; clk                                ; clock_and_mem_clock:inst|clock_out ; 6262      ; 477315774 ; 32       ; 51970068 ;
; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 517906188 ; 6262      ; 56479488 ; 130      ;
+------------------------------------+------------------------------------+-----------+-----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+------------------------------------+------------------------------------+-----------+-----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths  ; FR Paths  ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+-----------+-----------+----------+----------+
; clk                                ; clk                                ; 32        ; 51970068  ; 0        ; 0        ;
; clock_and_mem_clock:inst|clock_out ; clk                                ; 56479489  ; 131       ; 6        ; 0        ;
; clk                                ; clock_and_mem_clock:inst|clock_out ; 6262      ; 477315774 ; 32       ; 51970068 ;
; clock_and_mem_clock:inst|clock_out ; clock_and_mem_clock:inst|clock_out ; 517906188 ; 6262      ; 56479488 ; 130      ;
+------------------------------------+------------------------------------+-----------+-----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 1034  ; 1034 ;
; Unconstrained Output Ports      ; 42    ; 42   ;
; Unconstrained Output Port Paths ; 1323  ; 1323 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Fri May 22 16:46:34 2020
Info: Command: quartus_sta cpu_io -c cpu_io
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cpu_io.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name clock_and_mem_clock:inst|clock_out clock_and_mem_clock:inst|clock_out
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -23.513
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -23.513    -24158.525 clock_and_mem_clock:inst|clock_out 
    Info (332119):   -18.222     -2357.909 clk 
Info (332146): Worst-case hold slack is -2.642
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.642      -201.885 clk 
    Info (332119):    -0.830       -22.744 clock_and_mem_clock:inst|clock_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1451.076 clock_and_mem_clock:inst|clock_out 
    Info (332119):    -2.000      -429.298 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -10.987
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -10.987    -11406.799 clock_and_mem_clock:inst|clock_out 
    Info (332119):    -8.588     -1131.824 clk 
Info (332146): Worst-case hold slack is -1.714
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.714      -131.583 clk 
    Info (332119):    -0.726       -33.312 clock_and_mem_clock:inst|clock_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1451.076 clock_and_mem_clock:inst|clock_out 
    Info (332119):    -2.000      -429.298 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4613 megabytes
    Info: Processing ended: Fri May 22 16:46:37 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


