--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml uart_top.twx uart_top.ncd -o uart_top.twr uart_top.pcf
-ucf uart.ucf

Design file:              uart_top.ncd
Physical constraint file: uart_top.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 27 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7395 paths analyzed, 915 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.592ns.
--------------------------------------------------------------------------------

Paths for end point uart_controller_instance/uart_receiver_instance/c_brg_21 (SLICE_X58Y91.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_controller_instance/uart_transmitter_instance/reg_rst (FF)
  Destination:          uart_controller_instance/uart_receiver_instance/c_brg_21 (FF)
  Requirement:          18.518ns
  Data Path Delay:      4.711ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.587 - 0.637)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 18.518ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_controller_instance/uart_transmitter_instance/reg_rst to uart_controller_instance/uart_receiver_instance/c_brg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.AQ      Tcko                  0.430   uart_controller_instance/uart_transmitter_instance/reg_rst
                                                       uart_controller_instance/uart_transmitter_instance/reg_rst
    SLICE_X57Y86.C3      net (fanout=13)       2.396   uart_controller_instance/uart_transmitter_instance/reg_rst
    SLICE_X57Y86.C       Tilo                  0.259   uart_controller_instance/uart_receiver_instance/cr_brg
                                                       uart_controller_instance/uart_receiver_instance/reg_rst_cr_brg_OR_1_o1
    SLICE_X58Y91.SR      net (fanout=8)        1.197   uart_controller_instance/uart_receiver_instance/reg_rst_cr_brg_OR_1_o
    SLICE_X58Y91.CLK     Tsrck                 0.429   uart_controller_instance/uart_receiver_instance/c_brg<23>
                                                       uart_controller_instance/uart_receiver_instance/c_brg_21
    -------------------------------------------------  ---------------------------
    Total                                      4.711ns (1.118ns logic, 3.593ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_controller_instance/uart_receiver_instance/cr_brg (FF)
  Destination:          uart_controller_instance/uart_receiver_instance/c_brg_21 (FF)
  Requirement:          18.518ns
  Data Path Delay:      2.725ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.292 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 18.518ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_controller_instance/uart_receiver_instance/cr_brg to uart_controller_instance/uart_receiver_instance/c_brg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y86.AQ      Tcko                  0.430   uart_controller_instance/uart_receiver_instance/cr_brg
                                                       uart_controller_instance/uart_receiver_instance/cr_brg
    SLICE_X57Y86.C5      net (fanout=4)        0.410   uart_controller_instance/uart_receiver_instance/cr_brg
    SLICE_X57Y86.C       Tilo                  0.259   uart_controller_instance/uart_receiver_instance/cr_brg
                                                       uart_controller_instance/uart_receiver_instance/reg_rst_cr_brg_OR_1_o1
    SLICE_X58Y91.SR      net (fanout=8)        1.197   uart_controller_instance/uart_receiver_instance/reg_rst_cr_brg_OR_1_o
    SLICE_X58Y91.CLK     Tsrck                 0.429   uart_controller_instance/uart_receiver_instance/c_brg<23>
                                                       uart_controller_instance/uart_receiver_instance/c_brg_21
    -------------------------------------------------  ---------------------------
    Total                                      2.725ns (1.118ns logic, 1.607ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point uart_controller_instance/uart_receiver_instance/c_brg_20 (SLICE_X58Y91.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_controller_instance/uart_transmitter_instance/reg_rst (FF)
  Destination:          uart_controller_instance/uart_receiver_instance/c_brg_20 (FF)
  Requirement:          18.518ns
  Data Path Delay:      4.700ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.587 - 0.637)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 18.518ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_controller_instance/uart_transmitter_instance/reg_rst to uart_controller_instance/uart_receiver_instance/c_brg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.AQ      Tcko                  0.430   uart_controller_instance/uart_transmitter_instance/reg_rst
                                                       uart_controller_instance/uart_transmitter_instance/reg_rst
    SLICE_X57Y86.C3      net (fanout=13)       2.396   uart_controller_instance/uart_transmitter_instance/reg_rst
    SLICE_X57Y86.C       Tilo                  0.259   uart_controller_instance/uart_receiver_instance/cr_brg
                                                       uart_controller_instance/uart_receiver_instance/reg_rst_cr_brg_OR_1_o1
    SLICE_X58Y91.SR      net (fanout=8)        1.197   uart_controller_instance/uart_receiver_instance/reg_rst_cr_brg_OR_1_o
    SLICE_X58Y91.CLK     Tsrck                 0.418   uart_controller_instance/uart_receiver_instance/c_brg<23>
                                                       uart_controller_instance/uart_receiver_instance/c_brg_20
    -------------------------------------------------  ---------------------------
    Total                                      4.700ns (1.107ns logic, 3.593ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_controller_instance/uart_receiver_instance/cr_brg (FF)
  Destination:          uart_controller_instance/uart_receiver_instance/c_brg_20 (FF)
  Requirement:          18.518ns
  Data Path Delay:      2.714ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.292 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 18.518ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_controller_instance/uart_receiver_instance/cr_brg to uart_controller_instance/uart_receiver_instance/c_brg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y86.AQ      Tcko                  0.430   uart_controller_instance/uart_receiver_instance/cr_brg
                                                       uart_controller_instance/uart_receiver_instance/cr_brg
    SLICE_X57Y86.C5      net (fanout=4)        0.410   uart_controller_instance/uart_receiver_instance/cr_brg
    SLICE_X57Y86.C       Tilo                  0.259   uart_controller_instance/uart_receiver_instance/cr_brg
                                                       uart_controller_instance/uart_receiver_instance/reg_rst_cr_brg_OR_1_o1
    SLICE_X58Y91.SR      net (fanout=8)        1.197   uart_controller_instance/uart_receiver_instance/reg_rst_cr_brg_OR_1_o
    SLICE_X58Y91.CLK     Tsrck                 0.418   uart_controller_instance/uart_receiver_instance/c_brg<23>
                                                       uart_controller_instance/uart_receiver_instance/c_brg_20
    -------------------------------------------------  ---------------------------
    Total                                      2.714ns (1.107ns logic, 1.607ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point uart_controller_instance/uart_receiver_instance/c_brg_22 (SLICE_X58Y91.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_controller_instance/uart_transmitter_instance/reg_rst (FF)
  Destination:          uart_controller_instance/uart_receiver_instance/c_brg_22 (FF)
  Requirement:          18.518ns
  Data Path Delay:      4.677ns (Levels of Logic = 1)
  Clock Path Skew:      -0.050ns (0.587 - 0.637)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 18.518ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_controller_instance/uart_transmitter_instance/reg_rst to uart_controller_instance/uart_receiver_instance/c_brg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.AQ      Tcko                  0.430   uart_controller_instance/uart_transmitter_instance/reg_rst
                                                       uart_controller_instance/uart_transmitter_instance/reg_rst
    SLICE_X57Y86.C3      net (fanout=13)       2.396   uart_controller_instance/uart_transmitter_instance/reg_rst
    SLICE_X57Y86.C       Tilo                  0.259   uart_controller_instance/uart_receiver_instance/cr_brg
                                                       uart_controller_instance/uart_receiver_instance/reg_rst_cr_brg_OR_1_o1
    SLICE_X58Y91.SR      net (fanout=8)        1.197   uart_controller_instance/uart_receiver_instance/reg_rst_cr_brg_OR_1_o
    SLICE_X58Y91.CLK     Tsrck                 0.395   uart_controller_instance/uart_receiver_instance/c_brg<23>
                                                       uart_controller_instance/uart_receiver_instance/c_brg_22
    -------------------------------------------------  ---------------------------
    Total                                      4.677ns (1.084ns logic, 3.593ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               uart_controller_instance/uart_receiver_instance/cr_brg (FF)
  Destination:          uart_controller_instance/uart_receiver_instance/c_brg_22 (FF)
  Requirement:          18.518ns
  Data Path Delay:      2.691ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.292 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 18.518ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: uart_controller_instance/uart_receiver_instance/cr_brg to uart_controller_instance/uart_receiver_instance/c_brg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y86.AQ      Tcko                  0.430   uart_controller_instance/uart_receiver_instance/cr_brg
                                                       uart_controller_instance/uart_receiver_instance/cr_brg
    SLICE_X57Y86.C5      net (fanout=4)        0.410   uart_controller_instance/uart_receiver_instance/cr_brg
    SLICE_X57Y86.C       Tilo                  0.259   uart_controller_instance/uart_receiver_instance/cr_brg
                                                       uart_controller_instance/uart_receiver_instance/reg_rst_cr_brg_OR_1_o1
    SLICE_X58Y91.SR      net (fanout=8)        1.197   uart_controller_instance/uart_receiver_instance/reg_rst_cr_brg_OR_1_o
    SLICE_X58Y91.CLK     Tsrck                 0.395   uart_controller_instance/uart_receiver_instance/c_brg<23>
                                                       uart_controller_instance/uart_receiver_instance/c_brg_22
    -------------------------------------------------  ---------------------------
    Total                                      2.691ns (1.084ns logic, 1.607ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 27 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_controller_instance/uart_transmitter_instance/reg_d_in_2 (SLICE_X50Y85.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_dr_out_2 (FF)
  Destination:          uart_controller_instance/uart_transmitter_instance/reg_d_in_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.036 - 0.034)
  Source Clock:         clk_BUFGP rising at 37.037ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_dr_out_2 to uart_controller_instance/uart_transmitter_instance/reg_d_in_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y85.CQ      Tcko                  0.198   s_dr_out<3>
                                                       s_dr_out_2
    SLICE_X50Y85.CX      net (fanout=1)        0.137   s_dr_out<2>
    SLICE_X50Y85.CLK     Tckdi       (-Th)    -0.048   uart_controller_instance/uart_transmitter_instance/reg_d_in<3>
                                                       uart_controller_instance/uart_transmitter_instance/reg_d_in_2
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.246ns logic, 0.137ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Paths for end point uart_controller_instance/uart_transmitter_instance/nextState_0 (SLICE_X42Y83.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_controller_instance/uart_transmitter_instance/nextState_0 (FF)
  Destination:          uart_controller_instance/uart_transmitter_instance/nextState_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 37.037ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_controller_instance/uart_transmitter_instance/nextState_0 to uart_controller_instance/uart_transmitter_instance/nextState_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y83.DQ      Tcko                  0.200   uart_controller_instance/uart_transmitter_instance/nextState<0>
                                                       uart_controller_instance/uart_transmitter_instance/nextState_0
    SLICE_X42Y83.D6      net (fanout=2)        0.026   uart_controller_instance/uart_transmitter_instance/nextState<0>
    SLICE_X42Y83.CLK     Tah         (-Th)    -0.190   uart_controller_instance/uart_transmitter_instance/nextState<0>
                                                       uart_controller_instance/uart_transmitter_instance/Mmux_currentState[1]_X_7_o_wide_mux_20_OUT11
                                                       uart_controller_instance/uart_transmitter_instance/nextState_0
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point uart_controller_instance/uart_transmitter_instance/shift_reg_4 (SLICE_X49Y84.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_controller_instance/uart_transmitter_instance/shift_reg_4 (FF)
  Destination:          uart_controller_instance/uart_transmitter_instance/shift_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.437ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 37.037ns
  Destination Clock:    clk_BUFGP rising at 37.037ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_controller_instance/uart_transmitter_instance/shift_reg_4 to uart_controller_instance/uart_transmitter_instance/shift_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y84.AQ      Tcko                  0.198   uart_controller_instance/uart_transmitter_instance/shift_reg<7>
                                                       uart_controller_instance/uart_transmitter_instance/shift_reg_4
    SLICE_X49Y84.A6      net (fanout=2)        0.024   uart_controller_instance/uart_transmitter_instance/shift_reg<4>
    SLICE_X49Y84.CLK     Tah         (-Th)    -0.215   uart_controller_instance/uart_transmitter_instance/shift_reg<7>
                                                       uart_controller_instance/uart_transmitter_instance/mux411
                                                       uart_controller_instance/uart_transmitter_instance/shift_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.437ns (0.413ns logic, 0.024ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 27 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 34.371ns (period - min period limit)
  Period: 37.037ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 36.557ns (period - (min high pulse limit / (high pulse / period)))
  Period: 37.037ns
  High pulse: 18.518ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: uart_controller_instance/uart_receiver_instance/shift_reg<3>/SR
  Logical resource: uart_controller_instance/uart_receiver_instance/shift_reg_0/SR
  Location pin: SLICE_X52Y85.SR
  Clock network: uart_controller_instance/uart_receiver_instance/reg_rst_inv
--------------------------------------------------------------------------------
Slack: 36.557ns (period - (min high pulse limit / (high pulse / period)))
  Period: 37.037ns
  High pulse: 18.518ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: uart_controller_instance/uart_receiver_instance/shift_reg<3>/SR
  Logical resource: uart_controller_instance/uart_receiver_instance/shift_reg_1/SR
  Location pin: SLICE_X52Y85.SR
  Clock network: uart_controller_instance/uart_receiver_instance/reg_rst_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_TO_uart_controller_instanceuart_transmitter_instancec_conv_31_LD = MAXDELAY  
       TO TIMEGRP         
"TO_uart_controller_instanceuart_transmitter_instancec_conv_31_LD"         
TS_sys_clk_pin DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.889ns.
--------------------------------------------------------------------------------

Paths for end point uart_controller_instance/uart_transmitter_instance/c_conv_31_LD (SLICE_X39Y88.CLK), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  33.148ns (requirement - data path)
  Source:               uart_controller_instance/uart_transmitter_instance/reg_rst (FF)
  Destination:          uart_controller_instance/uart_transmitter_instance/c_conv_31_LD (LATCH)
  Requirement:          37.037ns
  Data Path Delay:      3.889ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: uart_controller_instance/uart_transmitter_instance/reg_rst to uart_controller_instance/uart_transmitter_instance/c_conv_31_LD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.AQ      Tcko                  0.430   uart_controller_instance/uart_transmitter_instance/reg_rst
                                                       uart_controller_instance/uart_transmitter_instance/reg_rst
    SLICE_X50Y85.A4      net (fanout=13)       1.747   uart_controller_instance/uart_transmitter_instance/reg_rst
    SLICE_X50Y85.A       Tilo                  0.235   uart_controller_instance/uart_transmitter_instance/reg_d_in<3>
                                                       uart_controller_instance/uart_transmitter_instance/reg_rst_inv1_INV_0
    SLICE_X39Y88.CLK     net (fanout=23)       1.477   uart_controller_instance/uart_receiver_instance/reg_rst_inv
    -------------------------------------------------  ---------------------------
    Total                                      3.889ns (0.665ns logic, 3.224ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_uart_controller_instanceuart_transmitter_instancec_conv_31_LD = MAXDELAY         TO TIMEGRP         "TO_uart_controller_instanceuart_transmitter_instancec_conv_31_LD"         TS_sys_clk_pin DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point uart_controller_instance/uart_transmitter_instance/c_conv_31_LD (SLICE_X39Y88.CLK), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   2.061ns (data path)
  Source:               uart_controller_instance/uart_transmitter_instance/reg_rst (FF)
  Destination:          uart_controller_instance/uart_transmitter_instance/c_conv_31_LD (LATCH)
  Data Path Delay:      2.061ns (Levels of Logic = 1)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Minimum Data Path at Fast Process Corner: uart_controller_instance/uart_transmitter_instance/reg_rst to uart_controller_instance/uart_transmitter_instance/c_conv_31_LD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y72.AQ      Tcko                  0.198   uart_controller_instance/uart_transmitter_instance/reg_rst
                                                       uart_controller_instance/uart_transmitter_instance/reg_rst
    SLICE_X50Y85.A4      net (fanout=13)       0.909   uart_controller_instance/uart_transmitter_instance/reg_rst
    SLICE_X50Y85.A       Tilo                  0.142   uart_controller_instance/uart_transmitter_instance/reg_d_in<3>
                                                       uart_controller_instance/uart_transmitter_instance/reg_rst_inv1_INV_0
    SLICE_X39Y88.CLK     net (fanout=23)       0.812   uart_controller_instance/uart_receiver_instance/reg_rst_inv
    -------------------------------------------------  ---------------------------
    Total                                      2.061ns (0.340ns logic, 1.721ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     37.037ns|      9.592ns|      3.889ns|            0|            0|         7395|            1|
| TS_TO_uart_controller_instance|     37.037ns|      3.889ns|          N/A|            0|            0|            1|            0|
| uart_transmitter_instancec_con|             |             |             |             |             |             |             |
| v_31_LD                       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.368|    4.725|    4.796|    4.166|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7396 paths, 0 nets, and 945 connections

Design statistics:
   Minimum period:   9.592ns{1}   (Maximum frequency: 104.254MHz)
   Maximum path delay from/to any node:   3.889ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Apr 08 18:49:15 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4636 MB



