//(I)Verilog code for logic gates
module all_logic_gates(a,b,y1,y2,y3,y4,y5,y6,y7); //ports to module

input a,b;
output y1,y2,y3,y4,y5,y6,y7;
// data flow model for all logic gates
assign y1=a&b; // AND gate 
assign y2=a|b; // OR gate 
assign y3=~a; // NOT gate 
assign y4=~(a&b); // NAND gate 
assign y5=~(a|b); // NOR gate 
assign y6=a^b; // XOR gate 
assign y7=~(a^b); // XNOR gate
endmodule

//(II)Verilog code for ADDERS


