|mips
clock => pc[0].CLK
clock => pc[1].CLK
clock => pc[2].CLK
clock => pc[3].CLK
clock => pc[4].CLK
clock => pc[5].CLK
clock => pc[6].CLK
clock => pc[7].CLK
clock => pc[8].CLK
clock => pc[9].CLK
clock => pc[10].CLK
clock => pc[11].CLK
clock => pc[12].CLK
clock => pc[13].CLK
clock => pc[14].CLK
clock => pc[15].CLK
clock => pc[16].CLK
clock => pc[17].CLK
clock => pc[18].CLK
clock => pc[19].CLK
clock => pc[20].CLK
clock => pc[21].CLK
clock => pc[22].CLK
clock => pc[23].CLK
clock => pc[24].CLK
clock => pc[25].CLK
clock => pc[26].CLK
clock => pc[27].CLK
clock => pc[28].CLK
clock => pc[29].CLK
clock => pc[30].CLK
clock => pc[31].CLK


|mips|instruction_block:ib
instruction[0] <= instructionMemory.DATAOUT
instruction[1] <= instructionMemory.DATAOUT1
instruction[2] <= instructionMemory.DATAOUT2
instruction[3] <= instructionMemory.DATAOUT3
instruction[4] <= instructionMemory.DATAOUT4
instruction[5] <= instructionMemory.DATAOUT5
instruction[6] <= instructionMemory.DATAOUT6
instruction[7] <= instructionMemory.DATAOUT7
instruction[8] <= instructionMemory.DATAOUT8
instruction[9] <= instructionMemory.DATAOUT9
instruction[10] <= instructionMemory.DATAOUT10
instruction[11] <= instructionMemory.DATAOUT11
instruction[12] <= instructionMemory.DATAOUT12
instruction[13] <= instructionMemory.DATAOUT13
instruction[14] <= instructionMemory.DATAOUT14
instruction[15] <= instructionMemory.DATAOUT15
instruction[16] <= instructionMemory.DATAOUT16
instruction[17] <= instructionMemory.DATAOUT17
instruction[18] <= instructionMemory.DATAOUT18
instruction[19] <= instructionMemory.DATAOUT19
instruction[20] <= instructionMemory.DATAOUT20
instruction[21] <= instructionMemory.DATAOUT21
instruction[22] <= instructionMemory.DATAOUT22
instruction[23] <= instructionMemory.DATAOUT23
instruction[24] <= instructionMemory.DATAOUT24
instruction[25] <= instructionMemory.DATAOUT25
instruction[26] <= instructionMemory.DATAOUT26
instruction[27] <= instructionMemory.DATAOUT27
instruction[28] <= instructionMemory.DATAOUT28
instruction[29] <= instructionMemory.DATAOUT29
instruction[30] <= instructionMemory.DATAOUT30
instruction[31] <= instructionMemory.DATAOUT31
pc[0] => ~NO_FANOUT~
pc[1] => ~NO_FANOUT~
pc[2] => instructionMemory.RADDR
pc[3] => instructionMemory.RADDR1
pc[4] => instructionMemory.RADDR2
pc[5] => instructionMemory.RADDR3
pc[6] => instructionMemory.RADDR4
pc[7] => ~NO_FANOUT~
pc[8] => ~NO_FANOUT~
pc[9] => ~NO_FANOUT~
pc[10] => ~NO_FANOUT~
pc[11] => ~NO_FANOUT~
pc[12] => ~NO_FANOUT~
pc[13] => ~NO_FANOUT~
pc[14] => ~NO_FANOUT~
pc[15] => ~NO_FANOUT~
pc[16] => ~NO_FANOUT~
pc[17] => ~NO_FANOUT~
pc[18] => ~NO_FANOUT~
pc[19] => ~NO_FANOUT~
pc[20] => ~NO_FANOUT~
pc[21] => ~NO_FANOUT~
pc[22] => ~NO_FANOUT~
pc[23] => ~NO_FANOUT~
pc[24] => ~NO_FANOUT~
pc[25] => ~NO_FANOUT~
pc[26] => ~NO_FANOUT~
pc[27] => ~NO_FANOUT~
pc[28] => ~NO_FANOUT~
pc[29] => ~NO_FANOUT~
pc[30] => ~NO_FANOUT~
pc[31] => ~NO_FANOUT~


|mips|control_unit:cu
regDst <= isR_type.DB_MAX_OUTPUT_PORT_TYPE
branch <= isBranch.DB_MAX_OUTPUT_PORT_TYPE
memRead <= isMemRead.DB_MAX_OUTPUT_PORT_TYPE
memWrite <= isMemWrite.DB_MAX_OUTPUT_PORT_TYPE
ALUop[0] <= bit0Aluop.DB_MAX_OUTPUT_PORT_TYPE
ALUop[1] <= bit1Aluop.DB_MAX_OUTPUT_PORT_TYPE
ALUop[2] <= bit2Aluop.DB_MAX_OUTPUT_PORT_TYPE
ALUsrc <= isALUsrc.DB_MAX_OUTPUT_PORT_TYPE
regWrite <= isRegWrite.DB_MAX_OUTPUT_PORT_TYPE
jump <= isJump.DB_MAX_OUTPUT_PORT_TYPE
byteOperations <= isByteOperation.DB_MAX_OUTPUT_PORT_TYPE
move <= isMove.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] => isRri.IN0
opcode[0] => isBeq.IN0
opcode[0] => isBne.IN0
opcode[0] => isSlti.IN0
opcode[0] => isLb.IN0
opcode[0] => isSb.IN0
opcode[0] => isSubi.IN0
opcode[0] => isJal.IN0
opcode[0] => isAddi.IN0
opcode[0] => isAndi.IN0
opcode[0] => isLw.IN0
opcode[0] => isSw.IN0
opcode[0] => isR_type.IN0
opcode[0] => isJ.IN0
opcode[0] => isMove.IN0
opcode[1] => isAddi.IN1
opcode[1] => isBeq.IN1
opcode[1] => isBne.IN1
opcode[1] => isSlti.IN1
opcode[1] => isSubi.IN1
opcode[1] => isAndi.IN1
opcode[1] => isRri.IN1
opcode[1] => isLw.IN1
opcode[1] => isSw.IN1
opcode[1] => isLb.IN1
opcode[1] => isSb.IN1
opcode[1] => isR_type.IN1
opcode[1] => isJ.IN1
opcode[1] => isJal.IN1
opcode[1] => isMove.IN1
opcode[2] => isAndi.IN2
opcode[2] => isRri.IN2
opcode[2] => isBne.IN2
opcode[2] => isSlti.IN2
opcode[2] => isAddi.IN2
opcode[2] => isBeq.IN2
opcode[2] => isLw.IN2
opcode[2] => isSw.IN2
opcode[2] => isLb.IN2
opcode[2] => isSb.IN2
opcode[2] => isR_type.IN2
opcode[2] => isSubi.IN2
opcode[2] => isJ.IN2
opcode[2] => isJal.IN2
opcode[2] => isMove.IN2
opcode[3] => isLw.IN3
opcode[3] => isLb.IN3
opcode[3] => isJ.IN3
opcode[3] => isJal.IN3
opcode[3] => isAddi.IN3
opcode[3] => isAndi.IN3
opcode[3] => isRri.IN3
opcode[3] => isBeq.IN3
opcode[3] => isBne.IN3
opcode[3] => isSlti.IN3
opcode[3] => isSw.IN3
opcode[3] => isSb.IN3
opcode[3] => isR_type.IN3
opcode[3] => isSubi.IN3
opcode[3] => isMove.IN3
opcode[4] => isSw.IN4
opcode[4] => isSb.IN4
opcode[4] => isJ.IN4
opcode[4] => isJal.IN4
opcode[4] => isAddi.IN4
opcode[4] => isAndi.IN4
opcode[4] => isRri.IN4
opcode[4] => isBeq.IN4
opcode[4] => isBne.IN4
opcode[4] => isSlti.IN4
opcode[4] => isLw.IN4
opcode[4] => isLb.IN4
opcode[4] => isR_type.IN4
opcode[4] => isSubi.IN4
opcode[4] => isMove.IN4
opcode[5] => isBeq.IN5
opcode[5] => isBne.IN5
opcode[5] => isJ.IN5
opcode[5] => isJal.IN5
opcode[5] => isMove.IN5
opcode[5] => isAddi.IN5
opcode[5] => isAndi.IN5
opcode[5] => isRri.IN5
opcode[5] => isSlti.IN5
opcode[5] => isLw.IN5
opcode[5] => isSw.IN5
opcode[5] => isLb.IN5
opcode[5] => isSb.IN5
opcode[5] => isR_type.IN5
opcode[5] => isSubi.IN5


|mips|register_block:rb
read_data1[0] <= registers.DATAOUT
read_data1[1] <= registers.DATAOUT1
read_data1[2] <= registers.DATAOUT2
read_data1[3] <= registers.DATAOUT3
read_data1[4] <= registers.DATAOUT4
read_data1[5] <= registers.DATAOUT5
read_data1[6] <= registers.DATAOUT6
read_data1[7] <= registers.DATAOUT7
read_data1[8] <= registers.DATAOUT8
read_data1[9] <= registers.DATAOUT9
read_data1[10] <= registers.DATAOUT10
read_data1[11] <= registers.DATAOUT11
read_data1[12] <= registers.DATAOUT12
read_data1[13] <= registers.DATAOUT13
read_data1[14] <= registers.DATAOUT14
read_data1[15] <= registers.DATAOUT15
read_data1[16] <= registers.DATAOUT16
read_data1[17] <= registers.DATAOUT17
read_data1[18] <= registers.DATAOUT18
read_data1[19] <= registers.DATAOUT19
read_data1[20] <= registers.DATAOUT20
read_data1[21] <= registers.DATAOUT21
read_data1[22] <= registers.DATAOUT22
read_data1[23] <= registers.DATAOUT23
read_data1[24] <= registers.DATAOUT24
read_data1[25] <= registers.DATAOUT25
read_data1[26] <= registers.DATAOUT26
read_data1[27] <= registers.DATAOUT27
read_data1[28] <= registers.DATAOUT28
read_data1[29] <= registers.DATAOUT29
read_data1[30] <= registers.DATAOUT30
read_data1[31] <= registers.DATAOUT31
read_data2[0] <= registers.PORTBDATAOUT
read_data2[1] <= registers.PORTBDATAOUT1
read_data2[2] <= registers.PORTBDATAOUT2
read_data2[3] <= registers.PORTBDATAOUT3
read_data2[4] <= registers.PORTBDATAOUT4
read_data2[5] <= registers.PORTBDATAOUT5
read_data2[6] <= registers.PORTBDATAOUT6
read_data2[7] <= registers.PORTBDATAOUT7
read_data2[8] <= registers.PORTBDATAOUT8
read_data2[9] <= registers.PORTBDATAOUT9
read_data2[10] <= registers.PORTBDATAOUT10
read_data2[11] <= registers.PORTBDATAOUT11
read_data2[12] <= registers.PORTBDATAOUT12
read_data2[13] <= registers.PORTBDATAOUT13
read_data2[14] <= registers.PORTBDATAOUT14
read_data2[15] <= registers.PORTBDATAOUT15
read_data2[16] <= registers.PORTBDATAOUT16
read_data2[17] <= registers.PORTBDATAOUT17
read_data2[18] <= registers.PORTBDATAOUT18
read_data2[19] <= registers.PORTBDATAOUT19
read_data2[20] <= registers.PORTBDATAOUT20
read_data2[21] <= registers.PORTBDATAOUT21
read_data2[22] <= registers.PORTBDATAOUT22
read_data2[23] <= registers.PORTBDATAOUT23
read_data2[24] <= registers.PORTBDATAOUT24
read_data2[25] <= registers.PORTBDATAOUT25
read_data2[26] <= registers.PORTBDATAOUT26
read_data2[27] <= registers.PORTBDATAOUT27
read_data2[28] <= registers.PORTBDATAOUT28
read_data2[29] <= registers.PORTBDATAOUT29
read_data2[30] <= registers.PORTBDATAOUT30
read_data2[31] <= registers.PORTBDATAOUT31
byteOperations => registers.data_a[31].OUTPUTSELECT
byteOperations => registers.data_a[30].OUTPUTSELECT
byteOperations => registers.data_a[29].OUTPUTSELECT
byteOperations => registers.data_a[28].OUTPUTSELECT
byteOperations => registers.data_a[27].OUTPUTSELECT
byteOperations => registers.data_a[26].OUTPUTSELECT
byteOperations => registers.data_a[25].OUTPUTSELECT
byteOperations => registers.data_a[24].OUTPUTSELECT
byteOperations => registers.data_a[23].OUTPUTSELECT
byteOperations => registers.data_a[22].OUTPUTSELECT
byteOperations => registers.data_a[21].OUTPUTSELECT
byteOperations => registers.data_a[20].OUTPUTSELECT
byteOperations => registers.data_a[19].OUTPUTSELECT
byteOperations => registers.data_a[18].OUTPUTSELECT
byteOperations => registers.data_a[17].OUTPUTSELECT
byteOperations => registers.data_a[16].OUTPUTSELECT
byteOperations => registers.data_a[15].OUTPUTSELECT
byteOperations => registers.data_a[14].OUTPUTSELECT
byteOperations => registers.data_a[13].OUTPUTSELECT
byteOperations => registers.data_a[12].OUTPUTSELECT
byteOperations => registers.data_a[11].OUTPUTSELECT
byteOperations => registers.data_a[10].OUTPUTSELECT
byteOperations => registers.data_a[9].OUTPUTSELECT
byteOperations => registers.data_a[8].OUTPUTSELECT
write_data[0] => registers.DATAIN
write_data[1] => registers.DATAIN1
write_data[2] => registers.DATAIN2
write_data[3] => registers.DATAIN3
write_data[4] => registers.DATAIN4
write_data[5] => registers.DATAIN5
write_data[6] => registers.DATAIN6
write_data[7] => registers.DATAIN7
write_data[8] => registers.data_a[8].DATAA
write_data[9] => registers.data_a[9].DATAA
write_data[10] => registers.data_a[10].DATAA
write_data[11] => registers.data_a[11].DATAA
write_data[12] => registers.data_a[12].DATAA
write_data[13] => registers.data_a[13].DATAA
write_data[14] => registers.data_a[14].DATAA
write_data[15] => registers.data_a[15].DATAA
write_data[16] => registers.data_a[16].DATAA
write_data[17] => registers.data_a[17].DATAA
write_data[18] => registers.data_a[18].DATAA
write_data[19] => registers.data_a[19].DATAA
write_data[20] => registers.data_a[20].DATAA
write_data[21] => registers.data_a[21].DATAA
write_data[22] => registers.data_a[22].DATAA
write_data[23] => registers.data_a[23].DATAA
write_data[24] => registers.data_a[24].DATAA
write_data[25] => registers.data_a[25].DATAA
write_data[26] => registers.data_a[26].DATAA
write_data[27] => registers.data_a[27].DATAA
write_data[28] => registers.data_a[28].DATAA
write_data[29] => registers.data_a[29].DATAA
write_data[30] => registers.data_a[30].DATAA
write_data[31] => registers.data_a[31].DATAA
read_reg1[0] => registers.RADDR
read_reg1[1] => registers.RADDR1
read_reg1[2] => registers.RADDR2
read_reg1[3] => registers.RADDR3
read_reg1[4] => registers.RADDR4
read_reg2[0] => registers.PORTBRADDR
read_reg2[1] => registers.PORTBRADDR1
read_reg2[2] => registers.PORTBRADDR2
read_reg2[3] => registers.PORTBRADDR3
read_reg2[4] => registers.PORTBRADDR4
write_reg[0] => registers.WADDR
write_reg[1] => registers.WADDR1
write_reg[2] => registers.WADDR2
write_reg[3] => registers.WADDR3
write_reg[4] => registers.WADDR4
regWrite => registers.WE


|mips|sign_extend:se
sign_ext_imm[0] <= imm[0].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[1] <= imm[1].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[2] <= imm[2].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[3] <= imm[3].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[4] <= imm[4].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[5] <= imm[5].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[6] <= imm[6].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[7] <= imm[7].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[8] <= imm[8].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[9] <= imm[9].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[10] <= imm[10].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[11] <= imm[11].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[12] <= imm[12].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[13] <= imm[13].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[14] <= imm[14].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[15] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[16] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[17] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[18] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[19] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[20] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[21] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[22] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[23] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[24] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[25] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[26] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[27] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[28] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[29] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[30] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
sign_ext_imm[31] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
imm[0] => sign_ext_imm[0].DATAIN
imm[1] => sign_ext_imm[1].DATAIN
imm[2] => sign_ext_imm[2].DATAIN
imm[3] => sign_ext_imm[3].DATAIN
imm[4] => sign_ext_imm[4].DATAIN
imm[5] => sign_ext_imm[5].DATAIN
imm[6] => sign_ext_imm[6].DATAIN
imm[7] => sign_ext_imm[7].DATAIN
imm[8] => sign_ext_imm[8].DATAIN
imm[9] => sign_ext_imm[9].DATAIN
imm[10] => sign_ext_imm[10].DATAIN
imm[11] => sign_ext_imm[11].DATAIN
imm[12] => sign_ext_imm[12].DATAIN
imm[13] => sign_ext_imm[13].DATAIN
imm[14] => sign_ext_imm[14].DATAIN
imm[15] => sign_ext_imm[31].DATAIN
imm[15] => sign_ext_imm[30].DATAIN
imm[15] => sign_ext_imm[29].DATAIN
imm[15] => sign_ext_imm[28].DATAIN
imm[15] => sign_ext_imm[27].DATAIN
imm[15] => sign_ext_imm[26].DATAIN
imm[15] => sign_ext_imm[25].DATAIN
imm[15] => sign_ext_imm[24].DATAIN
imm[15] => sign_ext_imm[23].DATAIN
imm[15] => sign_ext_imm[22].DATAIN
imm[15] => sign_ext_imm[21].DATAIN
imm[15] => sign_ext_imm[20].DATAIN
imm[15] => sign_ext_imm[19].DATAIN
imm[15] => sign_ext_imm[18].DATAIN
imm[15] => sign_ext_imm[17].DATAIN
imm[15] => sign_ext_imm[16].DATAIN
imm[15] => sign_ext_imm[15].DATAIN


|mips|alu_control:au
alu_ctr[0] <= orOperatation.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[1] <= subOperatation.DB_MAX_OUTPUT_PORT_TYPE
alu_ctr[2] <= andOperatation.DB_MAX_OUTPUT_PORT_TYPE
function_code[0] => isOr.IN0
function_code[0] => isSub.IN0
function_code[0] => isAdd.IN0
function_code[0] => isAnd.IN0
function_code[1] => isAdd.IN1
function_code[1] => isSub.IN1
function_code[1] => isOr.IN1
function_code[1] => isAnd.IN1
function_code[2] => isOr.IN2
function_code[2] => isAnd.IN2
function_code[2] => isAdd.IN2
function_code[2] => isSub.IN2
function_code[3] => isOr.IN3
function_code[3] => isAdd.IN3
function_code[3] => isSub.IN3
function_code[3] => isAnd.IN3
function_code[4] => isOr.IN4
function_code[4] => isAdd.IN4
function_code[4] => isSub.IN4
function_code[4] => isAnd.IN4
function_code[5] => isOr.IN5
function_code[5] => isAdd.IN5
function_code[5] => isSub.IN5
function_code[5] => isAnd.IN5
ALUop[0] => isOri.IN0
ALUop[0] => isAddi.IN0
ALUop[0] => isAndi.IN0
ALUop[0] => isSubi.IN0
ALUop[1] => isSubi.IN1
ALUop[1] => isAndi.IN1
ALUop[1] => isOri.IN1
ALUop[1] => isAddi.IN1
ALUop[2] => isAddi.IN2
ALUop[2] => isSubi.IN2
ALUop[2] => isAndi.IN2
ALUop[2] => isOri.IN2


|mips|alu:alu1
alu_result[0] <= mux_8x1:mux.port0
alu_result[1] <= mux_8x1:mux.port0
alu_result[2] <= mux_8x1:mux.port0
alu_result[3] <= mux_8x1:mux.port0
alu_result[4] <= mux_8x1:mux.port0
alu_result[5] <= mux_8x1:mux.port0
alu_result[6] <= mux_8x1:mux.port0
alu_result[7] <= mux_8x1:mux.port0
alu_result[8] <= mux_8x1:mux.port0
alu_result[9] <= mux_8x1:mux.port0
alu_result[10] <= mux_8x1:mux.port0
alu_result[11] <= mux_8x1:mux.port0
alu_result[12] <= mux_8x1:mux.port0
alu_result[13] <= mux_8x1:mux.port0
alu_result[14] <= mux_8x1:mux.port0
alu_result[15] <= mux_8x1:mux.port0
alu_result[16] <= mux_8x1:mux.port0
alu_result[17] <= mux_8x1:mux.port0
alu_result[18] <= mux_8x1:mux.port0
alu_result[19] <= mux_8x1:mux.port0
alu_result[20] <= mux_8x1:mux.port0
alu_result[21] <= mux_8x1:mux.port0
alu_result[22] <= mux_8x1:mux.port0
alu_result[23] <= mux_8x1:mux.port0
alu_result[24] <= mux_8x1:mux.port0
alu_result[25] <= mux_8x1:mux.port0
alu_result[26] <= mux_8x1:mux.port0
alu_result[27] <= mux_8x1:mux.port0
alu_result[28] <= mux_8x1:mux.port0
alu_result[29] <= mux_8x1:mux.port0
alu_result[30] <= mux_8x1:mux.port0
alu_result[31] <= mux_8x1:mux.port0
zero_bit <= zerobit_32bit:zerobit32.port0
alu_src1[0] => alu_src1[0].IN5
alu_src1[1] => alu_src1[1].IN5
alu_src1[2] => alu_src1[2].IN5
alu_src1[3] => alu_src1[3].IN5
alu_src1[4] => alu_src1[4].IN5
alu_src1[5] => alu_src1[5].IN5
alu_src1[6] => alu_src1[6].IN5
alu_src1[7] => alu_src1[7].IN5
alu_src1[8] => alu_src1[8].IN5
alu_src1[9] => alu_src1[9].IN5
alu_src1[10] => alu_src1[10].IN5
alu_src1[11] => alu_src1[11].IN5
alu_src1[12] => alu_src1[12].IN5
alu_src1[13] => alu_src1[13].IN5
alu_src1[14] => alu_src1[14].IN5
alu_src1[15] => alu_src1[15].IN5
alu_src1[16] => alu_src1[16].IN5
alu_src1[17] => alu_src1[17].IN5
alu_src1[18] => alu_src1[18].IN5
alu_src1[19] => alu_src1[19].IN5
alu_src1[20] => alu_src1[20].IN5
alu_src1[21] => alu_src1[21].IN5
alu_src1[22] => alu_src1[22].IN5
alu_src1[23] => alu_src1[23].IN5
alu_src1[24] => alu_src1[24].IN5
alu_src1[25] => alu_src1[25].IN5
alu_src1[26] => alu_src1[26].IN5
alu_src1[27] => alu_src1[27].IN5
alu_src1[28] => alu_src1[28].IN5
alu_src1[29] => alu_src1[29].IN5
alu_src1[30] => alu_src1[30].IN5
alu_src1[31] => alu_src1[31].IN5
alu_src2[0] => alu_src2[0].IN5
alu_src2[1] => alu_src2[1].IN5
alu_src2[2] => alu_src2[2].IN5
alu_src2[3] => alu_src2[3].IN5
alu_src2[4] => alu_src2[4].IN5
alu_src2[5] => alu_src2[5].IN5
alu_src2[6] => alu_src2[6].IN5
alu_src2[7] => alu_src2[7].IN5
alu_src2[8] => alu_src2[8].IN5
alu_src2[9] => alu_src2[9].IN5
alu_src2[10] => alu_src2[10].IN5
alu_src2[11] => alu_src2[11].IN5
alu_src2[12] => alu_src2[12].IN5
alu_src2[13] => alu_src2[13].IN5
alu_src2[14] => alu_src2[14].IN5
alu_src2[15] => alu_src2[15].IN5
alu_src2[16] => alu_src2[16].IN5
alu_src2[17] => alu_src2[17].IN5
alu_src2[18] => alu_src2[18].IN5
alu_src2[19] => alu_src2[19].IN5
alu_src2[20] => alu_src2[20].IN5
alu_src2[21] => alu_src2[21].IN5
alu_src2[22] => alu_src2[22].IN5
alu_src2[23] => alu_src2[23].IN5
alu_src2[24] => alu_src2[24].IN5
alu_src2[25] => alu_src2[25].IN5
alu_src2[26] => alu_src2[26].IN5
alu_src2[27] => alu_src2[27].IN5
alu_src2[28] => alu_src2[28].IN5
alu_src2[29] => alu_src2[29].IN5
alu_src2[30] => alu_src2[30].IN5
alu_src2[31] => alu_src2[31].IN5
alu_ctr[0] => alu_ctr[0].IN1
alu_ctr[1] => alu_ctr[1].IN1
alu_ctr[2] => alu_ctr[2].IN1


|mips|alu:alu1|and_32bit:and32
result[0] <= and_1bit:and0.port0
result[1] <= and_1bit:and1.port0
result[2] <= and_1bit:and2.port0
result[3] <= and_1bit:and3.port0
result[4] <= and_1bit:and4.port0
result[5] <= and_1bit:and5.port0
result[6] <= and_1bit:and6.port0
result[7] <= and_1bit:and7.port0
result[8] <= and_1bit:and8.port0
result[9] <= and_1bit:and9.port0
result[10] <= and_1bit:and10.port0
result[11] <= and_1bit:and11.port0
result[12] <= and_1bit:and12.port0
result[13] <= and_1bit:and13.port0
result[14] <= and_1bit:and14.port0
result[15] <= and_1bit:and15.port0
result[16] <= and_1bit:and16.port0
result[17] <= and_1bit:and17.port0
result[18] <= and_1bit:and18.port0
result[19] <= and_1bit:and19.port0
result[20] <= and_1bit:and20.port0
result[21] <= and_1bit:and21.port0
result[22] <= and_1bit:and22.port0
result[23] <= and_1bit:and23.port0
result[24] <= and_1bit:and24.port0
result[25] <= and_1bit:and25.port0
result[26] <= and_1bit:and26.port0
result[27] <= and_1bit:and27.port0
result[28] <= and_1bit:and28.port0
result[29] <= and_1bit:and29.port0
result[30] <= and_1bit:and30.port0
result[31] <= and_1bit:and31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and0
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|and_32bit:and32|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|or_32bit:or32
result[0] <= or_1bit:or0.port0
result[1] <= or_1bit:or1.port0
result[2] <= or_1bit:or2.port0
result[3] <= or_1bit:or3.port0
result[4] <= or_1bit:or4.port0
result[5] <= or_1bit:or5.port0
result[6] <= or_1bit:or6.port0
result[7] <= or_1bit:or7.port0
result[8] <= or_1bit:or8.port0
result[9] <= or_1bit:or9.port0
result[10] <= or_1bit:or10.port0
result[11] <= or_1bit:or11.port0
result[12] <= or_1bit:or12.port0
result[13] <= or_1bit:or13.port0
result[14] <= or_1bit:or14.port0
result[15] <= or_1bit:or15.port0
result[16] <= or_1bit:or16.port0
result[17] <= or_1bit:or17.port0
result[18] <= or_1bit:or18.port0
result[19] <= or_1bit:or19.port0
result[20] <= or_1bit:or20.port0
result[21] <= or_1bit:or21.port0
result[22] <= or_1bit:or22.port0
result[23] <= or_1bit:or23.port0
result[24] <= or_1bit:or24.port0
result[25] <= or_1bit:or25.port0
result[26] <= or_1bit:or26.port0
result[27] <= or_1bit:or27.port0
result[28] <= or_1bit:or28.port0
result[29] <= or_1bit:or29.port0
result[30] <= or_1bit:or30.port0
result[31] <= or_1bit:or31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or0
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or2
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or3
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or4
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or5
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or6
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or7
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or8
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or9
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or10
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or11
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or12
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or13
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or14
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or15
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or16
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or17
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or18
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or19
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or20
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or21
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or22
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or23
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or24
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or25
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or26
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or27
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or28
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or29
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or30
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|or_32bit:or32|or_1bit:or31
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32
sub[0] <= fulladder_cla_32bit:fa1.port0
sub[1] <= fulladder_cla_32bit:fa1.port0
sub[2] <= fulladder_cla_32bit:fa1.port0
sub[3] <= fulladder_cla_32bit:fa1.port0
sub[4] <= fulladder_cla_32bit:fa1.port0
sub[5] <= fulladder_cla_32bit:fa1.port0
sub[6] <= fulladder_cla_32bit:fa1.port0
sub[7] <= fulladder_cla_32bit:fa1.port0
sub[8] <= fulladder_cla_32bit:fa1.port0
sub[9] <= fulladder_cla_32bit:fa1.port0
sub[10] <= fulladder_cla_32bit:fa1.port0
sub[11] <= fulladder_cla_32bit:fa1.port0
sub[12] <= fulladder_cla_32bit:fa1.port0
sub[13] <= fulladder_cla_32bit:fa1.port0
sub[14] <= fulladder_cla_32bit:fa1.port0
sub[15] <= fulladder_cla_32bit:fa1.port0
sub[16] <= fulladder_cla_32bit:fa1.port0
sub[17] <= fulladder_cla_32bit:fa1.port0
sub[18] <= fulladder_cla_32bit:fa1.port0
sub[19] <= fulladder_cla_32bit:fa1.port0
sub[20] <= fulladder_cla_32bit:fa1.port0
sub[21] <= fulladder_cla_32bit:fa1.port0
sub[22] <= fulladder_cla_32bit:fa1.port0
sub[23] <= fulladder_cla_32bit:fa1.port0
sub[24] <= fulladder_cla_32bit:fa1.port0
sub[25] <= fulladder_cla_32bit:fa1.port0
sub[26] <= fulladder_cla_32bit:fa1.port0
sub[27] <= fulladder_cla_32bit:fa1.port0
sub[28] <= fulladder_cla_32bit:fa1.port0
sub[29] <= fulladder_cla_32bit:fa1.port0
sub[30] <= fulladder_cla_32bit:fa1.port0
sub[31] <= fulladder_cla_32bit:fa1.port0
c_out <= fulladder_cla_32bit:fa1.port1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => ~NO_FANOUT~


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32
result[0] <= not_1bit:not0.port0
result[1] <= not_1bit:not1.port0
result[2] <= not_1bit:not2.port0
result[3] <= not_1bit:not3.port0
result[4] <= not_1bit:not4.port0
result[5] <= not_1bit:not5.port0
result[6] <= not_1bit:not6.port0
result[7] <= not_1bit:not7.port0
result[8] <= not_1bit:not8.port0
result[9] <= not_1bit:not9.port0
result[10] <= not_1bit:not10.port0
result[11] <= not_1bit:not11.port0
result[12] <= not_1bit:not12.port0
result[13] <= not_1bit:not13.port0
result[14] <= not_1bit:not14.port0
result[15] <= not_1bit:not15.port0
result[16] <= not_1bit:not16.port0
result[17] <= not_1bit:not17.port0
result[18] <= not_1bit:not18.port0
result[19] <= not_1bit:not19.port0
result[20] <= not_1bit:not20.port0
result[21] <= not_1bit:not21.port0
result[22] <= not_1bit:not22.port0
result[23] <= not_1bit:not23.port0
result[24] <= not_1bit:not24.port0
result[25] <= not_1bit:not25.port0
result[26] <= not_1bit:not26.port0
result[27] <= not_1bit:not27.port0
result[28] <= not_1bit:not28.port0
result[29] <= not_1bit:not29.port0
result[30] <= not_1bit:not30.port0
result[31] <= not_1bit:not31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not0
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not1
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not2
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not3
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not4
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not5
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not6
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not7
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not8
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not9
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not10
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not11
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not12
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not13
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not14
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not15
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not16
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not17
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not18
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not19
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not20
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not21
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not22
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not23
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not24
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not25
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not26
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not27
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not28
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not29
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not30
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|not_32bit:not32|not_1bit:not31
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1
sum[0] <= fulladder_cla_4bit:fa0.port0
sum[1] <= fulladder_cla_4bit:fa0.port0
sum[2] <= fulladder_cla_4bit:fa0.port0
sum[3] <= fulladder_cla_4bit:fa0.port0
sum[4] <= fulladder_cla_4bit:fa1.port0
sum[5] <= fulladder_cla_4bit:fa1.port0
sum[6] <= fulladder_cla_4bit:fa1.port0
sum[7] <= fulladder_cla_4bit:fa1.port0
sum[8] <= fulladder_cla_4bit:fa2.port0
sum[9] <= fulladder_cla_4bit:fa2.port0
sum[10] <= fulladder_cla_4bit:fa2.port0
sum[11] <= fulladder_cla_4bit:fa2.port0
sum[12] <= fulladder_cla_4bit:fa3.port0
sum[13] <= fulladder_cla_4bit:fa3.port0
sum[14] <= fulladder_cla_4bit:fa3.port0
sum[15] <= fulladder_cla_4bit:fa3.port0
sum[16] <= fulladder_cla_4bit:fa4.port0
sum[17] <= fulladder_cla_4bit:fa4.port0
sum[18] <= fulladder_cla_4bit:fa4.port0
sum[19] <= fulladder_cla_4bit:fa4.port0
sum[20] <= fulladder_cla_4bit:fa5.port0
sum[21] <= fulladder_cla_4bit:fa5.port0
sum[22] <= fulladder_cla_4bit:fa5.port0
sum[23] <= fulladder_cla_4bit:fa5.port0
sum[24] <= fulladder_cla_4bit:fa6.port0
sum[25] <= fulladder_cla_4bit:fa6.port0
sum[26] <= fulladder_cla_4bit:fa6.port0
sum[27] <= fulladder_cla_4bit:fa6.port0
sum[28] <= fulladder_cla_4bit:fa7.port0
sum[29] <= fulladder_cla_4bit:fa7.port0
sum[30] <= fulladder_cla_4bit:fa7.port0
sum[31] <= fulladder_cla_4bit:fa7.port0
c_out <= or7.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|sub_32bit:sub32|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32
result[0] <= sub_32bit:sub.port0
result[1] <= <GND>
result[2] <= <GND>
result[3] <= <GND>
result[4] <= <GND>
result[5] <= <GND>
result[6] <= <GND>
result[7] <= <GND>
result[8] <= <GND>
result[9] <= <GND>
result[10] <= <GND>
result[11] <= <GND>
result[12] <= <GND>
result[13] <= <GND>
result[14] <= <GND>
result[15] <= <GND>
result[16] <= <GND>
result[17] <= <GND>
result[18] <= <GND>
result[19] <= <GND>
result[20] <= <GND>
result[21] <= <GND>
result[22] <= <GND>
result[23] <= <GND>
result[24] <= <GND>
result[25] <= <GND>
result[26] <= <GND>
result[27] <= <GND>
result[28] <= <GND>
result[29] <= <GND>
result[30] <= <GND>
result[31] <= <GND>
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub
sub[0] <= fulladder_cla_32bit:fa1.port0
sub[1] <= fulladder_cla_32bit:fa1.port0
sub[2] <= fulladder_cla_32bit:fa1.port0
sub[3] <= fulladder_cla_32bit:fa1.port0
sub[4] <= fulladder_cla_32bit:fa1.port0
sub[5] <= fulladder_cla_32bit:fa1.port0
sub[6] <= fulladder_cla_32bit:fa1.port0
sub[7] <= fulladder_cla_32bit:fa1.port0
sub[8] <= fulladder_cla_32bit:fa1.port0
sub[9] <= fulladder_cla_32bit:fa1.port0
sub[10] <= fulladder_cla_32bit:fa1.port0
sub[11] <= fulladder_cla_32bit:fa1.port0
sub[12] <= fulladder_cla_32bit:fa1.port0
sub[13] <= fulladder_cla_32bit:fa1.port0
sub[14] <= fulladder_cla_32bit:fa1.port0
sub[15] <= fulladder_cla_32bit:fa1.port0
sub[16] <= fulladder_cla_32bit:fa1.port0
sub[17] <= fulladder_cla_32bit:fa1.port0
sub[18] <= fulladder_cla_32bit:fa1.port0
sub[19] <= fulladder_cla_32bit:fa1.port0
sub[20] <= fulladder_cla_32bit:fa1.port0
sub[21] <= fulladder_cla_32bit:fa1.port0
sub[22] <= fulladder_cla_32bit:fa1.port0
sub[23] <= fulladder_cla_32bit:fa1.port0
sub[24] <= fulladder_cla_32bit:fa1.port0
sub[25] <= fulladder_cla_32bit:fa1.port0
sub[26] <= fulladder_cla_32bit:fa1.port0
sub[27] <= fulladder_cla_32bit:fa1.port0
sub[28] <= fulladder_cla_32bit:fa1.port0
sub[29] <= fulladder_cla_32bit:fa1.port0
sub[30] <= fulladder_cla_32bit:fa1.port0
sub[31] <= fulladder_cla_32bit:fa1.port0
c_out <= fulladder_cla_32bit:fa1.port1
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => ~NO_FANOUT~


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32
result[0] <= not_1bit:not0.port0
result[1] <= not_1bit:not1.port0
result[2] <= not_1bit:not2.port0
result[3] <= not_1bit:not3.port0
result[4] <= not_1bit:not4.port0
result[5] <= not_1bit:not5.port0
result[6] <= not_1bit:not6.port0
result[7] <= not_1bit:not7.port0
result[8] <= not_1bit:not8.port0
result[9] <= not_1bit:not9.port0
result[10] <= not_1bit:not10.port0
result[11] <= not_1bit:not11.port0
result[12] <= not_1bit:not12.port0
result[13] <= not_1bit:not13.port0
result[14] <= not_1bit:not14.port0
result[15] <= not_1bit:not15.port0
result[16] <= not_1bit:not16.port0
result[17] <= not_1bit:not17.port0
result[18] <= not_1bit:not18.port0
result[19] <= not_1bit:not19.port0
result[20] <= not_1bit:not20.port0
result[21] <= not_1bit:not21.port0
result[22] <= not_1bit:not22.port0
result[23] <= not_1bit:not23.port0
result[24] <= not_1bit:not24.port0
result[25] <= not_1bit:not25.port0
result[26] <= not_1bit:not26.port0
result[27] <= not_1bit:not27.port0
result[28] <= not_1bit:not28.port0
result[29] <= not_1bit:not29.port0
result[30] <= not_1bit:not30.port0
result[31] <= not_1bit:not31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not0
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not1
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not2
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not3
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not4
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not5
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not6
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not7
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not8
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not9
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not10
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not11
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not12
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not13
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not14
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not15
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not16
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not17
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not18
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not19
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not20
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not21
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not22
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not23
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not24
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not25
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not26
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not27
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not28
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not29
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not30
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|not_32bit:not32|not_1bit:not31
result <= a.DB_MAX_OUTPUT_PORT_TYPE
a => result.DATAIN


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1
sum[0] <= fulladder_cla_4bit:fa0.port0
sum[1] <= fulladder_cla_4bit:fa0.port0
sum[2] <= fulladder_cla_4bit:fa0.port0
sum[3] <= fulladder_cla_4bit:fa0.port0
sum[4] <= fulladder_cla_4bit:fa1.port0
sum[5] <= fulladder_cla_4bit:fa1.port0
sum[6] <= fulladder_cla_4bit:fa1.port0
sum[7] <= fulladder_cla_4bit:fa1.port0
sum[8] <= fulladder_cla_4bit:fa2.port0
sum[9] <= fulladder_cla_4bit:fa2.port0
sum[10] <= fulladder_cla_4bit:fa2.port0
sum[11] <= fulladder_cla_4bit:fa2.port0
sum[12] <= fulladder_cla_4bit:fa3.port0
sum[13] <= fulladder_cla_4bit:fa3.port0
sum[14] <= fulladder_cla_4bit:fa3.port0
sum[15] <= fulladder_cla_4bit:fa3.port0
sum[16] <= fulladder_cla_4bit:fa4.port0
sum[17] <= fulladder_cla_4bit:fa4.port0
sum[18] <= fulladder_cla_4bit:fa4.port0
sum[19] <= fulladder_cla_4bit:fa4.port0
sum[20] <= fulladder_cla_4bit:fa5.port0
sum[21] <= fulladder_cla_4bit:fa5.port0
sum[22] <= fulladder_cla_4bit:fa5.port0
sum[23] <= fulladder_cla_4bit:fa5.port0
sum[24] <= fulladder_cla_4bit:fa6.port0
sum[25] <= fulladder_cla_4bit:fa6.port0
sum[26] <= fulladder_cla_4bit:fa6.port0
sum[27] <= fulladder_cla_4bit:fa6.port0
sum[28] <= fulladder_cla_4bit:fa7.port0
sum[29] <= fulladder_cla_4bit:fa7.port0
sum[30] <= fulladder_cla_4bit:fa7.port0
sum[31] <= fulladder_cla_4bit:fa7.port0
c_out <= or7.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|lessthan_32bit:lt32|sub_32bit:sub|fulladder_cla_32bit:fa1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32
sum[0] <= fulladder_cla_4bit:fa0.port0
sum[1] <= fulladder_cla_4bit:fa0.port0
sum[2] <= fulladder_cla_4bit:fa0.port0
sum[3] <= fulladder_cla_4bit:fa0.port0
sum[4] <= fulladder_cla_4bit:fa1.port0
sum[5] <= fulladder_cla_4bit:fa1.port0
sum[6] <= fulladder_cla_4bit:fa1.port0
sum[7] <= fulladder_cla_4bit:fa1.port0
sum[8] <= fulladder_cla_4bit:fa2.port0
sum[9] <= fulladder_cla_4bit:fa2.port0
sum[10] <= fulladder_cla_4bit:fa2.port0
sum[11] <= fulladder_cla_4bit:fa2.port0
sum[12] <= fulladder_cla_4bit:fa3.port0
sum[13] <= fulladder_cla_4bit:fa3.port0
sum[14] <= fulladder_cla_4bit:fa3.port0
sum[15] <= fulladder_cla_4bit:fa3.port0
sum[16] <= fulladder_cla_4bit:fa4.port0
sum[17] <= fulladder_cla_4bit:fa4.port0
sum[18] <= fulladder_cla_4bit:fa4.port0
sum[19] <= fulladder_cla_4bit:fa4.port0
sum[20] <= fulladder_cla_4bit:fa5.port0
sum[21] <= fulladder_cla_4bit:fa5.port0
sum[22] <= fulladder_cla_4bit:fa5.port0
sum[23] <= fulladder_cla_4bit:fa5.port0
sum[24] <= fulladder_cla_4bit:fa6.port0
sum[25] <= fulladder_cla_4bit:fa6.port0
sum[26] <= fulladder_cla_4bit:fa6.port0
sum[27] <= fulladder_cla_4bit:fa6.port0
sum[28] <= fulladder_cla_4bit:fa7.port0
sum[29] <= fulladder_cla_4bit:fa7.port0
sum[30] <= fulladder_cla_4bit:fa7.port0
sum[31] <= fulladder_cla_4bit:fa7.port0
c_out <= or7.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|fulladder_cla_32bit:add32|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|zerobit_32bit:zerobit32
zero_bit <= i.DB_MAX_OUTPUT_PORT_TYPE
A[0] => i.IN0
A[1] => i.IN1
A[2] => i.IN2
A[3] => i.IN3
A[4] => i.IN4
A[5] => i.IN5
A[6] => i.IN6
A[7] => i.IN7
A[8] => i.IN8
A[9] => i.IN9
A[10] => i.IN10
A[11] => i.IN11
A[12] => i.IN12
A[13] => i.IN13
A[14] => i.IN14
A[15] => i.IN15
A[16] => i.IN16
A[17] => i.IN17
A[18] => i.IN18
A[19] => i.IN19
A[20] => i.IN20
A[21] => i.IN21
A[22] => i.IN22
A[23] => i.IN23
A[24] => i.IN24
A[25] => i.IN25
A[26] => i.IN26
A[27] => i.IN27
A[28] => i.IN28
A[29] => i.IN29
A[30] => i.IN30
A[31] => i.IN31


|mips|alu:alu1|mux_8x1:mux
result[0] <= mux_2x1:mux7.port0
result[1] <= mux_2x1:mux7.port0
result[2] <= mux_2x1:mux7.port0
result[3] <= mux_2x1:mux7.port0
result[4] <= mux_2x1:mux7.port0
result[5] <= mux_2x1:mux7.port0
result[6] <= mux_2x1:mux7.port0
result[7] <= mux_2x1:mux7.port0
result[8] <= mux_2x1:mux7.port0
result[9] <= mux_2x1:mux7.port0
result[10] <= mux_2x1:mux7.port0
result[11] <= mux_2x1:mux7.port0
result[12] <= mux_2x1:mux7.port0
result[13] <= mux_2x1:mux7.port0
result[14] <= mux_2x1:mux7.port0
result[15] <= mux_2x1:mux7.port0
result[16] <= mux_2x1:mux7.port0
result[17] <= mux_2x1:mux7.port0
result[18] <= mux_2x1:mux7.port0
result[19] <= mux_2x1:mux7.port0
result[20] <= mux_2x1:mux7.port0
result[21] <= mux_2x1:mux7.port0
result[22] <= mux_2x1:mux7.port0
result[23] <= mux_2x1:mux7.port0
result[24] <= mux_2x1:mux7.port0
result[25] <= mux_2x1:mux7.port0
result[26] <= mux_2x1:mux7.port0
result[27] <= mux_2x1:mux7.port0
result[28] <= mux_2x1:mux7.port0
result[29] <= mux_2x1:mux7.port0
result[30] <= mux_2x1:mux7.port0
result[31] <= mux_2x1:mux7.port0
src_and[0] => src_and[0].IN1
src_and[1] => src_and[1].IN1
src_and[2] => src_and[2].IN1
src_and[3] => src_and[3].IN1
src_and[4] => src_and[4].IN1
src_and[5] => src_and[5].IN1
src_and[6] => src_and[6].IN1
src_and[7] => src_and[7].IN1
src_and[8] => src_and[8].IN1
src_and[9] => src_and[9].IN1
src_and[10] => src_and[10].IN1
src_and[11] => src_and[11].IN1
src_and[12] => src_and[12].IN1
src_and[13] => src_and[13].IN1
src_and[14] => src_and[14].IN1
src_and[15] => src_and[15].IN1
src_and[16] => src_and[16].IN1
src_and[17] => src_and[17].IN1
src_and[18] => src_and[18].IN1
src_and[19] => src_and[19].IN1
src_and[20] => src_and[20].IN1
src_and[21] => src_and[21].IN1
src_and[22] => src_and[22].IN1
src_and[23] => src_and[23].IN1
src_and[24] => src_and[24].IN1
src_and[25] => src_and[25].IN1
src_and[26] => src_and[26].IN1
src_and[27] => src_and[27].IN1
src_and[28] => src_and[28].IN1
src_and[29] => src_and[29].IN1
src_and[30] => src_and[30].IN1
src_and[31] => src_and[31].IN1
src_or[0] => src_or[0].IN1
src_or[1] => src_or[1].IN1
src_or[2] => src_or[2].IN1
src_or[3] => src_or[3].IN1
src_or[4] => src_or[4].IN1
src_or[5] => src_or[5].IN1
src_or[6] => src_or[6].IN1
src_or[7] => src_or[7].IN1
src_or[8] => src_or[8].IN1
src_or[9] => src_or[9].IN1
src_or[10] => src_or[10].IN1
src_or[11] => src_or[11].IN1
src_or[12] => src_or[12].IN1
src_or[13] => src_or[13].IN1
src_or[14] => src_or[14].IN1
src_or[15] => src_or[15].IN1
src_or[16] => src_or[16].IN1
src_or[17] => src_or[17].IN1
src_or[18] => src_or[18].IN1
src_or[19] => src_or[19].IN1
src_or[20] => src_or[20].IN1
src_or[21] => src_or[21].IN1
src_or[22] => src_or[22].IN1
src_or[23] => src_or[23].IN1
src_or[24] => src_or[24].IN1
src_or[25] => src_or[25].IN1
src_or[26] => src_or[26].IN1
src_or[27] => src_or[27].IN1
src_or[28] => src_or[28].IN1
src_or[29] => src_or[29].IN1
src_or[30] => src_or[30].IN1
src_or[31] => src_or[31].IN1
src_xor[0] => src_xor[0].IN1
src_xor[1] => src_xor[1].IN1
src_xor[2] => src_xor[2].IN1
src_xor[3] => src_xor[3].IN1
src_xor[4] => src_xor[4].IN1
src_xor[5] => src_xor[5].IN1
src_xor[6] => src_xor[6].IN1
src_xor[7] => src_xor[7].IN1
src_xor[8] => src_xor[8].IN1
src_xor[9] => src_xor[9].IN1
src_xor[10] => src_xor[10].IN1
src_xor[11] => src_xor[11].IN1
src_xor[12] => src_xor[12].IN1
src_xor[13] => src_xor[13].IN1
src_xor[14] => src_xor[14].IN1
src_xor[15] => src_xor[15].IN1
src_xor[16] => src_xor[16].IN1
src_xor[17] => src_xor[17].IN1
src_xor[18] => src_xor[18].IN1
src_xor[19] => src_xor[19].IN1
src_xor[20] => src_xor[20].IN1
src_xor[21] => src_xor[21].IN1
src_xor[22] => src_xor[22].IN1
src_xor[23] => src_xor[23].IN1
src_xor[24] => src_xor[24].IN1
src_xor[25] => src_xor[25].IN1
src_xor[26] => src_xor[26].IN1
src_xor[27] => src_xor[27].IN1
src_xor[28] => src_xor[28].IN1
src_xor[29] => src_xor[29].IN1
src_xor[30] => src_xor[30].IN1
src_xor[31] => src_xor[31].IN1
src_nor[0] => src_nor[0].IN1
src_nor[1] => src_nor[1].IN1
src_nor[2] => src_nor[2].IN1
src_nor[3] => src_nor[3].IN1
src_nor[4] => src_nor[4].IN1
src_nor[5] => src_nor[5].IN1
src_nor[6] => src_nor[6].IN1
src_nor[7] => src_nor[7].IN1
src_nor[8] => src_nor[8].IN1
src_nor[9] => src_nor[9].IN1
src_nor[10] => src_nor[10].IN1
src_nor[11] => src_nor[11].IN1
src_nor[12] => src_nor[12].IN1
src_nor[13] => src_nor[13].IN1
src_nor[14] => src_nor[14].IN1
src_nor[15] => src_nor[15].IN1
src_nor[16] => src_nor[16].IN1
src_nor[17] => src_nor[17].IN1
src_nor[18] => src_nor[18].IN1
src_nor[19] => src_nor[19].IN1
src_nor[20] => src_nor[20].IN1
src_nor[21] => src_nor[21].IN1
src_nor[22] => src_nor[22].IN1
src_nor[23] => src_nor[23].IN1
src_nor[24] => src_nor[24].IN1
src_nor[25] => src_nor[25].IN1
src_nor[26] => src_nor[26].IN1
src_nor[27] => src_nor[27].IN1
src_nor[28] => src_nor[28].IN1
src_nor[29] => src_nor[29].IN1
src_nor[30] => src_nor[30].IN1
src_nor[31] => src_nor[31].IN1
src_lessthan[0] => src_lessthan[0].IN1
src_lessthan[1] => src_lessthan[1].IN1
src_lessthan[2] => src_lessthan[2].IN1
src_lessthan[3] => src_lessthan[3].IN1
src_lessthan[4] => src_lessthan[4].IN1
src_lessthan[5] => src_lessthan[5].IN1
src_lessthan[6] => src_lessthan[6].IN1
src_lessthan[7] => src_lessthan[7].IN1
src_lessthan[8] => src_lessthan[8].IN1
src_lessthan[9] => src_lessthan[9].IN1
src_lessthan[10] => src_lessthan[10].IN1
src_lessthan[11] => src_lessthan[11].IN1
src_lessthan[12] => src_lessthan[12].IN1
src_lessthan[13] => src_lessthan[13].IN1
src_lessthan[14] => src_lessthan[14].IN1
src_lessthan[15] => src_lessthan[15].IN1
src_lessthan[16] => src_lessthan[16].IN1
src_lessthan[17] => src_lessthan[17].IN1
src_lessthan[18] => src_lessthan[18].IN1
src_lessthan[19] => src_lessthan[19].IN1
src_lessthan[20] => src_lessthan[20].IN1
src_lessthan[21] => src_lessthan[21].IN1
src_lessthan[22] => src_lessthan[22].IN1
src_lessthan[23] => src_lessthan[23].IN1
src_lessthan[24] => src_lessthan[24].IN1
src_lessthan[25] => src_lessthan[25].IN1
src_lessthan[26] => src_lessthan[26].IN1
src_lessthan[27] => src_lessthan[27].IN1
src_lessthan[28] => src_lessthan[28].IN1
src_lessthan[29] => src_lessthan[29].IN1
src_lessthan[30] => src_lessthan[30].IN1
src_lessthan[31] => src_lessthan[31].IN1
src_add[0] => src_add[0].IN1
src_add[1] => src_add[1].IN1
src_add[2] => src_add[2].IN1
src_add[3] => src_add[3].IN1
src_add[4] => src_add[4].IN1
src_add[5] => src_add[5].IN1
src_add[6] => src_add[6].IN1
src_add[7] => src_add[7].IN1
src_add[8] => src_add[8].IN1
src_add[9] => src_add[9].IN1
src_add[10] => src_add[10].IN1
src_add[11] => src_add[11].IN1
src_add[12] => src_add[12].IN1
src_add[13] => src_add[13].IN1
src_add[14] => src_add[14].IN1
src_add[15] => src_add[15].IN1
src_add[16] => src_add[16].IN1
src_add[17] => src_add[17].IN1
src_add[18] => src_add[18].IN1
src_add[19] => src_add[19].IN1
src_add[20] => src_add[20].IN1
src_add[21] => src_add[21].IN1
src_add[22] => src_add[22].IN1
src_add[23] => src_add[23].IN1
src_add[24] => src_add[24].IN1
src_add[25] => src_add[25].IN1
src_add[26] => src_add[26].IN1
src_add[27] => src_add[27].IN1
src_add[28] => src_add[28].IN1
src_add[29] => src_add[29].IN1
src_add[30] => src_add[30].IN1
src_add[31] => src_add[31].IN1
src_sub[0] => src_sub[0].IN1
src_sub[1] => src_sub[1].IN1
src_sub[2] => src_sub[2].IN1
src_sub[3] => src_sub[3].IN1
src_sub[4] => src_sub[4].IN1
src_sub[5] => src_sub[5].IN1
src_sub[6] => src_sub[6].IN1
src_sub[7] => src_sub[7].IN1
src_sub[8] => src_sub[8].IN1
src_sub[9] => src_sub[9].IN1
src_sub[10] => src_sub[10].IN1
src_sub[11] => src_sub[11].IN1
src_sub[12] => src_sub[12].IN1
src_sub[13] => src_sub[13].IN1
src_sub[14] => src_sub[14].IN1
src_sub[15] => src_sub[15].IN1
src_sub[16] => src_sub[16].IN1
src_sub[17] => src_sub[17].IN1
src_sub[18] => src_sub[18].IN1
src_sub[19] => src_sub[19].IN1
src_sub[20] => src_sub[20].IN1
src_sub[21] => src_sub[21].IN1
src_sub[22] => src_sub[22].IN1
src_sub[23] => src_sub[23].IN1
src_sub[24] => src_sub[24].IN1
src_sub[25] => src_sub[25].IN1
src_sub[26] => src_sub[26].IN1
src_sub[27] => src_sub[27].IN1
src_sub[28] => src_sub[28].IN1
src_sub[29] => src_sub[29].IN1
src_sub[30] => src_sub[30].IN1
src_sub[31] => src_sub[31].IN1
src_mod[0] => src_mod[0].IN1
src_mod[1] => src_mod[1].IN1
src_mod[2] => src_mod[2].IN1
src_mod[3] => src_mod[3].IN1
src_mod[4] => src_mod[4].IN1
src_mod[5] => src_mod[5].IN1
src_mod[6] => src_mod[6].IN1
src_mod[7] => src_mod[7].IN1
src_mod[8] => src_mod[8].IN1
src_mod[9] => src_mod[9].IN1
src_mod[10] => src_mod[10].IN1
src_mod[11] => src_mod[11].IN1
src_mod[12] => src_mod[12].IN1
src_mod[13] => src_mod[13].IN1
src_mod[14] => src_mod[14].IN1
src_mod[15] => src_mod[15].IN1
src_mod[16] => src_mod[16].IN1
src_mod[17] => src_mod[17].IN1
src_mod[18] => src_mod[18].IN1
src_mod[19] => src_mod[19].IN1
src_mod[20] => src_mod[20].IN1
src_mod[21] => src_mod[21].IN1
src_mod[22] => src_mod[22].IN1
src_mod[23] => src_mod[23].IN1
src_mod[24] => src_mod[24].IN1
src_mod[25] => src_mod[25].IN1
src_mod[26] => src_mod[26].IN1
src_mod[27] => src_mod[27].IN1
src_mod[28] => src_mod[28].IN1
src_mod[29] => src_mod[29].IN1
src_mod[30] => src_mod[30].IN1
src_mod[31] => src_mod[31].IN1
opcode[0] => opcode[0].IN1
opcode[1] => opcode[1].IN2
opcode[2] => opcode[2].IN4


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1
result[0] <= or_1bit:or__0.port0
result[1] <= or_1bit:or__1.port0
result[2] <= or_1bit:or__2.port0
result[3] <= or_1bit:or__3.port0
result[4] <= or_1bit:or__4.port0
result[5] <= or_1bit:or__5.port0
result[6] <= or_1bit:or__6.port0
result[7] <= or_1bit:or__7.port0
result[8] <= or_1bit:or__8.port0
result[9] <= or_1bit:or__9.port0
result[10] <= or_1bit:or__10.port0
result[11] <= or_1bit:or__11.port0
result[12] <= or_1bit:or__12.port0
result[13] <= or_1bit:or__13.port0
result[14] <= or_1bit:or__14.port0
result[15] <= or_1bit:or__15.port0
result[16] <= or_1bit:or__16.port0
result[17] <= or_1bit:or__17.port0
result[18] <= or_1bit:or__18.port0
result[19] <= or_1bit:or__19.port0
result[20] <= or_1bit:or__20.port0
result[21] <= or_1bit:or__21.port0
result[22] <= or_1bit:or__22.port0
result[23] <= or_1bit:or__23.port0
result[24] <= or_1bit:or__24.port0
result[25] <= or_1bit:or__25.port0
result[26] <= or_1bit:or__26.port0
result[27] <= or_1bit:or__27.port0
result[28] <= or_1bit:or__28.port0
result[29] <= or_1bit:or__29.port0
result[30] <= or_1bit:or__30.port0
result[31] <= or_1bit:or__31.port0
source1[0] => source1[0].IN1
source1[1] => source1[1].IN1
source1[2] => source1[2].IN1
source1[3] => source1[3].IN1
source1[4] => source1[4].IN1
source1[5] => source1[5].IN1
source1[6] => source1[6].IN1
source1[7] => source1[7].IN1
source1[8] => source1[8].IN1
source1[9] => source1[9].IN1
source1[10] => source1[10].IN1
source1[11] => source1[11].IN1
source1[12] => source1[12].IN1
source1[13] => source1[13].IN1
source1[14] => source1[14].IN1
source1[15] => source1[15].IN1
source1[16] => source1[16].IN1
source1[17] => source1[17].IN1
source1[18] => source1[18].IN1
source1[19] => source1[19].IN1
source1[20] => source1[20].IN1
source1[21] => source1[21].IN1
source1[22] => source1[22].IN1
source1[23] => source1[23].IN1
source1[24] => source1[24].IN1
source1[25] => source1[25].IN1
source1[26] => source1[26].IN1
source1[27] => source1[27].IN1
source1[28] => source1[28].IN1
source1[29] => source1[29].IN1
source1[30] => source1[30].IN1
source1[31] => source1[31].IN1
source2[0] => source2[0].IN1
source2[1] => source2[1].IN1
source2[2] => source2[2].IN1
source2[3] => source2[3].IN1
source2[4] => source2[4].IN1
source2[5] => source2[5].IN1
source2[6] => source2[6].IN1
source2[7] => source2[7].IN1
source2[8] => source2[8].IN1
source2[9] => source2[9].IN1
source2[10] => source2[10].IN1
source2[11] => source2[11].IN1
source2[12] => source2[12].IN1
source2[13] => source2[13].IN1
source2[14] => source2[14].IN1
source2[15] => source2[15].IN1
source2[16] => source2[16].IN1
source2[17] => source2[17].IN1
source2[18] => source2[18].IN1
source2[19] => source2[19].IN1
source2[20] => source2[20].IN1
source2[21] => source2[21].IN1
source2[22] => source2[22].IN1
source2[23] => source2[23].IN1
source2[24] => source2[24].IN1
source2[25] => source2[25].IN1
source2[26] => source2[26].IN1
source2[27] => source2[27].IN1
source2[28] => source2[28].IN1
source2[29] => source2[29].IN1
source2[30] => source2[30].IN1
source2[31] => source2[31].IN1
sel => sel.IN64


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and32
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and33
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1
result[0] <= and_1bit:and0.port0
result[1] <= and_1bit:and1.port0
result[2] <= and_1bit:and2.port0
result[3] <= and_1bit:and3.port0
result[4] <= and_1bit:and4.port0
result[5] <= and_1bit:and5.port0
result[6] <= and_1bit:and6.port0
result[7] <= and_1bit:and7.port0
result[8] <= and_1bit:and8.port0
result[9] <= and_1bit:and9.port0
result[10] <= and_1bit:and10.port0
result[11] <= and_1bit:and11.port0
result[12] <= and_1bit:and12.port0
result[13] <= and_1bit:and13.port0
result[14] <= and_1bit:and14.port0
result[15] <= and_1bit:and15.port0
result[16] <= and_1bit:and16.port0
result[17] <= and_1bit:and17.port0
result[18] <= and_1bit:and18.port0
result[19] <= and_1bit:and19.port0
result[20] <= and_1bit:and20.port0
result[21] <= and_1bit:and21.port0
result[22] <= and_1bit:and22.port0
result[23] <= and_1bit:and23.port0
result[24] <= and_1bit:and24.port0
result[25] <= and_1bit:and25.port0
result[26] <= and_1bit:and26.port0
result[27] <= and_1bit:and27.port0
result[28] <= and_1bit:and28.port0
result[29] <= and_1bit:and29.port0
result[30] <= and_1bit:and30.port0
result[31] <= and_1bit:and31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and0
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and1|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_32
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_1bit:and_33
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12
result[0] <= and_1bit:and0.port0
result[1] <= and_1bit:and1.port0
result[2] <= and_1bit:and2.port0
result[3] <= and_1bit:and3.port0
result[4] <= and_1bit:and4.port0
result[5] <= and_1bit:and5.port0
result[6] <= and_1bit:and6.port0
result[7] <= and_1bit:and7.port0
result[8] <= and_1bit:and8.port0
result[9] <= and_1bit:and9.port0
result[10] <= and_1bit:and10.port0
result[11] <= and_1bit:and11.port0
result[12] <= and_1bit:and12.port0
result[13] <= and_1bit:and13.port0
result[14] <= and_1bit:and14.port0
result[15] <= and_1bit:and15.port0
result[16] <= and_1bit:and16.port0
result[17] <= and_1bit:and17.port0
result[18] <= and_1bit:and18.port0
result[19] <= and_1bit:and19.port0
result[20] <= and_1bit:and20.port0
result[21] <= and_1bit:and21.port0
result[22] <= and_1bit:and22.port0
result[23] <= and_1bit:and23.port0
result[24] <= and_1bit:and24.port0
result[25] <= and_1bit:and25.port0
result[26] <= and_1bit:and26.port0
result[27] <= and_1bit:and27.port0
result[28] <= and_1bit:and28.port0
result[29] <= and_1bit:and29.port0
result[30] <= and_1bit:and30.port0
result[31] <= and_1bit:and31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and0
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|and_32bit:assign_and12|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__0
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__2
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__3
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__4
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__5
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__6
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__7
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__8
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__9
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__10
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__11
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__12
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__13
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__14
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__15
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__16
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__17
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__18
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__19
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__20
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__21
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__22
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__23
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__24
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__25
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__26
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__27
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__28
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__29
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__30
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux1|or_1bit:or__31
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2
result[0] <= or_1bit:or__0.port0
result[1] <= or_1bit:or__1.port0
result[2] <= or_1bit:or__2.port0
result[3] <= or_1bit:or__3.port0
result[4] <= or_1bit:or__4.port0
result[5] <= or_1bit:or__5.port0
result[6] <= or_1bit:or__6.port0
result[7] <= or_1bit:or__7.port0
result[8] <= or_1bit:or__8.port0
result[9] <= or_1bit:or__9.port0
result[10] <= or_1bit:or__10.port0
result[11] <= or_1bit:or__11.port0
result[12] <= or_1bit:or__12.port0
result[13] <= or_1bit:or__13.port0
result[14] <= or_1bit:or__14.port0
result[15] <= or_1bit:or__15.port0
result[16] <= or_1bit:or__16.port0
result[17] <= or_1bit:or__17.port0
result[18] <= or_1bit:or__18.port0
result[19] <= or_1bit:or__19.port0
result[20] <= or_1bit:or__20.port0
result[21] <= or_1bit:or__21.port0
result[22] <= or_1bit:or__22.port0
result[23] <= or_1bit:or__23.port0
result[24] <= or_1bit:or__24.port0
result[25] <= or_1bit:or__25.port0
result[26] <= or_1bit:or__26.port0
result[27] <= or_1bit:or__27.port0
result[28] <= or_1bit:or__28.port0
result[29] <= or_1bit:or__29.port0
result[30] <= or_1bit:or__30.port0
result[31] <= or_1bit:or__31.port0
source1[0] => source1[0].IN1
source1[1] => source1[1].IN1
source1[2] => source1[2].IN1
source1[3] => source1[3].IN1
source1[4] => source1[4].IN1
source1[5] => source1[5].IN1
source1[6] => source1[6].IN1
source1[7] => source1[7].IN1
source1[8] => source1[8].IN1
source1[9] => source1[9].IN1
source1[10] => source1[10].IN1
source1[11] => source1[11].IN1
source1[12] => source1[12].IN1
source1[13] => source1[13].IN1
source1[14] => source1[14].IN1
source1[15] => source1[15].IN1
source1[16] => source1[16].IN1
source1[17] => source1[17].IN1
source1[18] => source1[18].IN1
source1[19] => source1[19].IN1
source1[20] => source1[20].IN1
source1[21] => source1[21].IN1
source1[22] => source1[22].IN1
source1[23] => source1[23].IN1
source1[24] => source1[24].IN1
source1[25] => source1[25].IN1
source1[26] => source1[26].IN1
source1[27] => source1[27].IN1
source1[28] => source1[28].IN1
source1[29] => source1[29].IN1
source1[30] => source1[30].IN1
source1[31] => source1[31].IN1
source2[0] => source2[0].IN1
source2[1] => source2[1].IN1
source2[2] => source2[2].IN1
source2[3] => source2[3].IN1
source2[4] => source2[4].IN1
source2[5] => source2[5].IN1
source2[6] => source2[6].IN1
source2[7] => source2[7].IN1
source2[8] => source2[8].IN1
source2[9] => source2[9].IN1
source2[10] => source2[10].IN1
source2[11] => source2[11].IN1
source2[12] => source2[12].IN1
source2[13] => source2[13].IN1
source2[14] => source2[14].IN1
source2[15] => source2[15].IN1
source2[16] => source2[16].IN1
source2[17] => source2[17].IN1
source2[18] => source2[18].IN1
source2[19] => source2[19].IN1
source2[20] => source2[20].IN1
source2[21] => source2[21].IN1
source2[22] => source2[22].IN1
source2[23] => source2[23].IN1
source2[24] => source2[24].IN1
source2[25] => source2[25].IN1
source2[26] => source2[26].IN1
source2[27] => source2[27].IN1
source2[28] => source2[28].IN1
source2[29] => source2[29].IN1
source2[30] => source2[30].IN1
source2[31] => source2[31].IN1
sel => sel.IN64


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and32
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and33
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1
result[0] <= and_1bit:and0.port0
result[1] <= and_1bit:and1.port0
result[2] <= and_1bit:and2.port0
result[3] <= and_1bit:and3.port0
result[4] <= and_1bit:and4.port0
result[5] <= and_1bit:and5.port0
result[6] <= and_1bit:and6.port0
result[7] <= and_1bit:and7.port0
result[8] <= and_1bit:and8.port0
result[9] <= and_1bit:and9.port0
result[10] <= and_1bit:and10.port0
result[11] <= and_1bit:and11.port0
result[12] <= and_1bit:and12.port0
result[13] <= and_1bit:and13.port0
result[14] <= and_1bit:and14.port0
result[15] <= and_1bit:and15.port0
result[16] <= and_1bit:and16.port0
result[17] <= and_1bit:and17.port0
result[18] <= and_1bit:and18.port0
result[19] <= and_1bit:and19.port0
result[20] <= and_1bit:and20.port0
result[21] <= and_1bit:and21.port0
result[22] <= and_1bit:and22.port0
result[23] <= and_1bit:and23.port0
result[24] <= and_1bit:and24.port0
result[25] <= and_1bit:and25.port0
result[26] <= and_1bit:and26.port0
result[27] <= and_1bit:and27.port0
result[28] <= and_1bit:and28.port0
result[29] <= and_1bit:and29.port0
result[30] <= and_1bit:and30.port0
result[31] <= and_1bit:and31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and0
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and1|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_32
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_1bit:and_33
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12
result[0] <= and_1bit:and0.port0
result[1] <= and_1bit:and1.port0
result[2] <= and_1bit:and2.port0
result[3] <= and_1bit:and3.port0
result[4] <= and_1bit:and4.port0
result[5] <= and_1bit:and5.port0
result[6] <= and_1bit:and6.port0
result[7] <= and_1bit:and7.port0
result[8] <= and_1bit:and8.port0
result[9] <= and_1bit:and9.port0
result[10] <= and_1bit:and10.port0
result[11] <= and_1bit:and11.port0
result[12] <= and_1bit:and12.port0
result[13] <= and_1bit:and13.port0
result[14] <= and_1bit:and14.port0
result[15] <= and_1bit:and15.port0
result[16] <= and_1bit:and16.port0
result[17] <= and_1bit:and17.port0
result[18] <= and_1bit:and18.port0
result[19] <= and_1bit:and19.port0
result[20] <= and_1bit:and20.port0
result[21] <= and_1bit:and21.port0
result[22] <= and_1bit:and22.port0
result[23] <= and_1bit:and23.port0
result[24] <= and_1bit:and24.port0
result[25] <= and_1bit:and25.port0
result[26] <= and_1bit:and26.port0
result[27] <= and_1bit:and27.port0
result[28] <= and_1bit:and28.port0
result[29] <= and_1bit:and29.port0
result[30] <= and_1bit:and30.port0
result[31] <= and_1bit:and31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and0
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|and_32bit:assign_and12|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__0
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__2
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__3
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__4
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__5
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__6
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__7
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__8
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__9
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__10
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__11
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__12
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__13
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__14
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__15
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__16
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__17
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__18
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__19
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__20
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__21
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__22
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__23
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__24
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__25
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__26
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__27
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__28
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__29
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__30
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux2|or_1bit:or__31
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3
result[0] <= or_1bit:or__0.port0
result[1] <= or_1bit:or__1.port0
result[2] <= or_1bit:or__2.port0
result[3] <= or_1bit:or__3.port0
result[4] <= or_1bit:or__4.port0
result[5] <= or_1bit:or__5.port0
result[6] <= or_1bit:or__6.port0
result[7] <= or_1bit:or__7.port0
result[8] <= or_1bit:or__8.port0
result[9] <= or_1bit:or__9.port0
result[10] <= or_1bit:or__10.port0
result[11] <= or_1bit:or__11.port0
result[12] <= or_1bit:or__12.port0
result[13] <= or_1bit:or__13.port0
result[14] <= or_1bit:or__14.port0
result[15] <= or_1bit:or__15.port0
result[16] <= or_1bit:or__16.port0
result[17] <= or_1bit:or__17.port0
result[18] <= or_1bit:or__18.port0
result[19] <= or_1bit:or__19.port0
result[20] <= or_1bit:or__20.port0
result[21] <= or_1bit:or__21.port0
result[22] <= or_1bit:or__22.port0
result[23] <= or_1bit:or__23.port0
result[24] <= or_1bit:or__24.port0
result[25] <= or_1bit:or__25.port0
result[26] <= or_1bit:or__26.port0
result[27] <= or_1bit:or__27.port0
result[28] <= or_1bit:or__28.port0
result[29] <= or_1bit:or__29.port0
result[30] <= or_1bit:or__30.port0
result[31] <= or_1bit:or__31.port0
source1[0] => source1[0].IN1
source1[1] => source1[1].IN1
source1[2] => source1[2].IN1
source1[3] => source1[3].IN1
source1[4] => source1[4].IN1
source1[5] => source1[5].IN1
source1[6] => source1[6].IN1
source1[7] => source1[7].IN1
source1[8] => source1[8].IN1
source1[9] => source1[9].IN1
source1[10] => source1[10].IN1
source1[11] => source1[11].IN1
source1[12] => source1[12].IN1
source1[13] => source1[13].IN1
source1[14] => source1[14].IN1
source1[15] => source1[15].IN1
source1[16] => source1[16].IN1
source1[17] => source1[17].IN1
source1[18] => source1[18].IN1
source1[19] => source1[19].IN1
source1[20] => source1[20].IN1
source1[21] => source1[21].IN1
source1[22] => source1[22].IN1
source1[23] => source1[23].IN1
source1[24] => source1[24].IN1
source1[25] => source1[25].IN1
source1[26] => source1[26].IN1
source1[27] => source1[27].IN1
source1[28] => source1[28].IN1
source1[29] => source1[29].IN1
source1[30] => source1[30].IN1
source1[31] => source1[31].IN1
source2[0] => source2[0].IN1
source2[1] => source2[1].IN1
source2[2] => source2[2].IN1
source2[3] => source2[3].IN1
source2[4] => source2[4].IN1
source2[5] => source2[5].IN1
source2[6] => source2[6].IN1
source2[7] => source2[7].IN1
source2[8] => source2[8].IN1
source2[9] => source2[9].IN1
source2[10] => source2[10].IN1
source2[11] => source2[11].IN1
source2[12] => source2[12].IN1
source2[13] => source2[13].IN1
source2[14] => source2[14].IN1
source2[15] => source2[15].IN1
source2[16] => source2[16].IN1
source2[17] => source2[17].IN1
source2[18] => source2[18].IN1
source2[19] => source2[19].IN1
source2[20] => source2[20].IN1
source2[21] => source2[21].IN1
source2[22] => source2[22].IN1
source2[23] => source2[23].IN1
source2[24] => source2[24].IN1
source2[25] => source2[25].IN1
source2[26] => source2[26].IN1
source2[27] => source2[27].IN1
source2[28] => source2[28].IN1
source2[29] => source2[29].IN1
source2[30] => source2[30].IN1
source2[31] => source2[31].IN1
sel => sel.IN64


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and32
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and33
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1
result[0] <= and_1bit:and0.port0
result[1] <= and_1bit:and1.port0
result[2] <= and_1bit:and2.port0
result[3] <= and_1bit:and3.port0
result[4] <= and_1bit:and4.port0
result[5] <= and_1bit:and5.port0
result[6] <= and_1bit:and6.port0
result[7] <= and_1bit:and7.port0
result[8] <= and_1bit:and8.port0
result[9] <= and_1bit:and9.port0
result[10] <= and_1bit:and10.port0
result[11] <= and_1bit:and11.port0
result[12] <= and_1bit:and12.port0
result[13] <= and_1bit:and13.port0
result[14] <= and_1bit:and14.port0
result[15] <= and_1bit:and15.port0
result[16] <= and_1bit:and16.port0
result[17] <= and_1bit:and17.port0
result[18] <= and_1bit:and18.port0
result[19] <= and_1bit:and19.port0
result[20] <= and_1bit:and20.port0
result[21] <= and_1bit:and21.port0
result[22] <= and_1bit:and22.port0
result[23] <= and_1bit:and23.port0
result[24] <= and_1bit:and24.port0
result[25] <= and_1bit:and25.port0
result[26] <= and_1bit:and26.port0
result[27] <= and_1bit:and27.port0
result[28] <= and_1bit:and28.port0
result[29] <= and_1bit:and29.port0
result[30] <= and_1bit:and30.port0
result[31] <= and_1bit:and31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and0
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and1|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_32
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_1bit:and_33
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12
result[0] <= and_1bit:and0.port0
result[1] <= and_1bit:and1.port0
result[2] <= and_1bit:and2.port0
result[3] <= and_1bit:and3.port0
result[4] <= and_1bit:and4.port0
result[5] <= and_1bit:and5.port0
result[6] <= and_1bit:and6.port0
result[7] <= and_1bit:and7.port0
result[8] <= and_1bit:and8.port0
result[9] <= and_1bit:and9.port0
result[10] <= and_1bit:and10.port0
result[11] <= and_1bit:and11.port0
result[12] <= and_1bit:and12.port0
result[13] <= and_1bit:and13.port0
result[14] <= and_1bit:and14.port0
result[15] <= and_1bit:and15.port0
result[16] <= and_1bit:and16.port0
result[17] <= and_1bit:and17.port0
result[18] <= and_1bit:and18.port0
result[19] <= and_1bit:and19.port0
result[20] <= and_1bit:and20.port0
result[21] <= and_1bit:and21.port0
result[22] <= and_1bit:and22.port0
result[23] <= and_1bit:and23.port0
result[24] <= and_1bit:and24.port0
result[25] <= and_1bit:and25.port0
result[26] <= and_1bit:and26.port0
result[27] <= and_1bit:and27.port0
result[28] <= and_1bit:and28.port0
result[29] <= and_1bit:and29.port0
result[30] <= and_1bit:and30.port0
result[31] <= and_1bit:and31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and0
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|and_32bit:assign_and12|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__0
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__2
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__3
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__4
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__5
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__6
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__7
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__8
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__9
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__10
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__11
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__12
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__13
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__14
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__15
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__16
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__17
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__18
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__19
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__20
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__21
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__22
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__23
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__24
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__25
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__26
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__27
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__28
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__29
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__30
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux3|or_1bit:or__31
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4
result[0] <= or_1bit:or__0.port0
result[1] <= or_1bit:or__1.port0
result[2] <= or_1bit:or__2.port0
result[3] <= or_1bit:or__3.port0
result[4] <= or_1bit:or__4.port0
result[5] <= or_1bit:or__5.port0
result[6] <= or_1bit:or__6.port0
result[7] <= or_1bit:or__7.port0
result[8] <= or_1bit:or__8.port0
result[9] <= or_1bit:or__9.port0
result[10] <= or_1bit:or__10.port0
result[11] <= or_1bit:or__11.port0
result[12] <= or_1bit:or__12.port0
result[13] <= or_1bit:or__13.port0
result[14] <= or_1bit:or__14.port0
result[15] <= or_1bit:or__15.port0
result[16] <= or_1bit:or__16.port0
result[17] <= or_1bit:or__17.port0
result[18] <= or_1bit:or__18.port0
result[19] <= or_1bit:or__19.port0
result[20] <= or_1bit:or__20.port0
result[21] <= or_1bit:or__21.port0
result[22] <= or_1bit:or__22.port0
result[23] <= or_1bit:or__23.port0
result[24] <= or_1bit:or__24.port0
result[25] <= or_1bit:or__25.port0
result[26] <= or_1bit:or__26.port0
result[27] <= or_1bit:or__27.port0
result[28] <= or_1bit:or__28.port0
result[29] <= or_1bit:or__29.port0
result[30] <= or_1bit:or__30.port0
result[31] <= or_1bit:or__31.port0
source1[0] => source1[0].IN1
source1[1] => source1[1].IN1
source1[2] => source1[2].IN1
source1[3] => source1[3].IN1
source1[4] => source1[4].IN1
source1[5] => source1[5].IN1
source1[6] => source1[6].IN1
source1[7] => source1[7].IN1
source1[8] => source1[8].IN1
source1[9] => source1[9].IN1
source1[10] => source1[10].IN1
source1[11] => source1[11].IN1
source1[12] => source1[12].IN1
source1[13] => source1[13].IN1
source1[14] => source1[14].IN1
source1[15] => source1[15].IN1
source1[16] => source1[16].IN1
source1[17] => source1[17].IN1
source1[18] => source1[18].IN1
source1[19] => source1[19].IN1
source1[20] => source1[20].IN1
source1[21] => source1[21].IN1
source1[22] => source1[22].IN1
source1[23] => source1[23].IN1
source1[24] => source1[24].IN1
source1[25] => source1[25].IN1
source1[26] => source1[26].IN1
source1[27] => source1[27].IN1
source1[28] => source1[28].IN1
source1[29] => source1[29].IN1
source1[30] => source1[30].IN1
source1[31] => source1[31].IN1
source2[0] => source2[0].IN1
source2[1] => source2[1].IN1
source2[2] => source2[2].IN1
source2[3] => source2[3].IN1
source2[4] => source2[4].IN1
source2[5] => source2[5].IN1
source2[6] => source2[6].IN1
source2[7] => source2[7].IN1
source2[8] => source2[8].IN1
source2[9] => source2[9].IN1
source2[10] => source2[10].IN1
source2[11] => source2[11].IN1
source2[12] => source2[12].IN1
source2[13] => source2[13].IN1
source2[14] => source2[14].IN1
source2[15] => source2[15].IN1
source2[16] => source2[16].IN1
source2[17] => source2[17].IN1
source2[18] => source2[18].IN1
source2[19] => source2[19].IN1
source2[20] => source2[20].IN1
source2[21] => source2[21].IN1
source2[22] => source2[22].IN1
source2[23] => source2[23].IN1
source2[24] => source2[24].IN1
source2[25] => source2[25].IN1
source2[26] => source2[26].IN1
source2[27] => source2[27].IN1
source2[28] => source2[28].IN1
source2[29] => source2[29].IN1
source2[30] => source2[30].IN1
source2[31] => source2[31].IN1
sel => sel.IN64


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and32
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and33
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1
result[0] <= and_1bit:and0.port0
result[1] <= and_1bit:and1.port0
result[2] <= and_1bit:and2.port0
result[3] <= and_1bit:and3.port0
result[4] <= and_1bit:and4.port0
result[5] <= and_1bit:and5.port0
result[6] <= and_1bit:and6.port0
result[7] <= and_1bit:and7.port0
result[8] <= and_1bit:and8.port0
result[9] <= and_1bit:and9.port0
result[10] <= and_1bit:and10.port0
result[11] <= and_1bit:and11.port0
result[12] <= and_1bit:and12.port0
result[13] <= and_1bit:and13.port0
result[14] <= and_1bit:and14.port0
result[15] <= and_1bit:and15.port0
result[16] <= and_1bit:and16.port0
result[17] <= and_1bit:and17.port0
result[18] <= and_1bit:and18.port0
result[19] <= and_1bit:and19.port0
result[20] <= and_1bit:and20.port0
result[21] <= and_1bit:and21.port0
result[22] <= and_1bit:and22.port0
result[23] <= and_1bit:and23.port0
result[24] <= and_1bit:and24.port0
result[25] <= and_1bit:and25.port0
result[26] <= and_1bit:and26.port0
result[27] <= and_1bit:and27.port0
result[28] <= and_1bit:and28.port0
result[29] <= and_1bit:and29.port0
result[30] <= and_1bit:and30.port0
result[31] <= and_1bit:and31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and0
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and1|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_32
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_1bit:and_33
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12
result[0] <= and_1bit:and0.port0
result[1] <= and_1bit:and1.port0
result[2] <= and_1bit:and2.port0
result[3] <= and_1bit:and3.port0
result[4] <= and_1bit:and4.port0
result[5] <= and_1bit:and5.port0
result[6] <= and_1bit:and6.port0
result[7] <= and_1bit:and7.port0
result[8] <= and_1bit:and8.port0
result[9] <= and_1bit:and9.port0
result[10] <= and_1bit:and10.port0
result[11] <= and_1bit:and11.port0
result[12] <= and_1bit:and12.port0
result[13] <= and_1bit:and13.port0
result[14] <= and_1bit:and14.port0
result[15] <= and_1bit:and15.port0
result[16] <= and_1bit:and16.port0
result[17] <= and_1bit:and17.port0
result[18] <= and_1bit:and18.port0
result[19] <= and_1bit:and19.port0
result[20] <= and_1bit:and20.port0
result[21] <= and_1bit:and21.port0
result[22] <= and_1bit:and22.port0
result[23] <= and_1bit:and23.port0
result[24] <= and_1bit:and24.port0
result[25] <= and_1bit:and25.port0
result[26] <= and_1bit:and26.port0
result[27] <= and_1bit:and27.port0
result[28] <= and_1bit:and28.port0
result[29] <= and_1bit:and29.port0
result[30] <= and_1bit:and30.port0
result[31] <= and_1bit:and31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and0
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|and_32bit:assign_and12|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__0
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__2
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__3
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__4
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__5
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__6
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__7
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__8
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__9
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__10
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__11
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__12
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__13
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__14
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__15
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__16
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__17
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__18
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__19
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__20
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__21
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__22
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__23
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__24
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__25
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__26
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__27
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__28
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__29
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__30
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux4|or_1bit:or__31
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5
result[0] <= or_1bit:or__0.port0
result[1] <= or_1bit:or__1.port0
result[2] <= or_1bit:or__2.port0
result[3] <= or_1bit:or__3.port0
result[4] <= or_1bit:or__4.port0
result[5] <= or_1bit:or__5.port0
result[6] <= or_1bit:or__6.port0
result[7] <= or_1bit:or__7.port0
result[8] <= or_1bit:or__8.port0
result[9] <= or_1bit:or__9.port0
result[10] <= or_1bit:or__10.port0
result[11] <= or_1bit:or__11.port0
result[12] <= or_1bit:or__12.port0
result[13] <= or_1bit:or__13.port0
result[14] <= or_1bit:or__14.port0
result[15] <= or_1bit:or__15.port0
result[16] <= or_1bit:or__16.port0
result[17] <= or_1bit:or__17.port0
result[18] <= or_1bit:or__18.port0
result[19] <= or_1bit:or__19.port0
result[20] <= or_1bit:or__20.port0
result[21] <= or_1bit:or__21.port0
result[22] <= or_1bit:or__22.port0
result[23] <= or_1bit:or__23.port0
result[24] <= or_1bit:or__24.port0
result[25] <= or_1bit:or__25.port0
result[26] <= or_1bit:or__26.port0
result[27] <= or_1bit:or__27.port0
result[28] <= or_1bit:or__28.port0
result[29] <= or_1bit:or__29.port0
result[30] <= or_1bit:or__30.port0
result[31] <= or_1bit:or__31.port0
source1[0] => source1[0].IN1
source1[1] => source1[1].IN1
source1[2] => source1[2].IN1
source1[3] => source1[3].IN1
source1[4] => source1[4].IN1
source1[5] => source1[5].IN1
source1[6] => source1[6].IN1
source1[7] => source1[7].IN1
source1[8] => source1[8].IN1
source1[9] => source1[9].IN1
source1[10] => source1[10].IN1
source1[11] => source1[11].IN1
source1[12] => source1[12].IN1
source1[13] => source1[13].IN1
source1[14] => source1[14].IN1
source1[15] => source1[15].IN1
source1[16] => source1[16].IN1
source1[17] => source1[17].IN1
source1[18] => source1[18].IN1
source1[19] => source1[19].IN1
source1[20] => source1[20].IN1
source1[21] => source1[21].IN1
source1[22] => source1[22].IN1
source1[23] => source1[23].IN1
source1[24] => source1[24].IN1
source1[25] => source1[25].IN1
source1[26] => source1[26].IN1
source1[27] => source1[27].IN1
source1[28] => source1[28].IN1
source1[29] => source1[29].IN1
source1[30] => source1[30].IN1
source1[31] => source1[31].IN1
source2[0] => source2[0].IN1
source2[1] => source2[1].IN1
source2[2] => source2[2].IN1
source2[3] => source2[3].IN1
source2[4] => source2[4].IN1
source2[5] => source2[5].IN1
source2[6] => source2[6].IN1
source2[7] => source2[7].IN1
source2[8] => source2[8].IN1
source2[9] => source2[9].IN1
source2[10] => source2[10].IN1
source2[11] => source2[11].IN1
source2[12] => source2[12].IN1
source2[13] => source2[13].IN1
source2[14] => source2[14].IN1
source2[15] => source2[15].IN1
source2[16] => source2[16].IN1
source2[17] => source2[17].IN1
source2[18] => source2[18].IN1
source2[19] => source2[19].IN1
source2[20] => source2[20].IN1
source2[21] => source2[21].IN1
source2[22] => source2[22].IN1
source2[23] => source2[23].IN1
source2[24] => source2[24].IN1
source2[25] => source2[25].IN1
source2[26] => source2[26].IN1
source2[27] => source2[27].IN1
source2[28] => source2[28].IN1
source2[29] => source2[29].IN1
source2[30] => source2[30].IN1
source2[31] => source2[31].IN1
sel => sel.IN64


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and32
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and33
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1
result[0] <= and_1bit:and0.port0
result[1] <= and_1bit:and1.port0
result[2] <= and_1bit:and2.port0
result[3] <= and_1bit:and3.port0
result[4] <= and_1bit:and4.port0
result[5] <= and_1bit:and5.port0
result[6] <= and_1bit:and6.port0
result[7] <= and_1bit:and7.port0
result[8] <= and_1bit:and8.port0
result[9] <= and_1bit:and9.port0
result[10] <= and_1bit:and10.port0
result[11] <= and_1bit:and11.port0
result[12] <= and_1bit:and12.port0
result[13] <= and_1bit:and13.port0
result[14] <= and_1bit:and14.port0
result[15] <= and_1bit:and15.port0
result[16] <= and_1bit:and16.port0
result[17] <= and_1bit:and17.port0
result[18] <= and_1bit:and18.port0
result[19] <= and_1bit:and19.port0
result[20] <= and_1bit:and20.port0
result[21] <= and_1bit:and21.port0
result[22] <= and_1bit:and22.port0
result[23] <= and_1bit:and23.port0
result[24] <= and_1bit:and24.port0
result[25] <= and_1bit:and25.port0
result[26] <= and_1bit:and26.port0
result[27] <= and_1bit:and27.port0
result[28] <= and_1bit:and28.port0
result[29] <= and_1bit:and29.port0
result[30] <= and_1bit:and30.port0
result[31] <= and_1bit:and31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and0
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and1|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_32
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_1bit:and_33
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12
result[0] <= and_1bit:and0.port0
result[1] <= and_1bit:and1.port0
result[2] <= and_1bit:and2.port0
result[3] <= and_1bit:and3.port0
result[4] <= and_1bit:and4.port0
result[5] <= and_1bit:and5.port0
result[6] <= and_1bit:and6.port0
result[7] <= and_1bit:and7.port0
result[8] <= and_1bit:and8.port0
result[9] <= and_1bit:and9.port0
result[10] <= and_1bit:and10.port0
result[11] <= and_1bit:and11.port0
result[12] <= and_1bit:and12.port0
result[13] <= and_1bit:and13.port0
result[14] <= and_1bit:and14.port0
result[15] <= and_1bit:and15.port0
result[16] <= and_1bit:and16.port0
result[17] <= and_1bit:and17.port0
result[18] <= and_1bit:and18.port0
result[19] <= and_1bit:and19.port0
result[20] <= and_1bit:and20.port0
result[21] <= and_1bit:and21.port0
result[22] <= and_1bit:and22.port0
result[23] <= and_1bit:and23.port0
result[24] <= and_1bit:and24.port0
result[25] <= and_1bit:and25.port0
result[26] <= and_1bit:and26.port0
result[27] <= and_1bit:and27.port0
result[28] <= and_1bit:and28.port0
result[29] <= and_1bit:and29.port0
result[30] <= and_1bit:and30.port0
result[31] <= and_1bit:and31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and0
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|and_32bit:assign_and12|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__0
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__2
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__3
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__4
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__5
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__6
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__7
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__8
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__9
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__10
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__11
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__12
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__13
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__14
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__15
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__16
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__17
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__18
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__19
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__20
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__21
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__22
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__23
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__24
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__25
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__26
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__27
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__28
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__29
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__30
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux5|or_1bit:or__31
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6
result[0] <= or_1bit:or__0.port0
result[1] <= or_1bit:or__1.port0
result[2] <= or_1bit:or__2.port0
result[3] <= or_1bit:or__3.port0
result[4] <= or_1bit:or__4.port0
result[5] <= or_1bit:or__5.port0
result[6] <= or_1bit:or__6.port0
result[7] <= or_1bit:or__7.port0
result[8] <= or_1bit:or__8.port0
result[9] <= or_1bit:or__9.port0
result[10] <= or_1bit:or__10.port0
result[11] <= or_1bit:or__11.port0
result[12] <= or_1bit:or__12.port0
result[13] <= or_1bit:or__13.port0
result[14] <= or_1bit:or__14.port0
result[15] <= or_1bit:or__15.port0
result[16] <= or_1bit:or__16.port0
result[17] <= or_1bit:or__17.port0
result[18] <= or_1bit:or__18.port0
result[19] <= or_1bit:or__19.port0
result[20] <= or_1bit:or__20.port0
result[21] <= or_1bit:or__21.port0
result[22] <= or_1bit:or__22.port0
result[23] <= or_1bit:or__23.port0
result[24] <= or_1bit:or__24.port0
result[25] <= or_1bit:or__25.port0
result[26] <= or_1bit:or__26.port0
result[27] <= or_1bit:or__27.port0
result[28] <= or_1bit:or__28.port0
result[29] <= or_1bit:or__29.port0
result[30] <= or_1bit:or__30.port0
result[31] <= or_1bit:or__31.port0
source1[0] => source1[0].IN1
source1[1] => source1[1].IN1
source1[2] => source1[2].IN1
source1[3] => source1[3].IN1
source1[4] => source1[4].IN1
source1[5] => source1[5].IN1
source1[6] => source1[6].IN1
source1[7] => source1[7].IN1
source1[8] => source1[8].IN1
source1[9] => source1[9].IN1
source1[10] => source1[10].IN1
source1[11] => source1[11].IN1
source1[12] => source1[12].IN1
source1[13] => source1[13].IN1
source1[14] => source1[14].IN1
source1[15] => source1[15].IN1
source1[16] => source1[16].IN1
source1[17] => source1[17].IN1
source1[18] => source1[18].IN1
source1[19] => source1[19].IN1
source1[20] => source1[20].IN1
source1[21] => source1[21].IN1
source1[22] => source1[22].IN1
source1[23] => source1[23].IN1
source1[24] => source1[24].IN1
source1[25] => source1[25].IN1
source1[26] => source1[26].IN1
source1[27] => source1[27].IN1
source1[28] => source1[28].IN1
source1[29] => source1[29].IN1
source1[30] => source1[30].IN1
source1[31] => source1[31].IN1
source2[0] => source2[0].IN1
source2[1] => source2[1].IN1
source2[2] => source2[2].IN1
source2[3] => source2[3].IN1
source2[4] => source2[4].IN1
source2[5] => source2[5].IN1
source2[6] => source2[6].IN1
source2[7] => source2[7].IN1
source2[8] => source2[8].IN1
source2[9] => source2[9].IN1
source2[10] => source2[10].IN1
source2[11] => source2[11].IN1
source2[12] => source2[12].IN1
source2[13] => source2[13].IN1
source2[14] => source2[14].IN1
source2[15] => source2[15].IN1
source2[16] => source2[16].IN1
source2[17] => source2[17].IN1
source2[18] => source2[18].IN1
source2[19] => source2[19].IN1
source2[20] => source2[20].IN1
source2[21] => source2[21].IN1
source2[22] => source2[22].IN1
source2[23] => source2[23].IN1
source2[24] => source2[24].IN1
source2[25] => source2[25].IN1
source2[26] => source2[26].IN1
source2[27] => source2[27].IN1
source2[28] => source2[28].IN1
source2[29] => source2[29].IN1
source2[30] => source2[30].IN1
source2[31] => source2[31].IN1
sel => sel.IN64


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and32
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and33
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1
result[0] <= and_1bit:and0.port0
result[1] <= and_1bit:and1.port0
result[2] <= and_1bit:and2.port0
result[3] <= and_1bit:and3.port0
result[4] <= and_1bit:and4.port0
result[5] <= and_1bit:and5.port0
result[6] <= and_1bit:and6.port0
result[7] <= and_1bit:and7.port0
result[8] <= and_1bit:and8.port0
result[9] <= and_1bit:and9.port0
result[10] <= and_1bit:and10.port0
result[11] <= and_1bit:and11.port0
result[12] <= and_1bit:and12.port0
result[13] <= and_1bit:and13.port0
result[14] <= and_1bit:and14.port0
result[15] <= and_1bit:and15.port0
result[16] <= and_1bit:and16.port0
result[17] <= and_1bit:and17.port0
result[18] <= and_1bit:and18.port0
result[19] <= and_1bit:and19.port0
result[20] <= and_1bit:and20.port0
result[21] <= and_1bit:and21.port0
result[22] <= and_1bit:and22.port0
result[23] <= and_1bit:and23.port0
result[24] <= and_1bit:and24.port0
result[25] <= and_1bit:and25.port0
result[26] <= and_1bit:and26.port0
result[27] <= and_1bit:and27.port0
result[28] <= and_1bit:and28.port0
result[29] <= and_1bit:and29.port0
result[30] <= and_1bit:and30.port0
result[31] <= and_1bit:and31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and0
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and1|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_32
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_1bit:and_33
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12
result[0] <= and_1bit:and0.port0
result[1] <= and_1bit:and1.port0
result[2] <= and_1bit:and2.port0
result[3] <= and_1bit:and3.port0
result[4] <= and_1bit:and4.port0
result[5] <= and_1bit:and5.port0
result[6] <= and_1bit:and6.port0
result[7] <= and_1bit:and7.port0
result[8] <= and_1bit:and8.port0
result[9] <= and_1bit:and9.port0
result[10] <= and_1bit:and10.port0
result[11] <= and_1bit:and11.port0
result[12] <= and_1bit:and12.port0
result[13] <= and_1bit:and13.port0
result[14] <= and_1bit:and14.port0
result[15] <= and_1bit:and15.port0
result[16] <= and_1bit:and16.port0
result[17] <= and_1bit:and17.port0
result[18] <= and_1bit:and18.port0
result[19] <= and_1bit:and19.port0
result[20] <= and_1bit:and20.port0
result[21] <= and_1bit:and21.port0
result[22] <= and_1bit:and22.port0
result[23] <= and_1bit:and23.port0
result[24] <= and_1bit:and24.port0
result[25] <= and_1bit:and25.port0
result[26] <= and_1bit:and26.port0
result[27] <= and_1bit:and27.port0
result[28] <= and_1bit:and28.port0
result[29] <= and_1bit:and29.port0
result[30] <= and_1bit:and30.port0
result[31] <= and_1bit:and31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and0
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|and_32bit:assign_and12|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__0
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__2
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__3
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__4
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__5
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__6
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__7
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__8
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__9
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__10
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__11
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__12
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__13
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__14
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__15
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__16
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__17
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__18
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__19
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__20
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__21
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__22
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__23
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__24
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__25
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__26
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__27
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__28
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__29
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__30
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux6|or_1bit:or__31
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7
result[0] <= or_1bit:or__0.port0
result[1] <= or_1bit:or__1.port0
result[2] <= or_1bit:or__2.port0
result[3] <= or_1bit:or__3.port0
result[4] <= or_1bit:or__4.port0
result[5] <= or_1bit:or__5.port0
result[6] <= or_1bit:or__6.port0
result[7] <= or_1bit:or__7.port0
result[8] <= or_1bit:or__8.port0
result[9] <= or_1bit:or__9.port0
result[10] <= or_1bit:or__10.port0
result[11] <= or_1bit:or__11.port0
result[12] <= or_1bit:or__12.port0
result[13] <= or_1bit:or__13.port0
result[14] <= or_1bit:or__14.port0
result[15] <= or_1bit:or__15.port0
result[16] <= or_1bit:or__16.port0
result[17] <= or_1bit:or__17.port0
result[18] <= or_1bit:or__18.port0
result[19] <= or_1bit:or__19.port0
result[20] <= or_1bit:or__20.port0
result[21] <= or_1bit:or__21.port0
result[22] <= or_1bit:or__22.port0
result[23] <= or_1bit:or__23.port0
result[24] <= or_1bit:or__24.port0
result[25] <= or_1bit:or__25.port0
result[26] <= or_1bit:or__26.port0
result[27] <= or_1bit:or__27.port0
result[28] <= or_1bit:or__28.port0
result[29] <= or_1bit:or__29.port0
result[30] <= or_1bit:or__30.port0
result[31] <= or_1bit:or__31.port0
source1[0] => source1[0].IN1
source1[1] => source1[1].IN1
source1[2] => source1[2].IN1
source1[3] => source1[3].IN1
source1[4] => source1[4].IN1
source1[5] => source1[5].IN1
source1[6] => source1[6].IN1
source1[7] => source1[7].IN1
source1[8] => source1[8].IN1
source1[9] => source1[9].IN1
source1[10] => source1[10].IN1
source1[11] => source1[11].IN1
source1[12] => source1[12].IN1
source1[13] => source1[13].IN1
source1[14] => source1[14].IN1
source1[15] => source1[15].IN1
source1[16] => source1[16].IN1
source1[17] => source1[17].IN1
source1[18] => source1[18].IN1
source1[19] => source1[19].IN1
source1[20] => source1[20].IN1
source1[21] => source1[21].IN1
source1[22] => source1[22].IN1
source1[23] => source1[23].IN1
source1[24] => source1[24].IN1
source1[25] => source1[25].IN1
source1[26] => source1[26].IN1
source1[27] => source1[27].IN1
source1[28] => source1[28].IN1
source1[29] => source1[29].IN1
source1[30] => source1[30].IN1
source1[31] => source1[31].IN1
source2[0] => source2[0].IN1
source2[1] => source2[1].IN1
source2[2] => source2[2].IN1
source2[3] => source2[3].IN1
source2[4] => source2[4].IN1
source2[5] => source2[5].IN1
source2[6] => source2[6].IN1
source2[7] => source2[7].IN1
source2[8] => source2[8].IN1
source2[9] => source2[9].IN1
source2[10] => source2[10].IN1
source2[11] => source2[11].IN1
source2[12] => source2[12].IN1
source2[13] => source2[13].IN1
source2[14] => source2[14].IN1
source2[15] => source2[15].IN1
source2[16] => source2[16].IN1
source2[17] => source2[17].IN1
source2[18] => source2[18].IN1
source2[19] => source2[19].IN1
source2[20] => source2[20].IN1
source2[21] => source2[21].IN1
source2[22] => source2[22].IN1
source2[23] => source2[23].IN1
source2[24] => source2[24].IN1
source2[25] => source2[25].IN1
source2[26] => source2[26].IN1
source2[27] => source2[27].IN1
source2[28] => source2[28].IN1
source2[29] => source2[29].IN1
source2[30] => source2[30].IN1
source2[31] => source2[31].IN1
sel => sel.IN64


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and32
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and33
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1
result[0] <= and_1bit:and0.port0
result[1] <= and_1bit:and1.port0
result[2] <= and_1bit:and2.port0
result[3] <= and_1bit:and3.port0
result[4] <= and_1bit:and4.port0
result[5] <= and_1bit:and5.port0
result[6] <= and_1bit:and6.port0
result[7] <= and_1bit:and7.port0
result[8] <= and_1bit:and8.port0
result[9] <= and_1bit:and9.port0
result[10] <= and_1bit:and10.port0
result[11] <= and_1bit:and11.port0
result[12] <= and_1bit:and12.port0
result[13] <= and_1bit:and13.port0
result[14] <= and_1bit:and14.port0
result[15] <= and_1bit:and15.port0
result[16] <= and_1bit:and16.port0
result[17] <= and_1bit:and17.port0
result[18] <= and_1bit:and18.port0
result[19] <= and_1bit:and19.port0
result[20] <= and_1bit:and20.port0
result[21] <= and_1bit:and21.port0
result[22] <= and_1bit:and22.port0
result[23] <= and_1bit:and23.port0
result[24] <= and_1bit:and24.port0
result[25] <= and_1bit:and25.port0
result[26] <= and_1bit:and26.port0
result[27] <= and_1bit:and27.port0
result[28] <= and_1bit:and28.port0
result[29] <= and_1bit:and29.port0
result[30] <= and_1bit:and30.port0
result[31] <= and_1bit:and31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and0
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and1|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_32
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_1bit:and_33
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12
result[0] <= and_1bit:and0.port0
result[1] <= and_1bit:and1.port0
result[2] <= and_1bit:and2.port0
result[3] <= and_1bit:and3.port0
result[4] <= and_1bit:and4.port0
result[5] <= and_1bit:and5.port0
result[6] <= and_1bit:and6.port0
result[7] <= and_1bit:and7.port0
result[8] <= and_1bit:and8.port0
result[9] <= and_1bit:and9.port0
result[10] <= and_1bit:and10.port0
result[11] <= and_1bit:and11.port0
result[12] <= and_1bit:and12.port0
result[13] <= and_1bit:and13.port0
result[14] <= and_1bit:and14.port0
result[15] <= and_1bit:and15.port0
result[16] <= and_1bit:and16.port0
result[17] <= and_1bit:and17.port0
result[18] <= and_1bit:and18.port0
result[19] <= and_1bit:and19.port0
result[20] <= and_1bit:and20.port0
result[21] <= and_1bit:and21.port0
result[22] <= and_1bit:and22.port0
result[23] <= and_1bit:and23.port0
result[24] <= and_1bit:and24.port0
result[25] <= and_1bit:and25.port0
result[26] <= and_1bit:and26.port0
result[27] <= and_1bit:and27.port0
result[28] <= and_1bit:and28.port0
result[29] <= and_1bit:and29.port0
result[30] <= and_1bit:and30.port0
result[31] <= and_1bit:and31.port0
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and0
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and5
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and6
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and7
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and8
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and9
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and10
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and11
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and12
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and13
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and14
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and15
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and16
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and17
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and18
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and19
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and20
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and21
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and22
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and23
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and24
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and25
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and26
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and27
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and28
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and29
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and30
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|and_32bit:assign_and12|and_1bit:and31
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__0
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__2
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__3
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__4
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__5
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__6
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__7
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__8
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__9
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__10
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__11
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__12
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__13
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__14
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__15
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__16
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__17
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__18
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__19
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__20
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__21
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__22
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__23
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__24
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__25
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__26
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__27
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__28
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__29
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__30
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|alu:alu1|mux_8x1:mux|mux_2x1:mux7|or_1bit:or__31
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|shift_left_2:sl2
shifted_address[0] <= <GND>
shifted_address[1] <= <GND>
shifted_address[2] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[3] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[4] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[5] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[6] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[7] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[8] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[9] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[10] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[11] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[12] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[13] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[14] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[15] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[16] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[17] <= address[15].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[18] <= address[16].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[19] <= address[17].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[20] <= address[18].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[21] <= address[19].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[22] <= address[20].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[23] <= address[21].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[24] <= address[22].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[25] <= address[23].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[26] <= address[24].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[27] <= address[25].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[28] <= address[26].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[29] <= address[27].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[30] <= address[28].DB_MAX_OUTPUT_PORT_TYPE
shifted_address[31] <= address[29].DB_MAX_OUTPUT_PORT_TYPE
address[0] => shifted_address[2].DATAIN
address[1] => shifted_address[3].DATAIN
address[2] => shifted_address[4].DATAIN
address[3] => shifted_address[5].DATAIN
address[4] => shifted_address[6].DATAIN
address[5] => shifted_address[7].DATAIN
address[6] => shifted_address[8].DATAIN
address[7] => shifted_address[9].DATAIN
address[8] => shifted_address[10].DATAIN
address[9] => shifted_address[11].DATAIN
address[10] => shifted_address[12].DATAIN
address[11] => shifted_address[13].DATAIN
address[12] => shifted_address[14].DATAIN
address[13] => shifted_address[15].DATAIN
address[14] => shifted_address[16].DATAIN
address[15] => shifted_address[17].DATAIN
address[16] => shifted_address[18].DATAIN
address[17] => shifted_address[19].DATAIN
address[18] => shifted_address[20].DATAIN
address[19] => shifted_address[21].DATAIN
address[20] => shifted_address[22].DATAIN
address[21] => shifted_address[23].DATAIN
address[22] => shifted_address[24].DATAIN
address[23] => shifted_address[25].DATAIN
address[24] => shifted_address[26].DATAIN
address[25] => shifted_address[27].DATAIN
address[26] => shifted_address[28].DATAIN
address[27] => shifted_address[29].DATAIN
address[28] => shifted_address[30].DATAIN
address[29] => shifted_address[31].DATAIN
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~


|mips|fulladder_cla_32bit:adder1
sum[0] <= fulladder_cla_4bit:fa0.port0
sum[1] <= fulladder_cla_4bit:fa0.port0
sum[2] <= fulladder_cla_4bit:fa0.port0
sum[3] <= fulladder_cla_4bit:fa0.port0
sum[4] <= fulladder_cla_4bit:fa1.port0
sum[5] <= fulladder_cla_4bit:fa1.port0
sum[6] <= fulladder_cla_4bit:fa1.port0
sum[7] <= fulladder_cla_4bit:fa1.port0
sum[8] <= fulladder_cla_4bit:fa2.port0
sum[9] <= fulladder_cla_4bit:fa2.port0
sum[10] <= fulladder_cla_4bit:fa2.port0
sum[11] <= fulladder_cla_4bit:fa2.port0
sum[12] <= fulladder_cla_4bit:fa3.port0
sum[13] <= fulladder_cla_4bit:fa3.port0
sum[14] <= fulladder_cla_4bit:fa3.port0
sum[15] <= fulladder_cla_4bit:fa3.port0
sum[16] <= fulladder_cla_4bit:fa4.port0
sum[17] <= fulladder_cla_4bit:fa4.port0
sum[18] <= fulladder_cla_4bit:fa4.port0
sum[19] <= fulladder_cla_4bit:fa4.port0
sum[20] <= fulladder_cla_4bit:fa5.port0
sum[21] <= fulladder_cla_4bit:fa5.port0
sum[22] <= fulladder_cla_4bit:fa5.port0
sum[23] <= fulladder_cla_4bit:fa5.port0
sum[24] <= fulladder_cla_4bit:fa6.port0
sum[25] <= fulladder_cla_4bit:fa6.port0
sum[26] <= fulladder_cla_4bit:fa6.port0
sum[27] <= fulladder_cla_4bit:fa6.port0
sum[28] <= fulladder_cla_4bit:fa7.port0
sum[29] <= fulladder_cla_4bit:fa7.port0
sum[30] <= fulladder_cla_4bit:fa7.port0
sum[31] <= fulladder_cla_4bit:fa7.port0
c_out <= or7.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder1|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2
sum[0] <= fulladder_cla_4bit:fa0.port0
sum[1] <= fulladder_cla_4bit:fa0.port0
sum[2] <= fulladder_cla_4bit:fa0.port0
sum[3] <= fulladder_cla_4bit:fa0.port0
sum[4] <= fulladder_cla_4bit:fa1.port0
sum[5] <= fulladder_cla_4bit:fa1.port0
sum[6] <= fulladder_cla_4bit:fa1.port0
sum[7] <= fulladder_cla_4bit:fa1.port0
sum[8] <= fulladder_cla_4bit:fa2.port0
sum[9] <= fulladder_cla_4bit:fa2.port0
sum[10] <= fulladder_cla_4bit:fa2.port0
sum[11] <= fulladder_cla_4bit:fa2.port0
sum[12] <= fulladder_cla_4bit:fa3.port0
sum[13] <= fulladder_cla_4bit:fa3.port0
sum[14] <= fulladder_cla_4bit:fa3.port0
sum[15] <= fulladder_cla_4bit:fa3.port0
sum[16] <= fulladder_cla_4bit:fa4.port0
sum[17] <= fulladder_cla_4bit:fa4.port0
sum[18] <= fulladder_cla_4bit:fa4.port0
sum[19] <= fulladder_cla_4bit:fa4.port0
sum[20] <= fulladder_cla_4bit:fa5.port0
sum[21] <= fulladder_cla_4bit:fa5.port0
sum[22] <= fulladder_cla_4bit:fa5.port0
sum[23] <= fulladder_cla_4bit:fa5.port0
sum[24] <= fulladder_cla_4bit:fa6.port0
sum[25] <= fulladder_cla_4bit:fa6.port0
sum[26] <= fulladder_cla_4bit:fa6.port0
sum[27] <= fulladder_cla_4bit:fa6.port0
sum[28] <= fulladder_cla_4bit:fa7.port0
sum[29] <= fulladder_cla_4bit:fa7.port0
sum[30] <= fulladder_cla_4bit:fa7.port0
sum[31] <= fulladder_cla_4bit:fa7.port0
c_out <= or7.DB_MAX_OUTPUT_PORT_TYPE
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => a[12].IN1
a[13] => a[13].IN1
a[14] => a[14].IN1
a[15] => a[15].IN1
a[16] => a[16].IN1
a[17] => a[17].IN1
a[18] => a[18].IN1
a[19] => a[19].IN1
a[20] => a[20].IN1
a[21] => a[21].IN1
a[22] => a[22].IN1
a[23] => a[23].IN1
a[24] => a[24].IN1
a[25] => a[25].IN1
a[26] => a[26].IN1
a[27] => a[27].IN1
a[28] => a[28].IN1
a[29] => a[29].IN1
a[30] => a[30].IN1
a[31] => a[31].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
b[4] => b[4].IN1
b[5] => b[5].IN1
b[6] => b[6].IN1
b[7] => b[7].IN1
b[8] => b[8].IN1
b[9] => b[9].IN1
b[10] => b[10].IN1
b[11] => b[11].IN1
b[12] => b[12].IN1
b[13] => b[13].IN1
b[14] => b[14].IN1
b[15] => b[15].IN1
b[16] => b[16].IN1
b[17] => b[17].IN1
b[18] => b[18].IN1
b[19] => b[19].IN1
b[20] => b[20].IN1
b[21] => b[21].IN1
b[22] => b[22].IN1
b[23] => b[23].IN1
b[24] => b[24].IN1
b[25] => b[25].IN1
b[26] => b[26].IN1
b[27] => b[27].IN1
b[28] => b[28].IN1
b[29] => b[29].IN1
b[30] => b[30].IN1
b[31] => b[31].IN1
c_in => c_in.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa0|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa1|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa2|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa3|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa4|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa5|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa6|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7
sum[0] <= fulladder_cla_1bit:fa0.port0
sum[1] <= fulladder_cla_1bit:fa1.port0
sum[2] <= fulladder_cla_1bit:fa2.port0
sum[3] <= fulladder_cla_1bit:fa3.port0
p[0] <= fulladder_cla_1bit:fa0.port1
p[1] <= fulladder_cla_1bit:fa1.port1
p[2] <= fulladder_cla_1bit:fa2.port1
p[3] <= fulladder_cla_1bit:fa3.port1
g[0] <= fulladder_cla_1bit:fa0.port2
g[1] <= fulladder_cla_1bit:fa1.port2
g[2] <= fulladder_cla_1bit:fa2.port2
g[3] <= fulladder_cla_1bit:fa3.port2
a[0] => a[0].IN1
a[1] => a[1].IN1
a[2] => a[2].IN1
a[3] => a[3].IN1
b[0] => b[0].IN1
b[1] => b[1].IN1
b[2] => b[2].IN1
b[3] => b[3].IN1
c_in[0] => c_in[0].IN1
c_in[1] => c_in[1].IN1
c_in[2] => c_in[2].IN1
c_in[3] => c_in[3].IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa0|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3
sum <= xor_1bit:xor2.port0
p <= or_1bit:or1.port0
g <= and_1bit:and3.port0
a => a.IN4
b => b.IN4
c_in => c_in.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor1|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2
result <= and_1bit:and4.port0
a => a.IN2
b => b.IN2


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|xor_1bit:xor2|and_1bit:and4
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|and_1bit:and1
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|and_1bit:and2
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|or_1bit:or1
result <= or1.DB_MAX_OUTPUT_PORT_TYPE
a => or1.IN0
b => or1.IN1


|mips|fulladder_cla_32bit:adder2|fulladder_cla_4bit:fa7|fulladder_cla_1bit:fa3|and_1bit:and3
result <= and1.DB_MAX_OUTPUT_PORT_TYPE
a => and1.IN0
b => and1.IN1


|mips|memory_block:mb
read_data[0] <= read_data[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => read_data.OUTPUTSELECT
byteOperations => memory.data_a[31].OUTPUTSELECT
byteOperations => memory.data_a[30].OUTPUTSELECT
byteOperations => memory.data_a[29].OUTPUTSELECT
byteOperations => memory.data_a[28].OUTPUTSELECT
byteOperations => memory.data_a[27].OUTPUTSELECT
byteOperations => memory.data_a[26].OUTPUTSELECT
byteOperations => memory.data_a[25].OUTPUTSELECT
byteOperations => memory.data_a[24].OUTPUTSELECT
byteOperations => memory.data_a[23].OUTPUTSELECT
byteOperations => memory.data_a[22].OUTPUTSELECT
byteOperations => memory.data_a[21].OUTPUTSELECT
byteOperations => memory.data_a[20].OUTPUTSELECT
byteOperations => memory.data_a[19].OUTPUTSELECT
byteOperations => memory.data_a[18].OUTPUTSELECT
byteOperations => memory.data_a[17].OUTPUTSELECT
byteOperations => memory.data_a[16].OUTPUTSELECT
byteOperations => memory.data_a[15].OUTPUTSELECT
byteOperations => memory.data_a[14].OUTPUTSELECT
byteOperations => memory.data_a[13].OUTPUTSELECT
byteOperations => memory.data_a[12].OUTPUTSELECT
byteOperations => memory.data_a[11].OUTPUTSELECT
byteOperations => memory.data_a[10].OUTPUTSELECT
byteOperations => memory.data_a[9].OUTPUTSELECT
byteOperations => memory.data_a[8].OUTPUTSELECT
address[0] => memory.WADDR
address[0] => memory.RADDR
address[0] => memory.PORTBRADDR
address[1] => memory.WADDR1
address[1] => memory.RADDR1
address[1] => memory.PORTBRADDR1
address[2] => memory.WADDR2
address[2] => memory.RADDR2
address[2] => memory.PORTBRADDR2
address[3] => memory.WADDR3
address[3] => memory.RADDR3
address[3] => memory.PORTBRADDR3
address[4] => memory.WADDR4
address[4] => memory.RADDR4
address[4] => memory.PORTBRADDR4
address[5] => memory.WADDR5
address[5] => memory.RADDR5
address[5] => memory.PORTBRADDR5
address[6] => memory.WADDR6
address[6] => memory.RADDR6
address[6] => memory.PORTBRADDR6
address[7] => memory.WADDR7
address[7] => memory.RADDR7
address[7] => memory.PORTBRADDR7
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
write_data[0] => memory.DATAIN
write_data[1] => memory.DATAIN1
write_data[2] => memory.DATAIN2
write_data[3] => memory.DATAIN3
write_data[4] => memory.DATAIN4
write_data[5] => memory.DATAIN5
write_data[6] => memory.DATAIN6
write_data[7] => memory.DATAIN7
write_data[8] => memory.data_a[8].DATAA
write_data[9] => memory.data_a[9].DATAA
write_data[10] => memory.data_a[10].DATAA
write_data[11] => memory.data_a[11].DATAA
write_data[12] => memory.data_a[12].DATAA
write_data[13] => memory.data_a[13].DATAA
write_data[14] => memory.data_a[14].DATAA
write_data[15] => memory.data_a[15].DATAA
write_data[16] => memory.data_a[16].DATAA
write_data[17] => memory.data_a[17].DATAA
write_data[18] => memory.data_a[18].DATAA
write_data[19] => memory.data_a[19].DATAA
write_data[20] => memory.data_a[20].DATAA
write_data[21] => memory.data_a[21].DATAA
write_data[22] => memory.data_a[22].DATAA
write_data[23] => memory.data_a[23].DATAA
write_data[24] => memory.data_a[24].DATAA
write_data[25] => memory.data_a[25].DATAA
write_data[26] => memory.data_a[26].DATAA
write_data[27] => memory.data_a[27].DATAA
write_data[28] => memory.data_a[28].DATAA
write_data[29] => memory.data_a[29].DATAA
write_data[30] => memory.data_a[30].DATAA
write_data[31] => memory.data_a[31].DATAA
memRead => read_data[0]$latch.LATCH_ENABLE
memRead => read_data[1]$latch.LATCH_ENABLE
memRead => read_data[2]$latch.LATCH_ENABLE
memRead => read_data[3]$latch.LATCH_ENABLE
memRead => read_data[4]$latch.LATCH_ENABLE
memRead => read_data[5]$latch.LATCH_ENABLE
memRead => read_data[6]$latch.LATCH_ENABLE
memRead => read_data[7]$latch.LATCH_ENABLE
memRead => read_data[8]$latch.LATCH_ENABLE
memRead => read_data[9]$latch.LATCH_ENABLE
memRead => read_data[10]$latch.LATCH_ENABLE
memRead => read_data[11]$latch.LATCH_ENABLE
memRead => read_data[12]$latch.LATCH_ENABLE
memRead => read_data[13]$latch.LATCH_ENABLE
memRead => read_data[14]$latch.LATCH_ENABLE
memRead => read_data[15]$latch.LATCH_ENABLE
memRead => read_data[16]$latch.LATCH_ENABLE
memRead => read_data[17]$latch.LATCH_ENABLE
memRead => read_data[18]$latch.LATCH_ENABLE
memRead => read_data[19]$latch.LATCH_ENABLE
memRead => read_data[20]$latch.LATCH_ENABLE
memRead => read_data[21]$latch.LATCH_ENABLE
memRead => read_data[22]$latch.LATCH_ENABLE
memRead => read_data[23]$latch.LATCH_ENABLE
memRead => read_data[24]$latch.LATCH_ENABLE
memRead => read_data[25]$latch.LATCH_ENABLE
memRead => read_data[26]$latch.LATCH_ENABLE
memRead => read_data[27]$latch.LATCH_ENABLE
memRead => read_data[28]$latch.LATCH_ENABLE
memRead => read_data[29]$latch.LATCH_ENABLE
memRead => read_data[30]$latch.LATCH_ENABLE
memRead => read_data[31]$latch.LATCH_ENABLE
memWrite => memory.WE


