\hypertarget{classilang_1_1_verilog_generator}{}\section{ilang\+:\+:Verilog\+Generator Class Reference}
\label{classilang_1_1_verilog_generator}\index{ilang\+::\+Verilog\+Generator@{ilang\+::\+Verilog\+Generator}}


Class of Verilog Generator.  




{\ttfamily \#include $<$verilog\+\_\+gen.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structilang_1_1_verilog_generator_1_1_vlg_gen_config}{Vlg\+Gen\+Config}}
\begin{DoxyCompactList}\small\item\em the structure to configure the verilog generator \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classilang_1_1_verilog_generator_abf9c7566b2c958bb7456fa1be6e438b0}\label{classilang_1_1_verilog_generator_abf9c7566b2c958bb7456fa1be6e438b0}} 
{\bfseries Verilog\+Generator} (const \mbox{\hyperlink{structilang_1_1_verilog_generator_1_1_vlg_gen_config}{Vlg\+Gen\+Config}} \&config=\mbox{\hyperlink{structilang_1_1_verilog_generator_1_1_vlg_gen_config}{Vlg\+Gen\+Config}}(), const std\+::string \&mod\+Name=\char`\"{}\char`\"{}, const std\+::string \&clk=\char`\"{}clk\char`\"{}, const std\+::string \&rst=\char`\"{}rst\char`\"{})
\item 
\mbox{\Hypertarget{classilang_1_1_verilog_generator_acaf4bd577931faa9e057b79ecf179242}\label{classilang_1_1_verilog_generator_acaf4bd577931faa9e057b79ecf179242}} 
void \mbox{\hyperlink{classilang_1_1_verilog_generator_acaf4bd577931faa9e057b79ecf179242}{Export\+Ila}} (const \mbox{\hyperlink{namespaceilang_ad1b30fdf347e493b3937143da05d1a72}{Instr\+Lvl\+Abs\+Ptr}} \&ila\+\_\+ptr\+\_\+)
\begin{DoxyCompactList}\small\item\em Parse an I\+LA, will gen all its instructions. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{classilang_1_1_verilog_generator_ad0387a0c590560df71b9aecf6853c0b0}\label{classilang_1_1_verilog_generator_ad0387a0c590560df71b9aecf6853c0b0}} 
void \mbox{\hyperlink{classilang_1_1_verilog_generator_ad0387a0c590560df71b9aecf6853c0b0}{Export\+Top\+Level\+Instr}} (const \mbox{\hyperlink{namespaceilang_af88a19312ae653d687a0d1207bb284f6}{Instr\+Ptr}} \&instr\+\_\+ptr\+\_\+)
\begin{DoxyCompactList}\small\item\em Parse an instruction. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{classilang_1_1_verilog_generator_a4680ff4bed22a6d3f91c5054a6ead09e}{Dump\+To\+File}} (std\+::ostream \&fout) const
\end{DoxyCompactItemize}
\subsection*{Friends}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{classilang_1_1_verilog_generator_a3c78b27935e4aeccc185c85dbd8becc9}\label{classilang_1_1_verilog_generator_a3c78b27935e4aeccc185c85dbd8becc9}} 
std\+::ostream \& {\bfseries operator$<$$<$} (std\+::ostream \&out, const mem\+\_\+write\+\_\+entry\+\_\+t \&mwe)
\item 
\mbox{\Hypertarget{classilang_1_1_verilog_generator_af0f5848d79581e7ef545a7b8cb31d31a}\label{classilang_1_1_verilog_generator_af0f5848d79581e7ef545a7b8cb31d31a}} 
std\+::ostream \& {\bfseries operator$<$$<$} (std\+::ostream \&out, const mem\+\_\+write\+\_\+entry\+\_\+list\+\_\+t \&mwel)
\item 
\mbox{\Hypertarget{classilang_1_1_verilog_generator_a176a114a2a0d71e8ae324ebe92b792cb}\label{classilang_1_1_verilog_generator_a176a114a2a0d71e8ae324ebe92b792cb}} 
std\+::ostream \& {\bfseries operator$<$$<$} (std\+::ostream \&out, const mem\+\_\+write\+\_\+entry\+\_\+list\+\_\+stack\+\_\+t \&mwel)
\item 
\mbox{\Hypertarget{classilang_1_1_verilog_generator_a9cc1ee68827bbb9b62d63a3cbdd30a05}\label{classilang_1_1_verilog_generator_a9cc1ee68827bbb9b62d63a3cbdd30a05}} 
std\+::ostream \& {\bfseries operator$<$$<$} (std\+::ostream \&out, const mem\+\_\+write\+\_\+t \&mw)
\item 
\mbox{\Hypertarget{classilang_1_1_verilog_generator_a8a47dbbc10d44c40ccd9a32a9a465ce4}\label{classilang_1_1_verilog_generator_a8a47dbbc10d44c40ccd9a32a9a465ce4}} 
std\+::ostream \& {\bfseries operator$<$$<$} (std\+::ostream \&out, const mem\+\_\+write\+\_\+list\+\_\+t \&mwl)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Class of Verilog Generator. 

\subsection{Member Function Documentation}
\mbox{\Hypertarget{classilang_1_1_verilog_generator_a4680ff4bed22a6d3f91c5054a6ead09e}\label{classilang_1_1_verilog_generator_a4680ff4bed22a6d3f91c5054a6ead09e}} 
\index{ilang\+::\+Verilog\+Generator@{ilang\+::\+Verilog\+Generator}!Dump\+To\+File@{Dump\+To\+File}}
\index{Dump\+To\+File@{Dump\+To\+File}!ilang\+::\+Verilog\+Generator@{ilang\+::\+Verilog\+Generator}}
\subsubsection{\texorpdfstring{Dump\+To\+File()}{DumpToFile()}}
{\footnotesize\ttfamily void ilang\+::\+Verilog\+Generator\+::\+Dump\+To\+File (\begin{DoxyParamCaption}\item[{std\+::ostream \&}]{fout }\end{DoxyParamCaption}) const}

after parsing either the Instruction/\+I\+LA, use this function to dump to a file. 

The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{verilog__gen_8h}{verilog\+\_\+gen.\+h}}\end{DoxyCompactItemize}
