| Wirelist created using version 5.2.
V 5.2
DESIGN_MAY_CONTAIN_RIPPERS__RECOMPILATION_AND_RELINKING_WITH_RIPPER_VERSION_OF_VIEWBASE_REQUIRED
K 398360777000 trigcon
DW ran21
SA @SHEET=6 
SA @NAME=RAN21 
SA @DATETIME=11-19-2004_14:52 
|Q virtex2:fd 1
AS virtex2:fd @INIT=0
AS virtex2:fd DEVICE=DFF
AS virtex2:fd LIBVER=2.0.0
AS virtex2:fd LEVEL=XILINX
AS virtex2:fd PINORDER=C D Q
AP virtex2:fd 1 PINTYPE=IN
AP virtex2:fd 2 PINTYPE=IN
AP virtex2:fd 3 PINTYPE=OUT
|Q virtex2:srl16 1
AS virtex2:srl16 LEVEL=XILINX
AS virtex2:srl16 LIBVER=2.0.0
AS virtex2:srl16 @INIT="0000"
AS virtex2:srl16 PINORDER=A0 A1 A2 A3 CLK D Q
AP virtex2:srl16 1 PINTYPE=IN
AP virtex2:srl16 2 PINTYPE=IN
AP virtex2:srl16 3 PINTYPE=IN
AP virtex2:srl16 4 PINTYPE=IN
AP virtex2:srl16 5 PINTYPE=IN
AP virtex2:srl16 6 PINTYPE=IN
AP virtex2:srl16 7 PINTYPE=OUT
|Q virtex2:xnor2 1
AS virtex2:xnor2 DEVICE=XNOR
AS virtex2:xnor2 LEVEL=XILINX
AS virtex2:xnor2 LIBVER=2.0.0
AS virtex2:xnor2 PINORDER=I0 I1 O
AP virtex2:xnor2 1 PINTYPE=IN
AP virtex2:xnor2 2 PINTYPE=IN
AP virtex2:xnor2 3 PARAM=INV
AP virtex2:xnor2 3 PINTYPE=OUT
|Q virtex2p:fdce 1
AS virtex2p:fdce @INIT=0
AS virtex2p:fdce LIBVER=2.0.0
AS virtex2p:fdce LEVEL=XILINX
AS virtex2p:fdce DEVICE=DFF
AS virtex2p:fdce PINORDER=C CE CLR D Q
AP virtex2p:fdce 1 PINTYPE=IN
AP virtex2p:fdce 2 PINTYPE=IN
AP virtex2p:fdce 3 PINTYPE=IN
AP virtex2p:fdce 4 PINTYPE=IN
AP virtex2p:fdce 5 PINTYPE=OUT
W virtex2:fd $6I1061
I $6I1061 virtex2:fd CLK $6N1067 FBXB81 
W virtex2:srl16 $6I1062
I $6I1062 virtex2:srl16 LOGICL LOGICH LOGICL LOGICL CLK FBXB77 $6N1067 @INIT=0000`
W virtex2:srl16 $6I1008
I $6I1008 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $6N1009 $6N1046 @INIT=0000`
W virtex2:srl16 $6I1010
I $6I1010 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $6N1023 $6N1024 @INIT=0000`
W virtex2:srl16 $6I1011
I $6I1011 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK FBXB0 $6N1023 @INIT=0000`INIT=0000`
W virtex2:xnor2 $6I1012
I $6I1012 virtex2:xnor2 FBXB77 FBXB81 FBXB0 
W virtex2:srl16 $6I1013
I $6I1013 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $6N1024 $6N1009 @INIT=0000`
W virtex2:srl16 $6I1047
I $6I1047 virtex2:srl16 LOGICL LOGICL LOGICH LOGICH CLK $6N1046 FBXB77 @INIT=0000`
W virtex2:srl16 $6I966
I $6I966 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $6N967 $6N1004 @INIT=0000`
W virtex2:srl16 $6I968
I $6I968 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $6N981 $6N982 @INIT=0000`
W virtex2:srl16 $6I969
I $6I969 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK FBWB0 $6N981 INIT=0000`@INIT=0000`
W virtex2:xnor2 $6I970
I $6I970 virtex2:xnor2 FBWB70 FBWB79 FBWB0 
W virtex2:srl16 $6I971
I $6I971 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $6N982 $6N967 @INIT=0000`
W virtex2:srl16 $6I957
I $6I957 virtex2:srl16 LOGICH LOGICH LOGICH LOGICL CLK $6N958 $6N964 @INIT=0000`
W virtex2:srl16 $6I926
I $6I926 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $6N945 FBVB48 @INIT=0000`
W virtex2:xnor2 $6I930
I $6I930 virtex2:xnor2 FBVB48 FBVB73 FBVB0 
W virtex2:srl16 $6I931
I $6I931 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK FBVB0 $6N946 @INIT=0000`INIT=0000`
W virtex2:srl16 $6I951
I $6I951 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK $6N946 $6N945 @INIT=0000`
W virtex2:srl16 $6I925
I $6I925 virtex2:srl16 LOGICH LOGICH LOGICH LOGICH CLK FBVB48 $6N958 @INIT=0000`
W virtex2:fd $6I922
I $6I922 virtex2:fd CLK $6N964 FBVB73 
W virtex2:srl16 $6I1005
I $6I1005 virtex2:srl16 LOGICH LOGICL LOGICH LOGICL CLK $6N1004 FBWB70 @INIT=0000`
W virtex2:srl16 $6I1050
I $6I1050 virtex2:srl16 LOGICH LOGICH LOGICH LOGICL CLK FBWB70 $6N1057 @INIT=0000`
W virtex2:fd $6I1049
I $6I1049 virtex2:fd CLK $6N1057 FBWB79 
W virtex2p:fdce $6I1084
I $6I1084 virtex2p:fdce CLK EN RST FBXB81 OUT20 
W virtex2p:fdce $6I1079
I $6I1079 virtex2p:fdce CLK EN RST FBWB79 OUT19 
W virtex2p:fdce $6I1074
I $6I1074 virtex2p:fdce CLK EN RST FBVB73 OUT18 
P ? CLK
I CLK ? CLK
P ? EN
I EN ? EN
P ? RST
I RST ? RST
EW
