# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# PROBLEM.v  transcript              
vlog PROBLEM.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:57:04 on Sep 03,2025
# vlog -reportprogress 300 PROBLEM.v "+acc" 
# -- Compiling module PROBLEM
# -- Compiling module PROBLEM_tb
# ** Error: (vlog-13069) PROBLEM.v(34): near "$time": syntax error, unexpected SYSTEM_IDENTIFIER.
# End time: 19:57:04 on Sep 03,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/questasim64_10.7c/win64/vlog failed.
vlog PROBLEM.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:57:32 on Sep 03,2025
# vlog -reportprogress 300 PROBLEM.v "+acc" 
# -- Compiling module PROBLEM
# -- Compiling module PROBLEM_tb
# 
# Top level modules:
# 	PROBLEM_tb
# End time: 19:57:32 on Sep 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim PROBLEM_tb
# vsim PROBLEM_tb 
# Start time: 19:57:41 on Sep 03,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.PROBLEM_tb(fast)
# Loading work.PROBLEM(fast)
add wave *
run -all
# a=0 b=1 c=1 0 Time=0
vlog PROBLEM.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:58:26 on Sep 03,2025
# vlog -reportprogress 300 PROBLEM.v "+acc" 
# -- Compiling module PROBLEM
# -- Compiling module PROBLEM_tb
# 
# Top level modules:
# 	PROBLEM_tb
# End time: 19:58:26 on Sep 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim PROBLEM_tb
# End time: 19:58:33 on Sep 03,2025, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
# vsim PROBLEM_tb 
# Start time: 19:58:33 on Sep 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.PROBLEM_tb(fast)
# Loading work.PROBLEM(fast)
add wave *
run -all
# a=0 b=1 c=1 y=0 Time=0
vlog PROBLEM.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:59:55 on Sep 03,2025
# vlog -reportprogress 300 PROBLEM.v "+acc" 
# -- Compiling module PROBLEM
# -- Compiling module PROBLEM_tb
# 
# Top level modules:
# 	PROBLEM_tb
# End time: 19:59:55 on Sep 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim PROBLEM_tb
# End time: 19:59:58 on Sep 03,2025, Elapsed time: 0:01:25
# Errors: 0, Warnings: 0
# vsim PROBLEM_tb 
# Start time: 19:59:58 on Sep 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.PROBLEM_tb(fast)
# Loading work.PROBLEM(fast)
add wave *
run -all
# a=1 b=1 c=1 y=0 Time=0
vlog PROBLEM.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:02:11 on Sep 03,2025
# vlog -reportprogress 300 PROBLEM.v "+acc" 
# -- Compiling module PROBLEM
# -- Compiling module PROBLEM_tb
# 
# Top level modules:
# 	PROBLEM_tb
# End time: 20:02:11 on Sep 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim PROBLEM_tb
# End time: 20:02:22 on Sep 03,2025, Elapsed time: 0:02:24
# Errors: 0, Warnings: 0
# vsim PROBLEM_tb 
# Start time: 20:02:22 on Sep 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.PROBLEM_tb(fast)
# Loading work.PROBLEM(fast)
add wave *
run -all
# a=0 b=1 c=1 y=0 Time=0
# a=1 b=1 c=1 y=0 Time=10
# a=1 b=0 c=1 y=1 Time=20
# a=0 b=1 c=0 y=1 Time=50
# a=1 b=1 c=0 y=0 Time=60
# a=1 b=0 c=0 y=1 Time=70
# a=0 b=1 c=0 y=1 Time=80
# a=1 b=1 c=1 y=0 Time=90
quit -sim
# End time: 20:07:34 on Sep 03,2025, Elapsed time: 0:05:12
# Errors: 0, Warnings: 0
vlog PROBLEM.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:12:18 on Sep 03,2025
# vlog -reportprogress 300 PROBLEM.v "+acc" 
# -- Compiling module PROBLEM
# -- Compiling module PROBLEM_tb
# 
# Top level modules:
# 	PROBLEM_tb
# End time: 20:12:18 on Sep 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim PROBLEM_tb
# vsim PROBLEM_tb 
# Start time: 20:12:26 on Sep 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.PROBLEM_tb(fast)
# Loading work.PROBLEM(fast)
add wave *
run -all
# a=0 b=1 c=1 y=x Time=0
# a=1 b=1 c=1 y=x Time=10
# a=1 b=0 c=1 y=0 Time=20
# a=0 b=1 c=0 y=0 Time=50
# a=1 b=1 c=0 y=x Time=60
# a=1 b=0 c=0 y=0 Time=70
# a=0 b=1 c=0 y=0 Time=80
# a=1 b=1 c=1 y=x Time=90
vlog PROBLEM.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:14:23 on Sep 03,2025
# vlog -reportprogress 300 PROBLEM.v "+acc" 
# -- Compiling module PROBLEM
# -- Compiling module PROBLEM_tb
# 
# Top level modules:
# 	PROBLEM_tb
# End time: 20:14:24 on Sep 03,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim PROBLEM_tb
# End time: 20:14:27 on Sep 03,2025, Elapsed time: 0:02:01
# Errors: 0, Warnings: 0
# vsim PROBLEM_tb 
# Start time: 20:14:27 on Sep 03,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.PROBLEM_tb(fast)
# Loading work.PROBLEM(fast)
run -all
# a=0 b=1 c=1 y=x Time=0
# a=1 b=1 c=1 y=x Time=10
# a=1 b=0 c=1 y=0 Time=20
# a=0 b=1 c=0 y=0 Time=50
# a=1 b=1 c=0 y=x Time=60
# a=1 b=0 c=0 y=0 Time=70
# a=0 b=1 c=0 y=0 Time=80
# a=1 b=1 c=1 y=x Time=90
vlog PROBLEM.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:22:32 on Sep 03,2025
# vlog -reportprogress 300 PROBLEM.v "+acc" 
# -- Compiling module PROBLEM
# -- Compiling module PROBLEM_tb
# 
# Top level modules:
# 	PROBLEM_tb
# End time: 20:22:32 on Sep 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim PROBLEM_tb
# End time: 20:22:36 on Sep 03,2025, Elapsed time: 0:08:09
# Errors: 0, Warnings: 0
# vsim PROBLEM_tb 
# Start time: 20:22:36 on Sep 03,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.PROBLEM_tb(fast)
# Loading work.PROBLEM(fast)
run -all
# a=0 b=1 c=1 y=x Time=0
# a=1 b=1 c=1 y=x Time=10
# a=1 b=0 c=1 y=0 Time=20
# a=0 b=1 c=0 y=0 Time=50
# a=1 b=1 c=0 y=x Time=60
# a=1 b=0 c=0 y=0 Time=70
# a=0 b=1 c=0 y=0 Time=80
# a=1 b=1 c=1 y=x Time=90
vlog PROBLEM.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:26:07 on Sep 03,2025
# vlog -reportprogress 300 PROBLEM.v "+acc" 
# -- Compiling module PROBLEM
# -- Compiling module PROBLEM_tb
# 
# Top level modules:
# 	PROBLEM_tb
# End time: 20:26:07 on Sep 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim PROBLEM_tb
# End time: 20:26:10 on Sep 03,2025, Elapsed time: 0:03:34
# Errors: 0, Warnings: 0
# vsim PROBLEM_tb 
# Start time: 20:26:10 on Sep 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.PROBLEM_tb(fast)
# Loading work.PROBLEM(fast)
run -all
# a=0 b=1 c=1 y=0 Time=0
# a=1 b=1 c=1 y=0 Time=10
# a=1 b=0 c=1 y=1 Time=20
# a=0 b=1 c=0 y=1 Time=50
# a=1 b=1 c=0 y=0 Time=60
# a=1 b=0 c=0 y=1 Time=70
# a=0 b=1 c=0 y=1 Time=80
# a=1 b=1 c=1 y=0 Time=90
vlog PROBLEM.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:27:37 on Sep 03,2025
# vlog -reportprogress 300 PROBLEM.v "+acc" 
# -- Compiling module PROBLEM
# -- Compiling module PROBLEM_tb
# 
# Top level modules:
# 	PROBLEM_tb
# End time: 20:27:37 on Sep 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim PROBLEM_tb
# End time: 20:27:39 on Sep 03,2025, Elapsed time: 0:01:29
# Errors: 0, Warnings: 0
# vsim PROBLEM_tb 
# Start time: 20:27:40 on Sep 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.PROBLEM_tb(fast)
# Loading work.PROBLEM(fast)
run -all
# a=0 b=1 c=1 y=x Time=0
# a=1 b=1 c=1 y=x Time=10
# a=1 b=0 c=1 y=0 Time=20
# a=0 b=1 c=0 y=0 Time=50
# a=1 b=1 c=0 y=x Time=60
# a=1 b=0 c=0 y=0 Time=70
# a=0 b=1 c=0 y=0 Time=80
# a=1 b=1 c=1 y=x Time=90
vlog PROBLEM.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:29:01 on Sep 03,2025
# vlog -reportprogress 300 PROBLEM.v "+acc" 
# -- Compiling module PROBLEM
# -- Compiling module PROBLEM_tb
# 
# Top level modules:
# 	PROBLEM_tb
# End time: 20:29:01 on Sep 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim PROBLEM_tb
# End time: 20:29:05 on Sep 03,2025, Elapsed time: 0:01:25
# Errors: 0, Warnings: 0
# vsim PROBLEM_tb 
# Start time: 20:29:05 on Sep 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.PROBLEM_tb(fast)
# Loading work.PROBLEM(fast)
run -all
# a=0 b=1 c=1 y=x Time=0
# a=1 b=1 c=1 y=x Time=10
# a=1 b=0 c=1 y=0 Time=20
# a=0 b=1 c=0 y=0 Time=50
# a=1 b=1 c=0 y=x Time=60
# a=1 b=0 c=0 y=0 Time=70
# a=0 b=1 c=0 y=0 Time=80
# a=1 b=1 c=1 y=x Time=90
vlog PROBLEM.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:35:08 on Sep 03,2025
# vlog -reportprogress 300 PROBLEM.v "+acc" 
# -- Compiling module PROBLEM
# -- Compiling module PROBLEM_tb
# 
# Top level modules:
# 	PROBLEM_tb
# End time: 20:35:08 on Sep 03,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim PROBLEM_tb
# End time: 20:35:12 on Sep 03,2025, Elapsed time: 0:06:07
# Errors: 0, Warnings: 0
# vsim PROBLEM_tb 
# Start time: 20:35:12 on Sep 03,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.PROBLEM_tb(fast)
# Loading work.PROBLEM(fast)
run -all
# a=0 b=1 c=1 y=x Time=0
# a=1 b=1 c=1 y=x Time=10
# a=1 b=0 c=1 y=0 Time=20
# a=0 b=1 c=0 y=0 Time=50
# a=1 b=1 c=0 y=x Time=60
# a=1 b=0 c=0 y=0 Time=70
# a=0 b=1 c=0 y=0 Time=80
# a=1 b=1 c=1 y=x Time=90
quit -sim
# End time: 20:35:47 on Sep 03,2025, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
