\hypertarget{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2}{}\doxysection{NOR SRAM Control functions}
\label{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2}\index{NOR SRAM Control functions@{NOR SRAM Control functions}}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2_gaf65abd6e124e49bf83af3c80b27ad332}{FMC\+\_\+\+NORSRAM\+\_\+\+Write\+Operation\+\_\+\+Enable}} (\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\+\_\+\+NORSRAM\+\_\+\+Type\+Def}} $\ast$Device, uint32\+\_\+t Bank)
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2_ga5db03521d17c15b98685cc34540d638d}{FMC\+\_\+\+NORSRAM\+\_\+\+Write\+Operation\+\_\+\+Disable}} (\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\+\_\+\+NORSRAM\+\_\+\+Type\+Def}} $\ast$Device, uint32\+\_\+t Bank)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2_ga5db03521d17c15b98685cc34540d638d}\label{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2_ga5db03521d17c15b98685cc34540d638d}} 
\index{NOR SRAM Control functions@{NOR SRAM Control functions}!FMC\_NORSRAM\_WriteOperation\_Disable@{FMC\_NORSRAM\_WriteOperation\_Disable}}
\index{FMC\_NORSRAM\_WriteOperation\_Disable@{FMC\_NORSRAM\_WriteOperation\_Disable}!NOR SRAM Control functions@{NOR SRAM Control functions}}
\doxysubsubsection{\texorpdfstring{FMC\_NORSRAM\_WriteOperation\_Disable()}{FMC\_NORSRAM\_WriteOperation\_Disable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} FMC\+\_\+\+NORSRAM\+\_\+\+Write\+Operation\+\_\+\+Disable (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\+\_\+\+NORSRAM\+\_\+\+Type\+Def}} $\ast$}]{Device,  }\item[{uint32\+\_\+t}]{Bank }\end{DoxyParamCaption})}

\mbox{\Hypertarget{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2_gaf65abd6e124e49bf83af3c80b27ad332}\label{group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2_gaf65abd6e124e49bf83af3c80b27ad332}} 
\index{NOR SRAM Control functions@{NOR SRAM Control functions}!FMC\_NORSRAM\_WriteOperation\_Enable@{FMC\_NORSRAM\_WriteOperation\_Enable}}
\index{FMC\_NORSRAM\_WriteOperation\_Enable@{FMC\_NORSRAM\_WriteOperation\_Enable}!NOR SRAM Control functions@{NOR SRAM Control functions}}
\doxysubsubsection{\texorpdfstring{FMC\_NORSRAM\_WriteOperation\_Enable()}{FMC\_NORSRAM\_WriteOperation\_Enable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} FMC\+\_\+\+NORSRAM\+\_\+\+Write\+Operation\+\_\+\+Enable (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\+\_\+\+NORSRAM\+\_\+\+Type\+Def}} $\ast$}]{Device,  }\item[{uint32\+\_\+t}]{Bank }\end{DoxyParamCaption})}

