# PIEROGI
A simple, but (hopefully) polished single-cycle CPU design. 
- RISC (16 instructions)
- 32b
- memory mapped IO

[ISA and assembly docs](https://docs.google.com/document/d/1AN-uqAFlSWyhOYCu5r69SF4dksxHxVPF_hEuQTsxCZg/edit?usp=sharing)
[grag the assember](https://github.com/katepavlu/greg)
