
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.021961                       # Number of seconds simulated
sim_ticks                                 21961198000                       # Number of ticks simulated
final_tick                                21997144000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 220851                       # Simulator instruction rate (inst/s)
host_op_rate                                   244002                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               55422675                       # Simulator tick rate (ticks/s)
host_mem_usage                                 813324                       # Number of bytes of host memory used
host_seconds                                   396.25                       # Real time elapsed on the host
sim_insts                                    87512087                       # Number of instructions simulated
sim_ops                                      96685734                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21997144000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4312512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4316864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2223104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2223104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst              68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           67383                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34736                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34736                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            198168                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         196369615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             196567783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       198168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           198168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      101228722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            101228722                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      101228722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           198168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        196369615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            297796505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34736.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples        68.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001745110250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2039                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2039                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              171143                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32750                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67451                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34736                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67451                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34736                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4316864                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2221824                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4316864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2223104                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2196                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   21961291000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67451                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34736                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   52047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    540.835456                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   389.300038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.261976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          911      7.53%      7.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2917     24.12%     31.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          996      8.24%     39.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          846      7.00%     46.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          797      6.59%     53.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1463     12.10%     65.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          965      7.98%     73.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          507      4.19%     77.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2692     22.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12094                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.439922                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.314456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    659.633586                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2037     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2039                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.025993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.996077                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              991     48.60%     48.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               25      1.23%     49.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1002     49.14%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      1.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2039                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         4352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4312512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2221824                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 198167.695587462920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 196369615.173088461161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 101170437.059034749866                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst           68                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        67383                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34736                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      2087000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2476021500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 303349129750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30691.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36745.49                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8732989.69                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1213402250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2478108500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337255000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17989.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36739.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       196.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       101.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    196.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    101.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.38                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    58893                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31188                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.79                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     214912.77                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 43011360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 22853490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               242053140                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               90796680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1236655680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            913434690                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             50399520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5083759320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       930072000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1584291720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            10198785360                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            464.400228                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          19825157000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     56916750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     523120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6257440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2422065500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1556032250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  11145696750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 43418340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 23073600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240211020                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90420840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1237270320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            908708250                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             55137600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5083339230                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       932578560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1580815800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10195900620                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            464.268872                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          19823301500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     68451500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     523380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6251022500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2428221500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1546367250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  11144057500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  21997144000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                21120062                       # Number of BP lookups
system.cpu.branchPred.condPredicted          17043405                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            313164                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13116301                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12976496                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.934113                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  412846                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              13650                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           57530                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              52121                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5409                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1986                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21997144000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21997144000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21997144000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21997144000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     21997144000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         43922396                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10139604                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100956952                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    21120062                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13441463                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      33414953                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  630656                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  273                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1412                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   9426750                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 78644                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           43871570                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.533399                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.099347                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 21002595     47.87%     47.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2024272      4.61%     52.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6105798     13.92%     66.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   473956      1.08%     67.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2600652      5.93%     73.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   369983      0.84%     74.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2700152      6.15%     80.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1720289      3.92%     84.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  6873873     15.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             43871570                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.480849                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.298530                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7929320                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15174018                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18677954                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1776960                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 313318                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             12822632                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2053                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              109695853                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15783                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 313318                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  8732159                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6724673                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         298647                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  19502831                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               8299942                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              108560345                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                2402275                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2503301                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3304591                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           117694496                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             485014128                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        109837356                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             104969990                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 12724513                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9188                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           9193                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7840343                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             37525452                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7171563                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           6592811                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           687894                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  106446982                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16448                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 102959925                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             13160                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         9789479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     22427788                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            937                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      43871570                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.346848                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.128430                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12913826     29.44%     29.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5287545     12.05%     41.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7277661     16.59%     58.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4806131     10.96%     69.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5201562     11.86%     80.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4113096      9.38%     90.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2993582      6.82%     97.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              859891      1.96%     99.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              418276      0.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        43871570                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  766221     35.08%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1259015     57.64%     92.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                159032      7.28%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               218      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              59123125     57.42%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5939      0.01%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37065614     36.00%     93.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6765029      6.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              102959925                       # Type of FU issued
system.cpu.iq.rate                           2.344133                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2184268                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021215                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          251988848                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         116255284                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    101424742                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              105143975                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         11119833                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4199396                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       121954                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         2484                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       678927                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       125905                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1970                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 313318                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5828748                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                132932                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           106463430                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             53337                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              37525452                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7171563                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               8696                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   5869                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 99551                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           2484                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         179879                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       222762                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               402641                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             102434654                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              36631256                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            525271                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     43382108                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 19307089                       # Number of branches executed
system.cpu.iew.exec_stores                    6750852                       # Number of stores executed
system.cpu.iew.exec_rate                     2.332174                       # Inst execution rate
system.cpu.iew.wb_sent                      101798857                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     101424742                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  69779520                       # num instructions producing a value
system.cpu.iew.wb_consumers                 100225113                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.309181                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.696228                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         9789682                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           15511                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            311363                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     42444062                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.277679                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.795239                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     15544317     36.62%     36.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     10864368     25.60%     62.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3296206      7.77%     69.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1029573      2.43%     72.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1615713      3.81%     76.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1173003      2.76%     78.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2945842      6.94%     85.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1674773      3.95%     89.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4300267     10.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     42444062                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             87502343                       # Number of instructions committed
system.cpu.commit.committedOps               96673965                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       39818699                       # Number of memory references committed
system.cpu.commit.loads                      33326057                       # Number of loads committed
system.cpu.commit.membars                        7752                       # Number of memory barriers committed
system.cpu.commit.branches                   18659806                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  78808546                       # Number of committed integer instructions.
system.cpu.commit.function_calls               377339                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         56849443     58.81%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5823      0.01%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        33326057     34.47%     93.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6492642      6.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          96673965                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4300267                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    144607364                       # The number of ROB reads
system.cpu.rob.rob_writes                   214354895                       # The number of ROB writes
system.cpu.timesIdled                           10576                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           50826                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    87502343                       # Number of Instructions Simulated
system.cpu.committedOps                      96673965                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.501957                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.501957                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.992203                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.992203                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                101391375                       # number of integer regfile reads
system.cpu.int_regfile_writes                59740149                       # number of integer regfile writes
system.cpu.cc_regfile_reads                 414982376                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 50044961                       # number of cc regfile writes
system.cpu.misc_regfile_reads                42637278                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  31008                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21997144000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.991698                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            30421088                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            100619                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            302.339399                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.991698                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          63194998                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         63194998                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21997144000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     24987592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        24987592                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      5775518                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5775518                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8603                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8603                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7752                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7752                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     30763110                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30763110                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     30763110                       # number of overall hits
system.cpu.dcache.overall_hits::total        30763110                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       201510                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        201510                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       566167                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       566167                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           41                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data       767677                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         767677                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       767677                       # number of overall misses
system.cpu.dcache.overall_misses::total        767677                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13295774500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13295774500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  47515966475                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47515966475                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       313500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       313500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  60811740975                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60811740975                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  60811740975                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60811740975                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     25189102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25189102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         8644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         8644                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7752                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     31530787                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31530787                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31530787                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31530787                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008000                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.089277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.089277                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004743                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004743                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024347                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024347                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024347                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024347                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65980.718079                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65980.718079                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83925.708272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83925.708272                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data  7646.341463                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  7646.341463                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79215.270192                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79215.270192                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79215.270192                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79215.270192                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14810                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1640                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.030488                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        91285                       # number of writebacks
system.cpu.dcache.writebacks::total             91285                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       145986                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       145986                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       521060                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       521060                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           41                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           41                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       667046                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       667046                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       667046                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       667046                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        55524                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        55524                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        45107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        45107                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       100631                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       100631                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       100631                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       100631                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3000759000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3000759000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3417367000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3417367000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6418126000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6418126000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6418126000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6418126000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002204                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002204                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003192                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003192                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003192                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003192                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54044.359196                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54044.359196                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75761.345246                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75761.345246                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63778.815673                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63778.815673                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63778.815673                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63778.815673                       # average overall mshr miss latency
system.cpu.dcache.replacements                 100619                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21997144000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  128                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              210427                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             25309                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.314315                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          128                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          113                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          18878809                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         18878809                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21997144000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      9400028                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9400028                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      9400028                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9400028                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9400028                       # number of overall hits
system.cpu.icache.overall_hits::total         9400028                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst        26722                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         26722                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst        26722                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          26722                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        26722                       # number of overall misses
system.cpu.icache.overall_misses::total         26722                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    347958000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    347958000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    347958000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    347958000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    347958000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    347958000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9426750                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9426750                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      9426750                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9426750                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9426750                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9426750                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002835                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002835                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002835                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002835                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002835                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002835                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13021.405583                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13021.405583                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13021.405583                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13021.405583                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13021.405583                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13021.405583                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        25309                       # number of writebacks
system.cpu.icache.writebacks::total             25309                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1414                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1414                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst         1414                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1414                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1414                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1414                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        25308                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        25308                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        25308                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        25308                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        25308                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        25308                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    310432500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    310432500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    310432500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    310432500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    310432500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    310432500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002685                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002685                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002685                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002685                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002685                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002685                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12266.180654                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12266.180654                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12266.180654                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12266.180654                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12266.180654                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12266.180654                       # average overall mshr miss latency
system.cpu.icache.replacements                  25309                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21997144000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25222.719120                       # Cycle average of tags in use
system.l2.tags.total_refs                       73337                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35424                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.070263                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.539285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       288.094672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24934.085163                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.760928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.769736                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          271                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2745                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27383                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2329                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2062688                       # Number of tag accesses
system.l2.tags.data_accesses                  2062688                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  21997144000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        91285                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            91285                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks        25280                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            25280                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data              9765                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9765                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst          25240                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              25240                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         23482                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23482                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                25240                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                33247                       # number of demand (read+write) hits
system.l2.demand_hits::total                    58487                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               25240                       # number of overall hits
system.l2.overall_hits::.cpu.data               33247                       # number of overall hits
system.l2.overall_hits::total                   58487                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           35369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst           68                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               68                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        32015                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32015                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                 68                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              67384                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67452                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                68                       # number of overall misses
system.l2.overall_misses::.cpu.data             67384                       # number of overall misses
system.l2.overall_misses::total                 67452                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   3247199000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3247199000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst      5566000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5566000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2665241500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2665241500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst      5566000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5912440500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5918006500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst      5566000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5912440500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5918006500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        91285                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        91285                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks        25280                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        25280                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         45134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             45134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst        25308                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          25308                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        55497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         55497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst            25308                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           100631                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               125939                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           25308                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          100631                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              125939                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.783644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.783644                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002687                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002687                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.576878                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.576878                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.002687                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.669615                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.535593                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002687                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.669615                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.535593                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91809.183183                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91809.183183                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81852.941176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81852.941176                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83249.773544                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83249.773544                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 81852.941176                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87742.498219                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87736.560814                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81852.941176                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87742.498219                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87736.560814                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34737                       # number of writebacks
system.l2.writebacks::total                     34737                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        35369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst           68                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           68                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32014                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32014                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst            68                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         67383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67451                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst           68                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        67383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67451                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2893509000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2893509000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      4886000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4886000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2345034000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2345034000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst      4886000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5238543000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5243429000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      4886000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5238543000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5243429000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.783644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.783644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002687                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002687                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.576860                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.576860                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.669605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.535585                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.669605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.535585                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81809.183183                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81809.183183                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71852.941176                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71852.941176                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73250.265509                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73250.265509                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71852.941176                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77742.798629                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77736.860832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71852.941176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77742.798629                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77736.860832                       # average overall mshr miss latency
system.l2.replacements                          35424                       # number of replacements
system.membus.snoop_filter.tot_requests        102759                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        35308                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  21997144000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32082                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34736                       # Transaction distribution
system.membus.trans_dist::CleanEvict              572                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32082                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       170210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 170210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6539968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6539968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67451                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67451    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67451                       # Request fanout histogram
system.membus.reqLayer0.occupancy           254537500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          355288000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       251867                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       125925                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2463                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            115                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          115                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21997144000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             80807                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       126022                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        25309                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10021                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            45134                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           45134                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         25308                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        55497                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        75926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       301882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                377808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3239552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     12282688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15522240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35424                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2223168                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           161363                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.015958                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.125313                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 158788     98.40%     98.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2575      1.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             161363                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          242527500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          38379167                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         150973948                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.021966                       # Number of seconds simulated
sim_ticks                                 21966367000                       # Number of ticks simulated
final_tick                                22002313000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 220832                       # Simulator instruction rate (inst/s)
host_op_rate                                   243981                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               55430469                       # Simulator tick rate (ticks/s)
host_mem_usage                                 813760                       # Number of bytes of host memory used
host_seconds                                   396.29                       # Real time elapsed on the host
sim_insts                                    87512710                       # Number of instructions simulated
sim_ops                                      96686481                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  22002313000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           8384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4314048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4322432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         8384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           67407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               67538                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34879                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34879                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            381674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         196393332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             196775006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       381674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           381674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      101621538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            101621538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      101621538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           381674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        196393332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            298396544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     34879.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       132.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     67407.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001745110250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2047                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2047                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              171423                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              32873                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       67539                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34879                       # Number of write requests accepted
system.mem_ctrls.readBursts                     67539                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    34879                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                4322496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2230208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4322496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2232256                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2199                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   21966427000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 67539                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                34879                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   52093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        12139                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    539.600297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   387.823889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   357.431576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          931      7.67%      7.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2929     24.13%     31.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1003      8.26%     40.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          848      6.99%     47.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          798      6.57%     53.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1463     12.05%     65.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          966      7.96%     73.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          508      4.18%     77.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2693     22.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        12139                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.350269                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.279641                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    658.344283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2045     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2047                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2047                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.023449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.993493                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.009939                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              998     48.75%     48.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               25      1.22%     49.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1002     48.95%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               22      1.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2047                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst         8448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4314048                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2230208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 384587.947565475886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 196393331.678379029036                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 101528304.612228319049                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          132                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        67407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        34879                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      4687000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2477293000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 303472665750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35507.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36751.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8700727.25                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1215623750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              2481980000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  337695000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17998.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36748.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       196.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       101.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    196.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    101.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.39                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    58952                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   31290                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.71                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     214478.19                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 43204140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 22933185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               242445840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               91177740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1236655680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            914599200                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             50399520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5084951760                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       930072000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1584291720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            10202188545                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            464.445875                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          19827633250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     56916750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     523120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6257440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   2422065500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1558585750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  11148312250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 43639680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 23164680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               240446640                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               90723600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1237270320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            910293990                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             55137600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5084110440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       932578560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1580815800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10199108370                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            464.305653                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          19824996000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     68451500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     523380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   6251022500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   2428221500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1549841750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  11145752000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  22002313000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                21120741                       # Number of BP lookups
system.cpu.branchPred.condPredicted          17043812                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            313256                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             13116736                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                12976666                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.932128                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  412915                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              13661                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           57623                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              52126                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5497                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         2005                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22002313000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  22002313000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  22002313000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  22002313000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     22002313000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         43932734                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10141186                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100959550                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    21120741                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13441707                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      33416320                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  630862                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  280                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1454                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   9427162                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 78703                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           43874671                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.533289                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.099328                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 21005155     47.88%     47.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2024309      4.61%     52.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6105848     13.92%     66.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   473985      1.08%     67.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2600703      5.93%     73.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   370053      0.84%     74.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2700208      6.15%     80.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  1720322      3.92%     84.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  6874088     15.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             43874671                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.480752                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.298048                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7930656                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              15175282                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  18678343                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1776994                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 313396                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             12822799                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  2078                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              109698260                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15861                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 313396                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  8733534                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 6724991                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         299311                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  19503209                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               8300230                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              108562556                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                2402277                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2503578                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3304591                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           117696967                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             485023778                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        109839550                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             104970784                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 12726193                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9209                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           9214                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7840475                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             37525911                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7171779                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           6592814                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           687900                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  106448914                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16472                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 102961418                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             13160                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         9790692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     22430323                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            946                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      43874671                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.346717                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.128438                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            12916323     29.44%     29.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5287795     12.05%     41.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7277770     16.59%     58.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4806225     10.95%     69.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5201638     11.86%     80.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4113132      9.37%     90.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2993601      6.82%     97.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              859906      1.96%     99.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              418281      0.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        43874671                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  766221     35.08%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.08% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1259034     57.64%     92.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                159044      7.28%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               225      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              59124033     57.42%     57.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5939      0.01%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             37066005     36.00%     93.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             6765216      6.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              102961418                       # Type of FU issued
system.cpu.iq.rate                           2.343615                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2184299                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021215                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          251994966                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         116258457                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    101426060                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              105145492                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         11119836                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4199686                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       121954                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         2488                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       679026                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       125911                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1971                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 313396                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5828908                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                133092                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           106465386                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             53381                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              37525911                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7171779                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               8714                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   5873                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 99707                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           2488                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         179902                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       222825                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               402727                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             102436068                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              36631611                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            525350                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     43382646                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 19307377                       # Number of branches executed
system.cpu.iew.exec_stores                    6751035                       # Number of stores executed
system.cpu.iew.exec_rate                     2.331657                       # Inst execution rate
system.cpu.iew.wb_sent                      101800213                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     101426060                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  69780129                       # num instructions producing a value
system.cpu.iew.wb_consumers                 100226165                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.308667                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.696227                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         9790895                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           15526                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            311436                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     42446936                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.277543                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.795205                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     15546888     36.63%     36.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     10864493     25.60%     62.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3296271      7.77%     69.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1029622      2.43%     72.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1615737      3.81%     76.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1173021      2.76%     78.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2945850      6.94%     85.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1674774      3.95%     89.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      4300280     10.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     42446936                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             87502966                       # Number of instructions committed
system.cpu.commit.committedOps               96674712                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       39818986                       # Number of memory references committed
system.cpu.commit.loads                      33326227                       # Number of loads committed
system.cpu.commit.membars                        7758                       # Number of memory barriers committed
system.cpu.commit.branches                   18659962                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  78809179                       # Number of committed integer instructions.
system.cpu.commit.function_calls               377355                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         56849903     58.81%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5823      0.01%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        33326227     34.47%     93.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        6492759      6.72%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          96674712                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4300280                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    144612159                       # The number of ROB reads
system.cpu.rob.rob_writes                   214359041                       # The number of ROB writes
system.cpu.timesIdled                           10626                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           58063                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    87502966                       # Number of Instructions Simulated
system.cpu.committedOps                      96674712                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.502071                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.502071                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.991749                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.991749                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                101392716                       # number of integer regfile reads
system.cpu.int_regfile_writes                59740976                       # number of integer regfile writes
system.cpu.cc_regfile_reads                 414987428                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 50045519                       # number of cc regfile writes
system.cpu.misc_regfile_reads                42637799                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  31032                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  22002313000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.991700                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            30883704                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            100779                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            306.449796                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.991700                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          63195894                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         63195894                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  22002313000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data     24987853                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        24987853                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      5775625                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5775625                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8610                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data         7758                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         7758                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     30763478                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         30763478                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     30763478                       # number of overall hits
system.cpu.dcache.overall_hits::total        30763478                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       201561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        201561                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       566167                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       566167                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           41                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data       767728                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         767728                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       767728                       # number of overall misses
system.cpu.dcache.overall_misses::total        767728                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13300204000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13300204000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  47515966475                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47515966475                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       313500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       313500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  60816170475                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  60816170475                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  60816170475                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  60816170475                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     25189414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25189414                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6341792                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         8651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         8651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         7758                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     31531206                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     31531206                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     31531206                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     31531206                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008002                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.089276                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.089276                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004739                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004739                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024348                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024348                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024348                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024348                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65985.999276                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65985.999276                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83925.708272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83925.708272                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data  7646.341463                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  7646.341463                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79215.777561                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79215.777561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79215.777561                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79215.777561                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14898                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1641                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.078611                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        91312                       # number of writebacks
system.cpu.dcache.writebacks::total             91312                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       146005                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       146005                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       521060                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       521060                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           41                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           41                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       667065                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       667065                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       667065                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       667065                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        55556                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        55556                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        45107                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        45107                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       100663                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       100663                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       100663                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       100663                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3003606000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3003606000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3417367000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3417367000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6420973000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6420973000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6420973000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6420973000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002206                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002206                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007113                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003192                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003192                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003192                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003192                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 54064.475484                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54064.475484                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75761.345246                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75761.345246                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63786.823361                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63786.823361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63786.823361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63786.823361                       # average overall mshr miss latency
system.cpu.dcache.replacements                 100651                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  22002313000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  128                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9426396                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             25506                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            369.575629                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          128                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          18879702                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         18879702                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  22002313000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      9400352                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9400352                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      9400352                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9400352                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9400352                       # number of overall hits
system.cpu.icache.overall_hits::total         9400352                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst        26810                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         26810                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst        26810                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          26810                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        26810                       # number of overall misses
system.cpu.icache.overall_misses::total         26810                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    355163500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    355163500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    355163500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    355163500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    355163500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    355163500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9427162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9427162                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      9427162                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9427162                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9427162                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9427162                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002844                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002844                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002844                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002844                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002844                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002844                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13247.426333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13247.426333                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13247.426333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13247.426333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13247.426333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13247.426333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        25378                       # number of writebacks
system.cpu.icache.writebacks::total             25378                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1432                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1432                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst         1432                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1432                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1432                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1432                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        25378                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        25378                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        25378                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        25378                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        25378                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        25378                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    316481000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    316481000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    316481000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    316481000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    316481000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    316481000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002692                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002692                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002692                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002692                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002692                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002692                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12470.683269                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12470.683269                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12470.683269                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12470.683269                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12470.683269                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12470.683269                       # average overall mshr miss latency
system.cpu.icache.replacements                  25378                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  22002313000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25224.494632                       # Cycle average of tags in use
system.l2.tags.total_refs                      251329                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     68334                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.677949                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.546433                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       288.039309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     24935.908890                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.760984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.769790                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          173                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2744                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27291                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2303                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2064438                       # Number of tag accesses
system.l2.tags.data_accesses                  2064438                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  22002313000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        91312                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            91312                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks        25349                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            25349                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data              9765                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9765                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst          25246                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              25246                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         23487                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             23487                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                25246                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                33252                       # number of demand (read+write) hits
system.l2.demand_hits::total                    58498                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               25246                       # number of overall hits
system.l2.overall_hits::.cpu.data               33252                       # number of overall hits
system.l2.overall_hits::total                   58498                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           35369                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               35369                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          132                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              132                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        32042                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           32042                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                132                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              67411                       # number of demand (read+write) misses
system.l2.demand_misses::total                  67543                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               132                       # number of overall misses
system.l2.overall_misses::.cpu.data             67411                       # number of overall misses
system.l2.overall_misses::total                 67543                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   3247199000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3247199000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     11439500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     11439500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   2667980500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2667980500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     11439500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5915179500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5926619000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     11439500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5915179500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5926619000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        91312                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        91312                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks        25349                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        25349                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         45134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             45134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst        25378                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          25378                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        55529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         55529                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst            25378                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           100663                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               126041                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           25378                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          100663                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              126041                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.783644                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.783644                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.005201                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005201                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.577032                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.577032                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.005201                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.669670                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.535881                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.005201                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.669670                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.535881                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91809.183183                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91809.183183                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86662.878788                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86662.878788                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83265.105174                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83265.105174                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 86662.878788                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87747.986234                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87745.865597                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86662.878788                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87747.986234                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87745.865597                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34879                       # number of writebacks
system.l2.writebacks::total                     34879                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        35369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          35369                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          132                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          132                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        32038                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        32038                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         67407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             67539                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        67407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            67539                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2893509000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2893509000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     10129500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     10129500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2347309500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2347309500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     10129500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5240818500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5250948000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     10129500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5240818500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5250948000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.783644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.783644                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.005201                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005201                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.576960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.576960                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.005201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.669630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.535849                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.005201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.669630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.535849                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81809.183183                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81809.183183                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76738.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76738.636364                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73266.418004                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73266.418004                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76738.636364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77748.876229                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77746.901790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76738.636364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77748.876229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77746.901790                       # average overall mshr miss latency
system.l2.replacements                          35566                       # number of replacements
system.membus.snoop_filter.tot_requests        102990                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        35452                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  22002313000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32169                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34879                       # Transaction distribution
system.membus.trans_dist::CleanEvict              572                       # Transaction distribution
system.membus.trans_dist::ReadExReq             35369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            35369                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32170                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       170528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 170528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6554688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6554688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             67539                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   67539    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               67539                       # Request fanout histogram
system.membus.reqLayer0.occupancy           255352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          355750750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       252070                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       126036                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2465                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            115                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          115                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  22002313000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             80908                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       126191                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        25378                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           10026                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            45134                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           45134                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         25378                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        55529                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        76134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       301978                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                378112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3248384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     12286464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15534848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           35566                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2232256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           161607                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.016008                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.125506                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 159020     98.40%     98.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2587      1.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             161607                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          242725000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          38482667                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         151023445                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
