\hypertarget{struct_r_c_m___mem_map}{}\doxysection{R\+C\+M\+\_\+\+Mem\+Map Struct Reference}
\label{struct_r_c_m___mem_map}\index{RCM\_MemMap@{RCM\_MemMap}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_r_c_m___mem_map_aa28b91bdb2e1acc454f7bcb9ad26efb7}{S\+R\+S0}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_r_c_m___mem_map_a8e7926e6f51e64e63e5ed3adb7aee612}{S\+R\+S1}}
\item 
\mbox{\Hypertarget{struct_r_c_m___mem_map_a5eaf5837cabca1357756d67c06f69ca6}\label{struct_r_c_m___mem_map_a5eaf5837cabca1357756d67c06f69ca6}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}2\mbox{]}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_r_c_m___mem_map_ace89c039f8342f8b5dd26c3c7b8309a2}{R\+P\+FC}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_r_c_m___mem_map_ac458f95f6aa234285f568694a5b8240d}{R\+P\+FW}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
R\+CM -\/ Peripheral register structure 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_r_c_m___mem_map_ace89c039f8342f8b5dd26c3c7b8309a2}\label{struct_r_c_m___mem_map_ace89c039f8342f8b5dd26c3c7b8309a2}} 
\index{RCM\_MemMap@{RCM\_MemMap}!RPFC@{RPFC}}
\index{RPFC@{RPFC}!RCM\_MemMap@{RCM\_MemMap}}
\doxysubsubsection{\texorpdfstring{RPFC}{RPFC}}
{\footnotesize\ttfamily uint8\+\_\+t R\+C\+M\+\_\+\+Mem\+Map\+::\+R\+P\+FC}

Reset Pin Filter Control register, offset\+: 0x4 \mbox{\Hypertarget{struct_r_c_m___mem_map_ac458f95f6aa234285f568694a5b8240d}\label{struct_r_c_m___mem_map_ac458f95f6aa234285f568694a5b8240d}} 
\index{RCM\_MemMap@{RCM\_MemMap}!RPFW@{RPFW}}
\index{RPFW@{RPFW}!RCM\_MemMap@{RCM\_MemMap}}
\doxysubsubsection{\texorpdfstring{RPFW}{RPFW}}
{\footnotesize\ttfamily uint8\+\_\+t R\+C\+M\+\_\+\+Mem\+Map\+::\+R\+P\+FW}

Reset Pin Filter Width register, offset\+: 0x5 \mbox{\Hypertarget{struct_r_c_m___mem_map_aa28b91bdb2e1acc454f7bcb9ad26efb7}\label{struct_r_c_m___mem_map_aa28b91bdb2e1acc454f7bcb9ad26efb7}} 
\index{RCM\_MemMap@{RCM\_MemMap}!SRS0@{SRS0}}
\index{SRS0@{SRS0}!RCM\_MemMap@{RCM\_MemMap}}
\doxysubsubsection{\texorpdfstring{SRS0}{SRS0}}
{\footnotesize\ttfamily uint8\+\_\+t R\+C\+M\+\_\+\+Mem\+Map\+::\+S\+R\+S0}

System Reset Status Register 0, offset\+: 0x0 \mbox{\Hypertarget{struct_r_c_m___mem_map_a8e7926e6f51e64e63e5ed3adb7aee612}\label{struct_r_c_m___mem_map_a8e7926e6f51e64e63e5ed3adb7aee612}} 
\index{RCM\_MemMap@{RCM\_MemMap}!SRS1@{SRS1}}
\index{SRS1@{SRS1}!RCM\_MemMap@{RCM\_MemMap}}
\doxysubsubsection{\texorpdfstring{SRS1}{SRS1}}
{\footnotesize\ttfamily uint8\+\_\+t R\+C\+M\+\_\+\+Mem\+Map\+::\+S\+R\+S1}

System Reset Status Register 1, offset\+: 0x1 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\mbox{\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}}\end{DoxyCompactItemize}
