Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Jun  1 17:56:25 2024
| Host         : Magic running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Controller_timing_summary_routed.rpt -pb Controller_timing_summary_routed.pb -rpx Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    3           
TIMING-18  Warning           Missing input or output delay  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (16)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk_div1/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.824        0.000                      0                   36        0.240        0.000                      0                   36        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             7.824        0.000                      0                   36        0.240        0.000                      0                   36        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.240ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.824ns  (required time - arrival time)
  Source:                 clk_div1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 1.692ns (77.560%)  route 0.490ns (22.440%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.710     5.313    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  clk_div1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  clk_div1/counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.258    clk_div1/counter_reg[1]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.932 r  clk_div1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    clk_div1/counter_reg[0]_i_1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.046 r  clk_div1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    clk_div1/counter_reg[4]_i_1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.160 r  clk_div1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.160    clk_div1/counter_reg[8]_i_1_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.494 r  clk_div1/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.494    clk_div1/counter_reg[12]_i_1_n_6
    SLICE_X5Y81          FDRE                                         r  clk_div1/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593    15.016    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  clk_div1/counter_reg[13]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X5Y81          FDRE (Setup_fdre_C_D)        0.062    15.318    clk_div1/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  7.824    

Slack (MET) :             7.919ns  (required time - arrival time)
  Source:                 clk_div1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.087ns  (logic 1.597ns (76.539%)  route 0.490ns (23.461%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.710     5.313    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  clk_div1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  clk_div1/counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.258    clk_div1/counter_reg[1]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.932 r  clk_div1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    clk_div1/counter_reg[0]_i_1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.046 r  clk_div1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    clk_div1/counter_reg[4]_i_1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.160 r  clk_div1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.160    clk_div1/counter_reg[8]_i_1_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.399 r  clk_div1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.399    clk_div1/counter_reg[12]_i_1_n_5
    SLICE_X5Y81          FDRE                                         r  clk_div1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593    15.016    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  clk_div1/counter_reg[14]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X5Y81          FDRE (Setup_fdre_C_D)        0.062    15.318    clk_div1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.399    
  -------------------------------------------------------------------
                         slack                                  7.919    

Slack (MET) :             7.935ns  (required time - arrival time)
  Source:                 clk_div1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 1.581ns (76.358%)  route 0.490ns (23.643%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.710     5.313    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  clk_div1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  clk_div1/counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.258    clk_div1/counter_reg[1]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.932 r  clk_div1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    clk_div1/counter_reg[0]_i_1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.046 r  clk_div1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    clk_div1/counter_reg[4]_i_1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.160 r  clk_div1/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.160    clk_div1/counter_reg[8]_i_1_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.383 r  clk_div1/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.383    clk_div1/counter_reg[12]_i_1_n_7
    SLICE_X5Y81          FDRE                                         r  clk_div1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593    15.016    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  clk_div1/counter_reg[12]/C
                         clock pessimism              0.276    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X5Y81          FDRE (Setup_fdre_C_D)        0.062    15.318    clk_div1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  7.935    

Slack (MET) :             7.937ns  (required time - arrival time)
  Source:                 clk_div1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 1.578ns (76.323%)  route 0.490ns (23.677%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.710     5.313    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  clk_div1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  clk_div1/counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.258    clk_div1/counter_reg[1]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.932 r  clk_div1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    clk_div1/counter_reg[0]_i_1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.046 r  clk_div1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    clk_div1/counter_reg[4]_i_1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.380 r  clk_div1/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.380    clk_div1/counter_reg[8]_i_1_n_6
    SLICE_X5Y80          FDRE                                         r  clk_div1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.592    15.015    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  clk_div1/counter_reg[9]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X5Y80          FDRE (Setup_fdre_C_D)        0.062    15.317    clk_div1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  7.937    

Slack (MET) :             7.958ns  (required time - arrival time)
  Source:                 clk_div1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 1.557ns (76.080%)  route 0.490ns (23.920%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.710     5.313    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  clk_div1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  clk_div1/counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.258    clk_div1/counter_reg[1]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.932 r  clk_div1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    clk_div1/counter_reg[0]_i_1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.046 r  clk_div1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    clk_div1/counter_reg[4]_i_1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.359 r  clk_div1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.359    clk_div1/counter_reg[8]_i_1_n_4
    SLICE_X5Y80          FDRE                                         r  clk_div1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.592    15.015    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  clk_div1/counter_reg[11]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X5Y80          FDRE (Setup_fdre_C_D)        0.062    15.317    clk_div1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  7.958    

Slack (MET) :             7.964ns  (required time - arrival time)
  Source:                 clk_div1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.008ns  (logic 0.704ns (35.068%)  route 1.304ns (64.932%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.711     5.314    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  clk_div1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.456     5.770 f  clk_div1/counter_reg[6]/Q
                         net (fo=2, routed)           0.860     6.629    clk_div1/counter_reg[6]
    SLICE_X4Y79          LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  clk_div1/clk_div_i_2/O
                         net (fo=1, routed)           0.444     7.197    clk_div1/clk_div_i_2_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.124     7.321 r  clk_div1/clk_div_i_1/O
                         net (fo=1, routed)           0.000     7.321    clk_div1/clk_div_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  clk_div1/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.592    15.015    clk_div1/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  clk_div1/clk_div_reg/C
                         clock pessimism              0.277    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)        0.029    15.285    clk_div1/clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                  7.964    

Slack (MET) :             8.032ns  (required time - arrival time)
  Source:                 clk_div1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 1.483ns (75.183%)  route 0.490ns (24.817%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.710     5.313    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  clk_div1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  clk_div1/counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.258    clk_div1/counter_reg[1]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.932 r  clk_div1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    clk_div1/counter_reg[0]_i_1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.046 r  clk_div1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    clk_div1/counter_reg[4]_i_1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.285 r  clk_div1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.285    clk_div1/counter_reg[8]_i_1_n_5
    SLICE_X5Y80          FDRE                                         r  clk_div1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.592    15.015    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  clk_div1/counter_reg[10]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X5Y80          FDRE (Setup_fdre_C_D)        0.062    15.317    clk_div1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                  8.032    

Slack (MET) :             8.048ns  (required time - arrival time)
  Source:                 clk_div1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 1.467ns (74.980%)  route 0.490ns (25.020%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.710     5.313    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  clk_div1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  clk_div1/counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.258    clk_div1/counter_reg[1]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.932 r  clk_div1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    clk_div1/counter_reg[0]_i_1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.046 r  clk_div1/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.046    clk_div1/counter_reg[4]_i_1_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.269 r  clk_div1/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.269    clk_div1/counter_reg[8]_i_1_n_7
    SLICE_X5Y80          FDRE                                         r  clk_div1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.592    15.015    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  clk_div1/counter_reg[8]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X5Y80          FDRE (Setup_fdre_C_D)        0.062    15.317    clk_div1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -7.269    
  -------------------------------------------------------------------
                         slack                                  8.048    

Slack (MET) :             8.051ns  (required time - arrival time)
  Source:                 clk_div1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.954ns  (logic 1.464ns (74.942%)  route 0.490ns (25.059%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.710     5.313    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  clk_div1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  clk_div1/counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.258    clk_div1/counter_reg[1]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.932 r  clk_div1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    clk_div1/counter_reg[0]_i_1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.266 r  clk_div1/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.266    clk_div1/counter_reg[4]_i_1_n_6
    SLICE_X5Y79          FDRE                                         r  clk_div1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.592    15.015    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  clk_div1/counter_reg[5]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)        0.062    15.317    clk_div1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                  8.051    

Slack (MET) :             8.072ns  (required time - arrival time)
  Source:                 clk_div1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 1.443ns (74.669%)  route 0.490ns (25.331%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.710     5.313    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  clk_div1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  clk_div1/counter_reg[1]/Q
                         net (fo=2, routed)           0.490     6.258    clk_div1/counter_reg[1]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.932 r  clk_div1/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.932    clk_div1/counter_reg[0]_i_1_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.245 r  clk_div1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.245    clk_div1/counter_reg[4]_i_1_n_4
    SLICE_X5Y79          FDRE                                         r  clk_div1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.592    15.015    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  clk_div1/counter_reg[7]/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X5Y79          FDRE (Setup_fdre_C_D)        0.062    15.317    clk_div1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                          -7.245    
  -------------------------------------------------------------------
                         slack                                  8.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 clk_div1/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.787%)  route 0.160ns (46.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.512    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  clk_div1/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  clk_div1/counter_reg[1]/Q
                         net (fo=2, routed)           0.160     1.813    clk_div1/counter_reg[1]
    SLICE_X4Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.858 r  clk_div1/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.858    clk_div1/clk_div_i_1_n_0
    SLICE_X4Y79          FDRE                                         r  clk_div1/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.863     2.028    clk_div1/clk_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  clk_div1/clk_div_reg/C
                         clock pessimism             -0.500     1.527    
    SLICE_X4Y79          FDRE (Hold_fdre_C_D)         0.091     1.618    clk_div1/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 fsm1/R_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBERS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.229ns (53.562%)  route 0.199ns (46.438%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.512    fsm1/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  fsm1/R_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.128     1.640 f  fsm1/R_O_reg/Q
                         net (fo=17, routed)          0.199     1.839    fsm1/R_O
    SLICE_X2Y78          LUT2 (Prop_lut2_I1_O)        0.101     1.940 r  fsm1/NUMBERS[4]_i_1/O
                         net (fo=1, routed)           0.000     1.940    fsm1_n_11
    SLICE_X2Y78          FDRE                                         r  NUMBERS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  NUMBERS_reg[4]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.131     1.681    NUMBERS_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_div1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.514    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  clk_div1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  clk_div1/counter_reg[11]/Q
                         net (fo=2, routed)           0.117     1.773    clk_div1/counter_reg[11]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  clk_div1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    clk_div1/counter_reg[8]_i_1_n_4
    SLICE_X5Y80          FDRE                                         r  clk_div1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.029    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  clk_div1/counter_reg[11]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.105     1.619    clk_div1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  clk_div1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  clk_div1/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.774    clk_div1/counter_reg[7]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  clk_div1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    clk_div1/counter_reg[4]_i_1_n_4
    SLICE_X5Y79          FDRE                                         r  clk_div1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.863     2.028    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  clk_div1/counter_reg[7]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.105     1.618    clk_div1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.512    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  clk_div1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  clk_div1/counter_reg[3]/Q
                         net (fo=2, routed)           0.120     1.774    clk_div1/counter_reg[3]
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  clk_div1/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    clk_div1/counter_reg[0]_i_1_n_4
    SLICE_X5Y78          FDRE                                         r  clk_div1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     2.027    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  clk_div1/counter_reg[3]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.105     1.617    clk_div1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 fsm1/R_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NUMBERS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.226ns (53.233%)  route 0.199ns (46.767%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.593     1.512    fsm1/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  fsm1/R_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.128     1.640 f  fsm1/R_O_reg/Q
                         net (fo=17, routed)          0.199     1.839    fsm1/R_O
    SLICE_X2Y78          LUT2 (Prop_lut2_I1_O)        0.098     1.937 r  fsm1/NUMBERS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.937    fsm1_n_15
    SLICE_X2Y78          FDRE                                         r  NUMBERS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  NUMBERS_reg[0]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.120     1.670    NUMBERS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  clk_div1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  clk_div1/counter_reg[4]/Q
                         net (fo=2, routed)           0.116     1.771    clk_div1/counter_reg[4]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  clk_div1/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    clk_div1/counter_reg[4]_i_1_n_7
    SLICE_X5Y79          FDRE                                         r  clk_div1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.863     2.028    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  clk_div1/counter_reg[4]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.105     1.618    clk_div1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.514    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  clk_div1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  clk_div1/counter_reg[10]/Q
                         net (fo=2, routed)           0.121     1.776    clk_div1/counter_reg[10]
    SLICE_X5Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.887 r  clk_div1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.887    clk_div1/counter_reg[8]_i_1_n_5
    SLICE_X5Y80          FDRE                                         r  clk_div1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.029    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  clk_div1/counter_reg[10]/C
                         clock pessimism             -0.514     1.514    
    SLICE_X5Y80          FDRE (Hold_fdre_C_D)         0.105     1.619    clk_div1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  clk_div1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  clk_div1/counter_reg[6]/Q
                         net (fo=2, routed)           0.121     1.775    clk_div1/counter_reg[6]
    SLICE_X5Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.886 r  clk_div1/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.886    clk_div1/counter_reg[4]_i_1_n_5
    SLICE_X5Y79          FDRE                                         r  clk_div1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.863     2.028    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  clk_div1/counter_reg[6]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.105     1.618    clk_div1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_div1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.596     1.515    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  clk_div1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  clk_div1/counter_reg[12]/Q
                         net (fo=2, routed)           0.117     1.774    clk_div1/counter_reg[12]
    SLICE_X5Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.889 r  clk_div1/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.889    clk_div1/counter_reg[12]_i_1_n_7
    SLICE_X5Y81          FDRE                                         r  clk_div1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     2.030    clk_div1/clk_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  clk_div1/counter_reg[12]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X5Y81          FDRE (Hold_fdre_C_D)         0.105     1.620    clk_div1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y78     NUMBERS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78     NUMBERS_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     NUMBERS_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y78     NUMBERS_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     NUMBERS_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78     NUMBERS_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y78     NUMBERS_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     NUMBERS_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y78     NUMBERS_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     NUMBERS_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     NUMBERS_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     NUMBERS_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     NUMBERS_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     NUMBERS_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     NUMBERS_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     NUMBERS_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     NUMBERS_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     NUMBERS_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     NUMBERS_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     NUMBERS_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y78     NUMBERS_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     NUMBERS_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y78     NUMBERS_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     NUMBERS_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78     NUMBERS_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     NUMBERS_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y78     NUMBERS_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     NUMBERS_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     NUMBERS_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenSegment/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.450ns  (logic 4.334ns (45.858%)  route 5.116ns (54.142%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  sevenSegment/counter_reg[2]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sevenSegment/counter_reg[2]/Q
                         net (fo=16, routed)          0.695     1.151    sevenSegment/counter_reg_n_0_[2]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.152     1.303 r  sevenSegment/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.422     5.724    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.726     9.450 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.450    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.136ns  (logic 4.490ns (49.148%)  route 4.646ns (50.852%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  sevenSegment/counter_reg[1]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sevenSegment/counter_reg[1]/Q
                         net (fo=14, routed)          1.017     1.473    sevenSegment/counter_reg_n_0_[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I2_O)        0.124     1.597 r  sevenSegment/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.840     2.437    sevenSegment/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.152     2.589 r  sevenSegment/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.789     5.378    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     9.136 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.136    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.079ns  (logic 4.517ns (49.753%)  route 4.562ns (50.247%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  sevenSegment/counter_reg[1]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sevenSegment/counter_reg[1]/Q
                         net (fo=14, routed)          1.017     1.473    sevenSegment/counter_reg_n_0_[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I2_O)        0.124     1.597 r  sevenSegment/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.824     2.420    sevenSegment/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I2_O)        0.152     2.572 r  sevenSegment/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.721     5.294    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785     9.079 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.079    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.678ns  (logic 4.259ns (49.082%)  route 4.419ns (50.918%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  sevenSegment/counter_reg[1]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sevenSegment/counter_reg[1]/Q
                         net (fo=14, routed)          1.017     1.473    sevenSegment/counter_reg_n_0_[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I2_O)        0.124     1.597 r  sevenSegment/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.840     2.437    sevenSegment/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.124     2.561 r  sevenSegment/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.562     5.123    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.678 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.678    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.519ns  (logic 4.473ns (52.511%)  route 4.046ns (47.489%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  sevenSegment/counter_reg[0]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sevenSegment/counter_reg[0]/Q
                         net (fo=15, routed)          1.049     1.505    sevenSegment/counter_reg_n_0_[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I4_O)        0.124     1.629 r  sevenSegment/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.933     2.562    sevenSegment/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.153     2.715 r  sevenSegment/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.064     4.779    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740     8.519 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.519    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.505ns  (logic 4.197ns (49.346%)  route 4.308ns (50.654%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  sevenSegment/counter_reg[0]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sevenSegment/counter_reg[0]/Q
                         net (fo=15, routed)          1.049     1.505    sevenSegment/counter_reg_n_0_[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I4_O)        0.124     1.629 r  sevenSegment/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.933     2.562    sevenSegment/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.124     2.686 r  sevenSegment/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.327     5.012    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.505 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.505    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.406ns  (logic 4.265ns (50.734%)  route 4.141ns (49.266%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  sevenSegment/counter_reg[1]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sevenSegment/counter_reg[1]/Q
                         net (fo=14, routed)          1.017     1.473    sevenSegment/counter_reg_n_0_[1]
    SLICE_X1Y78          LUT6 (Prop_lut6_I2_O)        0.124     1.597 r  sevenSegment/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.824     2.420    sevenSegment/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I2_O)        0.124     2.544 r  sevenSegment/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.301     4.845    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.406 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.406    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.888ns  (logic 4.238ns (53.719%)  route 3.651ns (46.281%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  sevenSegment/counter_reg[0]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sevenSegment/counter_reg[0]/Q
                         net (fo=15, routed)          1.049     1.505    sevenSegment/counter_reg_n_0_[0]
    SLICE_X0Y77          LUT6 (Prop_lut6_I4_O)        0.124     1.629 f  sevenSegment/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.812     2.441    sevenSegment/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I2_O)        0.124     2.565 r  sevenSegment/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.790     4.355    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.888 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.888    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.819ns  (logic 4.365ns (55.833%)  route 3.453ns (44.167%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  sevenSegment/counter_reg[2]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sevenSegment/counter_reg[2]/Q
                         net (fo=16, routed)          0.875     1.331    sevenSegment/counter_reg_n_0_[2]
    SLICE_X0Y80          LUT3 (Prop_lut3_I0_O)        0.153     1.484 r  sevenSegment/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.578     4.062    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.756     7.819 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.819    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.800ns  (logic 4.382ns (56.182%)  route 3.418ns (43.818%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  sevenSegment/counter_reg[1]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sevenSegment/counter_reg[1]/Q
                         net (fo=14, routed)          0.705     1.161    sevenSegment/counter_reg_n_0_[1]
    SLICE_X0Y79          LUT3 (Prop_lut3_I2_O)        0.150     1.311 r  sevenSegment/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.713     4.024    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776     7.800 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.800    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sevenSegment/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSegment/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.186ns (46.650%)  route 0.213ns (53.350%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  sevenSegment/counter_reg[0]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sevenSegment/counter_reg[0]/Q
                         net (fo=15, routed)          0.213     0.354    sevenSegment/counter_reg_n_0_[0]
    SLICE_X1Y80          LUT1 (Prop_lut1_I0_O)        0.045     0.399 r  sevenSegment/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.399    sevenSegment/counter[0]_i_1_n_0
    SLICE_X1Y80          FDRE                                         r  sevenSegment/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSegment/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.578ns  (logic 0.186ns (32.205%)  route 0.392ns (67.795%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  sevenSegment/counter_reg[0]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sevenSegment/counter_reg[0]/Q
                         net (fo=15, routed)          0.280     0.421    sevenSegment/counter_reg_n_0_[0]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.045     0.466 r  sevenSegment/counter[2]_i_1/O
                         net (fo=1, routed)           0.112     0.578    sevenSegment/counter[2]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  sevenSegment/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sevenSegment/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.801ns  (logic 0.186ns (23.221%)  route 0.615ns (76.779%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  sevenSegment/counter_reg[0]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sevenSegment/counter_reg[0]/Q
                         net (fo=15, routed)          0.282     0.423    sevenSegment/counter_reg_n_0_[0]
    SLICE_X0Y80          LUT2 (Prop_lut2_I0_O)        0.045     0.468 r  sevenSegment/counter[1]_i_1/O
                         net (fo=1, routed)           0.333     0.801    sevenSegment/counter[1]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  sevenSegment/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.012ns  (logic 1.502ns (74.637%)  route 0.510ns (25.363%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  sevenSegment/counter_reg[0]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sevenSegment/counter_reg[0]/Q
                         net (fo=15, routed)          0.153     0.294    sevenSegment/counter_reg_n_0_[0]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.048     0.342 r  sevenSegment/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.357     0.699    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.313     2.012 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.012    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.438ns (70.059%)  route 0.615ns (29.941%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  sevenSegment/counter_reg[0]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sevenSegment/counter_reg[0]/Q
                         net (fo=15, routed)          0.154     0.295    sevenSegment/counter_reg_n_0_[0]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.045     0.340 r  sevenSegment/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.460     0.801    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     2.053 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.053    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.420ns (68.197%)  route 0.662ns (31.803%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  sevenSegment/counter_reg[2]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sevenSegment/counter_reg[2]/Q
                         net (fo=16, routed)          0.229     0.370    sevenSegment/counter_reg_n_0_[2]
    SLICE_X0Y78          LUT5 (Prop_lut5_I1_O)        0.045     0.415 r  sevenSegment/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.433     0.848    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     2.083 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.083    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.486ns (66.237%)  route 0.758ns (33.763%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  sevenSegment/counter_reg[2]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sevenSegment/counter_reg[2]/Q
                         net (fo=16, routed)          0.269     0.410    sevenSegment/counter_reg_n_0_[2]
    SLICE_X0Y79          LUT5 (Prop_lut5_I1_O)        0.042     0.452 r  sevenSegment/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.489     0.941    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.303     2.244 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.244    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.259ns  (logic 1.380ns (61.111%)  route 0.878ns (38.889%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  sevenSegment/counter_reg[2]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sevenSegment/counter_reg[2]/Q
                         net (fo=16, routed)          0.269     0.410    sevenSegment/counter_reg_n_0_[2]
    SLICE_X0Y79          LUT5 (Prop_lut5_I1_O)        0.045     0.455 r  sevenSegment/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.610     1.064    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.259 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.259    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.439ns (62.837%)  route 0.851ns (37.163%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE                         0.000     0.000 r  sevenSegment/counter_reg[0]/C
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sevenSegment/counter_reg[0]/Q
                         net (fo=15, routed)          0.153     0.294    sevenSegment/counter_reg_n_0_[0]
    SLICE_X0Y80          LUT3 (Prop_lut3_I1_O)        0.045     0.339 r  sevenSegment/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.697     1.037    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     2.290 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.290    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSegment/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.422ns (60.820%)  route 0.916ns (39.180%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE                         0.000     0.000 r  sevenSegment/counter_reg[2]/C
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sevenSegment/counter_reg[2]/Q
                         net (fo=16, routed)          0.254     0.395    sevenSegment/counter_reg_n_0_[2]
    SLICE_X0Y79          LUT3 (Prop_lut3_I1_O)        0.045     0.440 r  sevenSegment/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.662     1.102    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     2.339 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.339    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 NUMBERS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.166ns  (logic 4.655ns (50.788%)  route 4.511ns (49.212%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.710     5.313    clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  NUMBERS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.419     5.732 r  NUMBERS_reg[8]/Q
                         net (fo=1, routed)           0.822     6.554    sevenSegment/Q[8]
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.299     6.853 r  sevenSegment/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.967     7.820    sevenSegment/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.152     7.972 r  sevenSegment/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.721    10.693    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    14.478 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.478    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBERS_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.831ns  (logic 4.488ns (50.825%)  route 4.343ns (49.175%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  NUMBERS_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  NUMBERS_reg[13]/Q
                         net (fo=1, routed)           0.808     6.575    sevenSegment/Q[13]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.124     6.699 r  sevenSegment/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.745     7.444    sevenSegment/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.150     7.594 r  sevenSegment/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.789    10.383    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758    14.142 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.142    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBERS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.493ns  (logic 4.403ns (51.841%)  route 4.090ns (48.159%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.710     5.313    clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  NUMBERS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.419     5.732 r  NUMBERS_reg[8]/Q
                         net (fo=1, routed)           0.822     6.554    sevenSegment/Q[8]
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.299     6.853 r  sevenSegment/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.967     7.820    sevenSegment/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.124     7.944 r  sevenSegment/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.301    10.245    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.805 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.805    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBERS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.468ns  (logic 4.612ns (54.467%)  route 3.856ns (45.533%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.710     5.313    clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  NUMBERS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.419     5.732 r  NUMBERS_reg[8]/Q
                         net (fo=1, routed)           0.822     6.554    sevenSegment/Q[8]
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.299     6.853 r  sevenSegment/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.970     7.823    sevenSegment/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.154     7.977 r  sevenSegment/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.064    10.040    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.740    13.781 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.781    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBERS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.454ns  (logic 4.335ns (51.280%)  route 4.119ns (48.720%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.710     5.313    clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  NUMBERS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.419     5.732 f  NUMBERS_reg[8]/Q
                         net (fo=1, routed)           0.822     6.554    sevenSegment/Q[8]
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.299     6.853 f  sevenSegment/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.970     7.823    sevenSegment/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.124     7.947 r  sevenSegment/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.327    10.273    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.766 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.766    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBERS_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.375ns  (logic 4.259ns (50.860%)  route 4.115ns (49.140%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.708     5.311    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  NUMBERS_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  NUMBERS_reg[13]/Q
                         net (fo=1, routed)           0.808     6.575    sevenSegment/Q[13]
    SLICE_X0Y77          LUT6 (Prop_lut6_I0_O)        0.124     6.699 r  sevenSegment/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.745     7.444    sevenSegment/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.124     7.568 r  sevenSegment/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.562    10.130    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.685 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.685    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBERS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.801ns  (logic 4.376ns (56.086%)  route 3.426ns (43.914%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.710     5.313    clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  NUMBERS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.419     5.732 r  NUMBERS_reg[8]/Q
                         net (fo=1, routed)           0.822     6.554    sevenSegment/Q[8]
    SLICE_X2Y78          LUT6 (Prop_lut6_I1_O)        0.299     6.853 r  sevenSegment/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.814     7.667    sevenSegment/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.124     7.791 r  sevenSegment/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.790     9.581    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.114 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.114    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 NUMBERS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.465ns (66.835%)  route 0.727ns (33.165%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  NUMBERS_reg[10]/Q
                         net (fo=1, routed)           0.112     1.767    sevenSegment/Q[10]
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.045     1.812 r  sevenSegment/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.182     1.994    sevenSegment/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I3_O)        0.045     2.039 r  sevenSegment/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.433     2.471    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.706 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.706    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBERS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.540ns (66.159%)  route 0.788ns (33.841%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  NUMBERS_reg[10]/Q
                         net (fo=1, routed)           0.112     1.767    sevenSegment/Q[10]
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.045     1.812 r  sevenSegment/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.187     1.998    sevenSegment/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.051     2.049 r  sevenSegment/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.489     2.538    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.303     3.841 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.841    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBERS_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.334ns  (logic 1.425ns (61.068%)  route 0.909ns (38.932%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  NUMBERS_reg[10]/Q
                         net (fo=1, routed)           0.112     1.767    sevenSegment/Q[10]
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.045     1.812 r  sevenSegment/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.187     1.998    sevenSegment/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.045     2.043 r  sevenSegment/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.610     2.653    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.847 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.847    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBERS_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.480ns  (logic 1.533ns (61.823%)  route 0.947ns (38.177%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  NUMBERS_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  NUMBERS_reg[15]/Q
                         net (fo=1, routed)           0.147     1.788    sevenSegment/Q[15]
    SLICE_X0Y78          LUT6 (Prop_lut6_I0_O)        0.099     1.887 r  sevenSegment/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.191     2.078    sevenSegment/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I0_O)        0.045     2.123 r  sevenSegment/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.609     2.732    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     3.993 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.993    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBERS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.547ns (60.503%)  route 1.010ns (39.497%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  NUMBERS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.148     1.661 r  NUMBERS_reg[4]/Q
                         net (fo=1, routed)           0.057     1.719    sevenSegment/Q[4]
    SLICE_X2Y78          LUT6 (Prop_lut6_I3_O)        0.098     1.817 r  sevenSegment/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.223     2.039    sevenSegment/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I4_O)        0.045     2.084 r  sevenSegment/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.730     2.814    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.070 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.070    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBERS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.680ns  (logic 1.613ns (60.181%)  route 1.067ns (39.819%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  NUMBERS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.148     1.661 r  NUMBERS_reg[4]/Q
                         net (fo=1, routed)           0.057     1.719    sevenSegment/Q[4]
    SLICE_X2Y78          LUT6 (Prop_lut6_I3_O)        0.098     1.817 r  sevenSegment/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.223     2.039    sevenSegment/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I3_O)        0.049     2.088 r  sevenSegment/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.787     2.876    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     4.193 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.193    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 NUMBERS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 1.613ns (58.753%)  route 1.133ns (41.247%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  NUMBERS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  NUMBERS_reg[5]/Q
                         net (fo=1, routed)           0.107     1.748    sevenSegment/Q[5]
    SLICE_X0Y77          LUT6 (Prop_lut6_I3_O)        0.098     1.846 r  sevenSegment/SEG_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.235     2.081    sevenSegment/SEG_OBUF[6]_inst_i_5_n_0
    SLICE_X0Y78          LUT5 (Prop_lut5_I4_O)        0.043     2.124 r  sevenSegment/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.791     2.915    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.344     4.259 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.259    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWITCHES[8]
                            (input port)
  Destination:            NUMBERS_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.284ns  (logic 1.647ns (26.211%)  route 4.637ns (73.789%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SWITCHES[8] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[8]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  SWITCHES_IBUF[8]_inst/O
                         net (fo=1, routed)           4.637     6.134    fsm1/SWITCHES_IBUF[8]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.150     6.284 r  fsm1/NUMBERS[8]_i_1/O
                         net (fo=1, routed)           0.000     6.284    fsm1_n_7
    SLICE_X4Y78          FDRE                                         r  NUMBERS_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.591     5.014    clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  NUMBERS_reg[8]/C

Slack:                    inf
  Source:                 SWITCHES[9]
                            (input port)
  Destination:            NUMBERS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.262ns  (logic 1.632ns (26.060%)  route 4.630ns (73.940%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SWITCHES[9] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SWITCHES_IBUF[9]_inst/O
                         net (fo=1, routed)           4.630     6.112    fsm1/SWITCHES_IBUF[9]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.150     6.262 r  fsm1/NUMBERS[9]_i_1/O
                         net (fo=1, routed)           0.000     6.262    fsm1_n_6
    SLICE_X0Y77          FDRE                                         r  NUMBERS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.591     5.014    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  NUMBERS_reg[9]/C

Slack:                    inf
  Source:                 SWITCHES[12]
                            (input port)
  Destination:            NUMBERS_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.884ns  (logic 1.591ns (27.033%)  route 4.293ns (72.967%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  SWITCHES[12] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  SWITCHES_IBUF[12]_inst/O
                         net (fo=1, routed)           4.293     5.760    fsm1/SWITCHES_IBUF[12]
    SLICE_X4Y78          LUT2 (Prop_lut2_I0_O)        0.124     5.884 r  fsm1/NUMBERS[12]_i_1/O
                         net (fo=1, routed)           0.000     5.884    fsm1_n_3
    SLICE_X4Y78          FDRE                                         r  NUMBERS_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.591     5.014    clk_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  NUMBERS_reg[12]/C

Slack:                    inf
  Source:                 SWITCHES[11]
                            (input port)
  Destination:            NUMBERS_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.819ns  (logic 1.626ns (42.576%)  route 2.193ns (57.424%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  SWITCHES[11] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  SWITCHES_IBUF[11]_inst/O
                         net (fo=1, routed)           2.193     3.695    fsm1/SWITCHES_IBUF[11]
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.124     3.819 r  fsm1/NUMBERS[11]_i_1/O
                         net (fo=1, routed)           0.000     3.819    fsm1_n_4
    SLICE_X0Y78          FDRE                                         r  NUMBERS_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  NUMBERS_reg[11]/C

Slack:                    inf
  Source:                 SWITCHES[1]
                            (input port)
  Destination:            NUMBERS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.585ns  (logic 1.604ns (44.732%)  route 1.981ns (55.268%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SWITCHES[1] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SWITCHES_IBUF[1]_inst/O
                         net (fo=1, routed)           1.981     3.461    fsm1/SWITCHES_IBUF[1]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.124     3.585 r  fsm1/NUMBERS[1]_i_1/O
                         net (fo=1, routed)           0.000     3.585    fsm1_n_14
    SLICE_X0Y77          FDRE                                         r  NUMBERS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.591     5.014    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  NUMBERS_reg[1]/C

Slack:                    inf
  Source:                 SWITCHES[0]
                            (input port)
  Destination:            NUMBERS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.557ns  (logic 1.602ns (45.029%)  route 1.955ns (54.971%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  SWITCHES[0] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  SWITCHES_IBUF[0]_inst/O
                         net (fo=1, routed)           1.955     3.433    fsm1/SWITCHES_IBUF[0]
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.124     3.557 r  fsm1/NUMBERS[0]_i_1/O
                         net (fo=1, routed)           0.000     3.557    fsm1_n_15
    SLICE_X2Y78          FDRE                                         r  NUMBERS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  NUMBERS_reg[0]/C

Slack:                    inf
  Source:                 SWITCHES[14]
                            (input port)
  Destination:            NUMBERS_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.326ns  (logic 1.660ns (49.906%)  route 1.666ns (50.094%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SWITCHES[14] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  SWITCHES_IBUF[14]_inst/O
                         net (fo=1, routed)           1.666     3.176    fsm1/SWITCHES_IBUF[14]
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.150     3.326 r  fsm1/NUMBERS[14]_i_1/O
                         net (fo=1, routed)           0.000     3.326    fsm1_n_1
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[14]/C

Slack:                    inf
  Source:                 SWITCHES[6]
                            (input port)
  Destination:            NUMBERS_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.278ns  (logic 1.646ns (50.213%)  route 1.632ns (49.787%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SWITCHES[6] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  SWITCHES_IBUF[6]_inst/O
                         net (fo=1, routed)           1.632     3.126    fsm1/SWITCHES_IBUF[6]
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.152     3.278 r  fsm1/NUMBERS[6]_i_1/O
                         net (fo=1, routed)           0.000     3.278    fsm1_n_9
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[6]/C

Slack:                    inf
  Source:                 SWITCHES[15]
                            (input port)
  Destination:            NUMBERS_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.241ns  (logic 1.642ns (50.670%)  route 1.599ns (49.330%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SWITCHES[15] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SWITCHES_IBUF[15]_inst/O
                         net (fo=1, routed)           1.599     3.123    fsm1/SWITCHES_IBUF[15]
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.118     3.241 r  fsm1/NUMBERS[15]_i_1/O
                         net (fo=1, routed)           0.000     3.241    fsm1_n_0
    SLICE_X0Y78          FDRE                                         r  NUMBERS_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  NUMBERS_reg[15]/C

Slack:                    inf
  Source:                 SWITCHES[3]
                            (input port)
  Destination:            NUMBERS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.177ns  (logic 1.601ns (50.391%)  route 1.576ns (49.609%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SWITCHES[3] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  SWITCHES_IBUF[3]_inst/O
                         net (fo=1, routed)           1.576     3.053    fsm1/SWITCHES_IBUF[3]
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.124     3.177 r  fsm1/NUMBERS[3]_i_1/O
                         net (fo=1, routed)           0.000     3.177    fsm1_n_12
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593     5.016    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SWITCHES[2]
                            (input port)
  Destination:            NUMBERS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.298ns (38.615%)  route 0.474ns (61.385%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SWITCHES[2] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SWITCHES_IBUF[2]_inst/O
                         net (fo=1, routed)           0.474     0.727    fsm1/SWITCHES_IBUF[2]
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.045     0.772 r  fsm1/NUMBERS[2]_i_1/O
                         net (fo=1, routed)           0.000     0.772    fsm1_n_13
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[2]/C

Slack:                    inf
  Source:                 SWITCHES[10]
                            (input port)
  Destination:            NUMBERS_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.295ns (37.514%)  route 0.491ns (62.486%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SWITCHES[10] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SWITCHES_IBUF[10]_inst/O
                         net (fo=1, routed)           0.491     0.741    fsm1/SWITCHES_IBUF[10]
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.045     0.786 r  fsm1/NUMBERS[10]_i_1/O
                         net (fo=1, routed)           0.000     0.786    fsm1_n_5
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[10]/C

Slack:                    inf
  Source:                 SWITCHES[5]
                            (input port)
  Destination:            NUMBERS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.308ns (37.349%)  route 0.517ns (62.651%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SWITCHES[5] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SWITCHES_IBUF[5]_inst/O
                         net (fo=1, routed)           0.517     0.782    fsm1/SWITCHES_IBUF[5]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.043     0.825 r  fsm1/NUMBERS[5]_i_1/O
                         net (fo=1, routed)           0.000     0.825    fsm1_n_10
    SLICE_X0Y77          FDRE                                         r  NUMBERS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  NUMBERS_reg[5]/C

Slack:                    inf
  Source:                 SWITCHES[4]
                            (input port)
  Destination:            NUMBERS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.304ns (36.344%)  route 0.533ns (63.656%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SWITCHES[4] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SWITCHES_IBUF[4]_inst/O
                         net (fo=1, routed)           0.533     0.793    fsm1/SWITCHES_IBUF[4]
    SLICE_X2Y78          LUT2 (Prop_lut2_I0_O)        0.044     0.837 r  fsm1/NUMBERS[4]_i_1/O
                         net (fo=1, routed)           0.000     0.837    fsm1_n_11
    SLICE_X2Y78          FDRE                                         r  NUMBERS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  NUMBERS_reg[4]/C

Slack:                    inf
  Source:                 SWITCHES[7]
                            (input port)
  Destination:            NUMBERS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.317ns (35.769%)  route 0.570ns (64.231%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  SWITCHES[7] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  SWITCHES_IBUF[7]_inst/O
                         net (fo=1, routed)           0.570     0.846    fsm1/SWITCHES_IBUF[7]
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.042     0.888 r  fsm1/NUMBERS[7]_i_1/O
                         net (fo=1, routed)           0.000     0.888    fsm1_n_8
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[7]/C

Slack:                    inf
  Source:                 SWITCHES[3]
                            (input port)
  Destination:            NUMBERS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.290ns (32.072%)  route 0.614ns (67.928%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SWITCHES[3] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SWITCHES_IBUF[3]_inst/O
                         net (fo=1, routed)           0.614     0.859    fsm1/SWITCHES_IBUF[3]
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.045     0.904 r  fsm1/NUMBERS[3]_i_1/O
                         net (fo=1, routed)           0.000     0.904    fsm1_n_12
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[3]/C

Slack:                    inf
  Source:                 SWITCHES[13]
                            (input port)
  Destination:            NUMBERS_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.943ns  (logic 0.336ns (35.605%)  route 0.607ns (64.395%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  SWITCHES[13] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[13]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 r  SWITCHES_IBUF[13]_inst/O
                         net (fo=1, routed)           0.607     0.898    fsm1/SWITCHES_IBUF[13]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.045     0.943 r  fsm1/NUMBERS[13]_i_1/O
                         net (fo=1, routed)           0.000     0.943    fsm1_n_2
    SLICE_X0Y77          FDRE                                         r  NUMBERS_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.029    clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  NUMBERS_reg[13]/C

Slack:                    inf
  Source:                 SWITCHES[6]
                            (input port)
  Destination:            NUMBERS_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.305ns (32.053%)  route 0.646ns (67.947%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  SWITCHES[6] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  SWITCHES_IBUF[6]_inst/O
                         net (fo=1, routed)           0.646     0.908    fsm1/SWITCHES_IBUF[6]
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.043     0.951 r  fsm1/NUMBERS[6]_i_1/O
                         net (fo=1, routed)           0.000     0.951    fsm1_n_9
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[6]/C

Slack:                    inf
  Source:                 SWITCHES[14]
                            (input port)
  Destination:            NUMBERS_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.319ns (32.412%)  route 0.666ns (67.588%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  SWITCHES[14] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[14]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  SWITCHES_IBUF[14]_inst/O
                         net (fo=1, routed)           0.666     0.944    fsm1/SWITCHES_IBUF[14]
    SLICE_X1Y78          LUT2 (Prop_lut2_I0_O)        0.042     0.986 r  fsm1/NUMBERS[14]_i_1/O
                         net (fo=1, routed)           0.000     0.986    fsm1_n_1
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X1Y78          FDRE                                         r  NUMBERS_reg[14]/C

Slack:                    inf
  Source:                 SWITCHES[15]
                            (input port)
  Destination:            NUMBERS_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.340ns (33.543%)  route 0.673ns (66.457%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SWITCHES[15] (IN)
                         net (fo=0)                   0.000     0.000    SWITCHES[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SWITCHES_IBUF[15]_inst/O
                         net (fo=1, routed)           0.673     0.964    fsm1/SWITCHES_IBUF[15]
    SLICE_X0Y78          LUT2 (Prop_lut2_I0_O)        0.048     1.012 r  fsm1/NUMBERS[15]_i_1/O
                         net (fo=1, routed)           0.000     1.012    fsm1_n_0
    SLICE_X0Y78          FDRE                                         r  NUMBERS_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     2.030    clk_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  NUMBERS_reg[15]/C





