// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="mlkem_top_mlkem_top,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=3.330000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=2.380000,HLS_SYN_LAT=269,HLS_SYN_TPT=267,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=1091,HLS_SYN_LUT=850,HLS_VERSION=2024_1}" *)

module mlkem_top (
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        ap_clk,
        ap_rst_n,
        interrupt,
        in_stream_TDATA,
        in_stream_TKEEP,
        in_stream_TSTRB,
        in_stream_TLAST,
        out_stream_TDATA,
        out_stream_TKEEP,
        out_stream_TSTRB,
        out_stream_TLAST,
        in_stream_TVALID,
        in_stream_TREADY,
        out_stream_TVALID,
        out_stream_TREADY
);

parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
input   ap_clk;
input   ap_rst_n;
output   interrupt;
input  [31:0] in_stream_TDATA;
input  [3:0] in_stream_TKEEP;
input  [3:0] in_stream_TSTRB;
input  [0:0] in_stream_TLAST;
output  [31:0] out_stream_TDATA;
output  [3:0] out_stream_TKEEP;
output  [3:0] out_stream_TSTRB;
output  [0:0] out_stream_TLAST;
input   in_stream_TVALID;
output   in_stream_TREADY;
output   out_stream_TVALID;
input   out_stream_TREADY;

 reg    ap_rst_n_inv;
wire   [31:0] mode;
wire    ap_start;
wire    ap_ready;
wire    ap_done;
wire    ap_idle;
wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire    entry_proc_U0_start_out;
wire    entry_proc_U0_start_write;
wire   [31:0] entry_proc_U0_mode_c_din;
wire    entry_proc_U0_mode_c_write;
wire    read_phase_U0_ap_start;
wire    read_phase_U0_ap_done;
wire    read_phase_U0_ap_continue;
wire    read_phase_U0_ap_idle;
wire    read_phase_U0_ap_ready;
wire    read_phase_U0_in_stream_TREADY;
wire   [15:0] read_phase_U0_coeff_stream_din;
wire    read_phase_U0_coeff_stream_write;
wire    process_phase_U0_ap_start;
wire    process_phase_U0_ap_done;
wire    process_phase_U0_ap_continue;
wire    process_phase_U0_ap_idle;
wire    process_phase_U0_ap_ready;
wire    process_phase_U0_start_out;
wire    process_phase_U0_start_write;
wire    process_phase_U0_mode_read;
wire    process_phase_U0_coeff_stream_read;
wire   [15:0] process_phase_U0_result_stream_din;
wire    process_phase_U0_result_stream_write;
wire    write_phase_U0_ap_start;
wire    write_phase_U0_ap_done;
wire    write_phase_U0_ap_continue;
wire    write_phase_U0_ap_idle;
wire    write_phase_U0_ap_ready;
wire    write_phase_U0_result_stream_read;
wire   [31:0] write_phase_U0_out_stream_TDATA;
wire    write_phase_U0_out_stream_TVALID;
wire   [3:0] write_phase_U0_out_stream_TKEEP;
wire   [3:0] write_phase_U0_out_stream_TSTRB;
wire   [0:0] write_phase_U0_out_stream_TLAST;
wire    mode_c_full_n;
wire   [31:0] mode_c_dout;
wire   [2:0] mode_c_num_data_valid;
wire   [2:0] mode_c_fifo_cap;
wire    mode_c_empty_n;
wire    coeff_stream_full_n;
wire   [15:0] coeff_stream_dout;
wire   [8:0] coeff_stream_num_data_valid;
wire   [8:0] coeff_stream_fifo_cap;
wire    coeff_stream_empty_n;
wire    result_stream_full_n;
wire   [15:0] result_stream_dout;
wire   [8:0] result_stream_num_data_valid;
wire   [8:0] result_stream_fifo_cap;
wire    result_stream_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_read_phase_U0_ap_ready;
wire    ap_sync_read_phase_U0_ap_ready;
wire   [0:0] start_for_process_phase_U0_din;
wire    start_for_process_phase_U0_full_n;
wire   [0:0] start_for_process_phase_U0_dout;
wire    start_for_process_phase_U0_empty_n;
wire   [0:0] start_for_write_phase_U0_din;
wire    start_for_write_phase_U0_full_n;
wire   [0:0] start_for_write_phase_U0_dout;
wire    start_for_write_phase_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_read_phase_U0_ap_ready = 1'b0;
end

mlkem_top_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .mode(mode),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

mlkem_top_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(entry_proc_U0_ap_start),
    .start_full_n(start_for_process_phase_U0_full_n),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .start_out(entry_proc_U0_start_out),
    .start_write(entry_proc_U0_start_write),
    .mode(mode),
    .mode_c_din(entry_proc_U0_mode_c_din),
    .mode_c_num_data_valid(mode_c_num_data_valid),
    .mode_c_fifo_cap(mode_c_fifo_cap),
    .mode_c_full_n(mode_c_full_n),
    .mode_c_write(entry_proc_U0_mode_c_write)
);

mlkem_top_read_phase read_phase_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(read_phase_U0_ap_start),
    .ap_done(read_phase_U0_ap_done),
    .ap_continue(read_phase_U0_ap_continue),
    .ap_idle(read_phase_U0_ap_idle),
    .ap_ready(read_phase_U0_ap_ready),
    .in_stream_TDATA(in_stream_TDATA),
    .in_stream_TVALID(in_stream_TVALID),
    .in_stream_TREADY(read_phase_U0_in_stream_TREADY),
    .in_stream_TKEEP(in_stream_TKEEP),
    .in_stream_TSTRB(in_stream_TSTRB),
    .in_stream_TLAST(in_stream_TLAST),
    .coeff_stream_din(read_phase_U0_coeff_stream_din),
    .coeff_stream_num_data_valid(coeff_stream_num_data_valid),
    .coeff_stream_fifo_cap(coeff_stream_fifo_cap),
    .coeff_stream_full_n(coeff_stream_full_n),
    .coeff_stream_write(read_phase_U0_coeff_stream_write)
);

mlkem_top_process_phase process_phase_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(process_phase_U0_ap_start),
    .start_full_n(start_for_write_phase_U0_full_n),
    .ap_done(process_phase_U0_ap_done),
    .ap_continue(process_phase_U0_ap_continue),
    .ap_idle(process_phase_U0_ap_idle),
    .ap_ready(process_phase_U0_ap_ready),
    .start_out(process_phase_U0_start_out),
    .start_write(process_phase_U0_start_write),
    .mode_dout(mode_c_dout),
    .mode_num_data_valid(mode_c_num_data_valid),
    .mode_fifo_cap(mode_c_fifo_cap),
    .mode_empty_n(mode_c_empty_n),
    .mode_read(process_phase_U0_mode_read),
    .coeff_stream_dout(coeff_stream_dout),
    .coeff_stream_num_data_valid(coeff_stream_num_data_valid),
    .coeff_stream_fifo_cap(coeff_stream_fifo_cap),
    .coeff_stream_empty_n(coeff_stream_empty_n),
    .coeff_stream_read(process_phase_U0_coeff_stream_read),
    .result_stream_din(process_phase_U0_result_stream_din),
    .result_stream_num_data_valid(result_stream_num_data_valid),
    .result_stream_fifo_cap(result_stream_fifo_cap),
    .result_stream_full_n(result_stream_full_n),
    .result_stream_write(process_phase_U0_result_stream_write)
);

mlkem_top_write_phase write_phase_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(write_phase_U0_ap_start),
    .ap_done(write_phase_U0_ap_done),
    .ap_continue(write_phase_U0_ap_continue),
    .ap_idle(write_phase_U0_ap_idle),
    .ap_ready(write_phase_U0_ap_ready),
    .result_stream_dout(result_stream_dout),
    .result_stream_num_data_valid(result_stream_num_data_valid),
    .result_stream_fifo_cap(result_stream_fifo_cap),
    .result_stream_empty_n(result_stream_empty_n),
    .result_stream_read(write_phase_U0_result_stream_read),
    .out_stream_TREADY(out_stream_TREADY),
    .out_stream_TDATA(write_phase_U0_out_stream_TDATA),
    .out_stream_TVALID(write_phase_U0_out_stream_TVALID),
    .out_stream_TKEEP(write_phase_U0_out_stream_TKEEP),
    .out_stream_TSTRB(write_phase_U0_out_stream_TSTRB),
    .out_stream_TLAST(write_phase_U0_out_stream_TLAST)
);

mlkem_top_fifo_w32_d3_S mode_c_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_mode_c_din),
    .if_full_n(mode_c_full_n),
    .if_write(entry_proc_U0_mode_c_write),
    .if_dout(mode_c_dout),
    .if_num_data_valid(mode_c_num_data_valid),
    .if_fifo_cap(mode_c_fifo_cap),
    .if_empty_n(mode_c_empty_n),
    .if_read(process_phase_U0_mode_read)
);

mlkem_top_fifo_w16_d256_A coeff_stream_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_phase_U0_coeff_stream_din),
    .if_full_n(coeff_stream_full_n),
    .if_write(read_phase_U0_coeff_stream_write),
    .if_dout(coeff_stream_dout),
    .if_num_data_valid(coeff_stream_num_data_valid),
    .if_fifo_cap(coeff_stream_fifo_cap),
    .if_empty_n(coeff_stream_empty_n),
    .if_read(process_phase_U0_coeff_stream_read)
);

mlkem_top_fifo_w16_d256_A result_stream_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(process_phase_U0_result_stream_din),
    .if_full_n(result_stream_full_n),
    .if_write(process_phase_U0_result_stream_write),
    .if_dout(result_stream_dout),
    .if_num_data_valid(result_stream_num_data_valid),
    .if_fifo_cap(result_stream_fifo_cap),
    .if_empty_n(result_stream_empty_n),
    .if_read(write_phase_U0_result_stream_read)
);

mlkem_top_start_for_process_phase_U0 start_for_process_phase_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_process_phase_U0_din),
    .if_full_n(start_for_process_phase_U0_full_n),
    .if_write(entry_proc_U0_start_write),
    .if_dout(start_for_process_phase_U0_dout),
    .if_empty_n(start_for_process_phase_U0_empty_n),
    .if_read(process_phase_U0_ap_ready)
);

mlkem_top_start_for_write_phase_U0 start_for_write_phase_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_write_phase_U0_din),
    .if_full_n(start_for_write_phase_U0_full_n),
    .if_write(process_phase_U0_start_write),
    .if_dout(start_for_write_phase_U0_dout),
    .if_empty_n(start_for_write_phase_U0_empty_n),
    .if_read(write_phase_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_sync_reg_read_phase_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_read_phase_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_read_phase_U0_ap_ready <= ap_sync_read_phase_U0_ap_ready;
        end
    end
end

assign ap_done = write_phase_U0_ap_done;

assign ap_idle = (write_phase_U0_ap_idle & read_phase_U0_ap_idle & process_phase_U0_ap_idle & entry_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_read_phase_U0_ap_ready = (read_phase_U0_ap_ready | ap_sync_reg_read_phase_U0_ap_ready);

assign ap_sync_ready = (ap_sync_read_phase_U0_ap_ready & ap_sync_entry_proc_U0_ap_ready);

assign entry_proc_U0_ap_continue = 1'b1;

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign in_stream_TREADY = read_phase_U0_in_stream_TREADY;

assign out_stream_TDATA = write_phase_U0_out_stream_TDATA;

assign out_stream_TKEEP = write_phase_U0_out_stream_TKEEP;

assign out_stream_TLAST = write_phase_U0_out_stream_TLAST;

assign out_stream_TSTRB = write_phase_U0_out_stream_TSTRB;

assign out_stream_TVALID = write_phase_U0_out_stream_TVALID;

assign process_phase_U0_ap_continue = 1'b1;

assign process_phase_U0_ap_start = start_for_process_phase_U0_empty_n;

assign read_phase_U0_ap_continue = 1'b1;

assign read_phase_U0_ap_start = ((ap_sync_reg_read_phase_U0_ap_ready ^ 1'b1) & ap_start);

assign start_for_process_phase_U0_din = 1'b1;

assign start_for_write_phase_U0_din = 1'b1;

assign write_phase_U0_ap_continue = 1'b1;

assign write_phase_U0_ap_start = start_for_write_phase_U0_empty_n;

endmodule //mlkem_top
