.output out
pinlist: out-out

.clb and3
pinlist: and0-and3 and1-and3 open open and3-out open 
subblock: test 0 1 open open 4 open  #dummy

.clb and1
pinlist: in4-and1 in5-and1 in6-and1 in7-and1 and1-and1 open 
subblock: test 0 1 2 3 4 open  #dummy

.clb and0
pinlist: in0-and0 in1-and0 in2-and0 in3-and0 and0-and0 open 
subblock: test 0 1 2 3 4 open  #dummy

.input in2
pinlist: in2-in2

.input in1
pinlist: in1-in1

.input in4
pinlist: in4-in4

.input in3
pinlist: in3-in3

.input in0
pinlist: in0-in0

.input in5
pinlist: in5-in5

.input in6
pinlist: in6-in6

.input in7
pinlist: in7-in7

.tcon in2
sourcelist: in2-in2
sinklist: in2-and0
net: 0 0
scheme: 0

.tcon in1
sourcelist: in1-in1
sinklist: in1-and0
net: 0 0
scheme: 0

.tcon in4
sourcelist: in4-in4
sinklist: in4-and1
net: 0 0
scheme: 0

.tcon in3
sourcelist: in3-in3
sinklist: in3-and0
net: 0 0
scheme: 0

.tcon in0
sourcelist: in0-in0
sinklist: in0-and0
net: 0 0
scheme: 0

.tcon in5
sourcelist: in5-in5
sinklist: in5-and1
net: 0 0
scheme: 0

.tcon and1
sourcelist: and1-and1
sinklist: and1-and3
net: 0 0
scheme: 0

.tcon in6
sourcelist: in6-in6
sinklist: in6-and1
net: 0 0
scheme: 0

.tcon and0
sourcelist: and0-and0
sinklist: and0-and3
net: 0 0
scheme: 0

.tcon in7
sourcelist: in7-in7
sinklist: in7-and1
net: 0 0
scheme: 0

.tcon out
sourcelist: and3-out
sinklist: out-out
net: 0 0
scheme: 0

