<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll_in133_out33_133_266" module="PLL" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2016 04 25 11:53:39.446" version="5.8" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="pll_in133_out33_133_266.lpc" type="lpc" modified="2016 04 25 11:53:34.000"/>
		<File name="pll_in133_out33_133_266.vhd" type="top_level_vhdl" modified="2016 04 25 11:53:34.000"/>
		<File name="pll_in133_out33_133_266_tmpl.vhd" type="template_vhdl" modified="2016 04 25 11:53:34.000"/>
  </Package>
</DiamondModule>
