{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638745719957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638745719957 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 05 17:08:39 2021 " "Processing started: Sun Dec 05 17:08:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638745719957 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745719957 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off trisc -c trisc " "Command: quartus_map --read_settings_files=on --write_settings_files=off trisc -c trisc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745719958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638745720252 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638745720252 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "nbitbinary.v(10) " "Verilog HDL information at nbitbinary.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "../nbitbinary/nbitbinary.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/nbitbinary/nbitbinary.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638745728277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/nbitbinary/nbitbinary.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/nbitbinary/nbitbinary.v" { { "Info" "ISGN_ENTITY_NAME" "1 nbitbinary " "Found entity 1: nbitbinary" {  } { { "../nbitbinary/nbitbinary.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/nbitbinary/nbitbinary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745728278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/triscfsm/triscfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/triscfsm/triscfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 triscFSM " "Found entity 1: triscFSM" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745728280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745728281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/pipo/pipo.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/pipo/pipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipo " "Found entity 1: pipo" {  } { { "../pipo/pipo.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/pipo/pipo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745728282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/two2onemux/two2onemux.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/two2onemux/two2onemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two2onemux " "Found entity 1: two2onemux" {  } { { "../two2onemux/two2onemux.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/two2onemux/two2onemux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745728283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/triscpcu/triscpcu.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/triscpcu/triscpcu.v" { { "Info" "ISGN_ENTITY_NAME" "1 triscPCU " "Found entity 1: triscPCU" {  } { { "../triscPCU/triscPCU.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscPCU/triscPCU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745728284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/addersubtractor/addersubtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/addersubtractor/addersubtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdderSubtractor " "Found entity 1: AdderSubtractor" {  } { { "../AdderSubtractor/AdderSubtractor.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/AdderSubtractor/AdderSubtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745728286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/fulladder/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/fulladder/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../fulladder/fulladder.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/fulladder/fulladder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745728287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/binary2seven/binary2seven.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/binary2seven/binary2seven.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2seven " "Found entity 1: binary2seven" {  } { { "../binary2seven/binary2seven.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/binary2seven/binary2seven.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745728288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/fourtosixteen/fourtosixteen.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/fourtosixteen/fourtosixteen.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourtosixteen " "Found entity 1: fourtosixteen" {  } { { "../fourtosixteen/fourtosixteen.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/fourtosixteen/fourtosixteen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745728289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/onofftoggle/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/onofftoggle/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "../OnOffToggle/OnOffToggle.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/OnOffToggle/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745728290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/binup/binup.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/binup/binup.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinUp " "Found entity 1: BinUp" {  } { { "../BinUp/BinUp.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/BinUp/BinUp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745728291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trisc.v 1 1 " "Found 1 design units, including 1 entities, in source file trisc.v" { { "Info" "ISGN_ENTITY_NAME" "1 trisc " "Found entity 1: trisc" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745728292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/uta/fall_2021/cse_2441/trisc/trisc/triscram/triscram.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/uta/fall_2021/cse_2441/trisc/trisc/triscram/triscram.v" { { "Info" "ISGN_ENTITY_NAME" "1 triscRAM " "Found entity 1: triscRAM" {  } { { "../triscRAM/triscRAM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscRAM/triscRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745728293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/IR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745728294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acc.v 1 1 " "Found 1 design units, including 1 entities, in source file acc.v" { { "Info" "ISGN_ENTITY_NAME" "1 acc " "Found entity 1: acc" {  } { { "acc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/acc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745728296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two2one.v 1 1 " "Found 1 design units, including 1 entities, in source file two2one.v" { { "Info" "ISGN_ENTITY_NAME" "1 two2one " "Found entity 1: two2one" {  } { { "two2one.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/two2one.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745728297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728297 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alu.v(14) " "Verilog HDL Instantiation warning at alu.v(14): instance has no name" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638745728298 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "triscPCU.v(10) " "Verilog HDL Instantiation warning at triscPCU.v(10): instance has no name" {  } { { "../triscPCU/triscPCU.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscPCU/triscPCU.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638745728298 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "triscPCU.v(15) " "Verilog HDL Instantiation warning at triscPCU.v(15): instance has no name" {  } { { "../triscPCU/triscPCU.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscPCU/triscPCU.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638745728298 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc.v(116) " "Verilog HDL Instantiation warning at trisc.v(116): instance has no name" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 116 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638745728299 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc.v(117) " "Verilog HDL Instantiation warning at trisc.v(117): instance has no name" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 117 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638745728299 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc.v(118) " "Verilog HDL Instantiation warning at trisc.v(118): instance has no name" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 118 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638745728299 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc.v(119) " "Verilog HDL Instantiation warning at trisc.v(119): instance has no name" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 119 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638745728299 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc.v(120) " "Verilog HDL Instantiation warning at trisc.v(120): instance has no name" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 120 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638745728299 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "trisc.v(121) " "Verilog HDL Instantiation warning at trisc.v(121): instance has no name" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 121 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1638745728299 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trisc " "Elaborating entity \"trisc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638745728330 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Acc2Alu trisc.v(14) " "Verilog HDL or VHDL warning at trisc.v(14): object \"Acc2Alu\" assigned a value but never read" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638745728331 "|trisc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 trisc.v(22) " "Verilog HDL assignment warning at trisc.v(22): truncated value with size 8 to match size of target (4)" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638745728331 "|trisc"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "MDI\[7..4\] 0 trisc.v(16) " "Net \"MDI\[7..4\]\" at trisc.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638745728333 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MDOut\[7\] trisc.v(8) " "Output port \"MDOut\[7\]\" at trisc.v(8) has no driver" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638745728333 "|trisc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MDIn\[7\] trisc.v(8) " "Output port \"MDIn\[7\]\" at trisc.v(8) has no driver" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638745728333 "|trisc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:InstructionReg " "Elaborating entity \"IR\" for hierarchy \"IR:InstructionReg\"" {  } { { "trisc.v" "InstructionReg" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745728342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triscPCU triscPCU:triscPCU_inst " "Elaborating entity \"triscPCU\" for hierarchy \"triscPCU:triscPCU_inst\"" {  } { { "trisc.v" "triscPCU_inst" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745728344 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "C\[6\] triscPCU.v(7) " "Output port \"C\[6\]\" at triscPCU.v(7) has no driver" {  } { { "../triscPCU/triscPCU.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscPCU/triscPCU.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638745728345 "|trisc|triscPCU:comb_42"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourtosixteen triscPCU:triscPCU_inst\|fourtosixteen:comb_3 " "Elaborating entity \"fourtosixteen\" for hierarchy \"triscPCU:triscPCU_inst\|fourtosixteen:comb_3\"" {  } { { "../triscPCU/triscPCU.v" "comb_3" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscPCU/triscPCU.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745728346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triscFSM triscPCU:triscPCU_inst\|triscFSM:comb_4 " "Elaborating entity \"triscFSM\" for hierarchy \"triscPCU:triscPCU_inst\|triscFSM:comb_4\"" {  } { { "../triscPCU/triscPCU.v" "comb_4" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscPCU/triscPCU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745728348 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate triscFSM.v(13) " "Verilog HDL Always Construct warning at triscFSM.v(13): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638745728350 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.U triscFSM.v(13) " "Inferred latch for \"nextstate.U\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728350 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.T triscFSM.v(13) " "Inferred latch for \"nextstate.T\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728350 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.S triscFSM.v(13) " "Inferred latch for \"nextstate.S\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728350 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.R triscFSM.v(13) " "Inferred latch for \"nextstate.R\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728351 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.Q triscFSM.v(13) " "Inferred latch for \"nextstate.Q\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728351 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.P triscFSM.v(13) " "Inferred latch for \"nextstate.P\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728351 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.O triscFSM.v(13) " "Inferred latch for \"nextstate.O\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728351 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.N triscFSM.v(13) " "Inferred latch for \"nextstate.N\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728351 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.M triscFSM.v(13) " "Inferred latch for \"nextstate.M\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728351 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.L triscFSM.v(13) " "Inferred latch for \"nextstate.L\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728351 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.K triscFSM.v(13) " "Inferred latch for \"nextstate.K\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728351 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.J triscFSM.v(13) " "Inferred latch for \"nextstate.J\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728351 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.I triscFSM.v(13) " "Inferred latch for \"nextstate.I\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728351 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.H triscFSM.v(13) " "Inferred latch for \"nextstate.H\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728351 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.G triscFSM.v(13) " "Inferred latch for \"nextstate.G\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728351 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.F triscFSM.v(13) " "Inferred latch for \"nextstate.F\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728351 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.E triscFSM.v(13) " "Inferred latch for \"nextstate.E\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728351 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.D triscFSM.v(13) " "Inferred latch for \"nextstate.D\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728351 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.C triscFSM.v(13) " "Inferred latch for \"nextstate.C\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728351 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate.B triscFSM.v(13) " "Inferred latch for \"nextstate.B\" at triscFSM.v(13)" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728351 "|trisc|triscPCU:comb_42|triscFSM:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbitbinary nbitbinary:ProgramCounter " "Elaborating entity \"nbitbinary\" for hierarchy \"nbitbinary:ProgramCounter\"" {  } { { "trisc.v" "ProgramCounter" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745728353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "acc acc:acc_inst " "Elaborating entity \"acc\" for hierarchy \"acc:acc_inst\"" {  } { { "trisc.v" "acc_inst" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745728354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two2one acc:acc_inst\|two2one:two2oneMUX " "Elaborating entity \"two2one\" for hierarchy \"acc:acc_inst\|two2one:two2oneMUX\"" {  } { { "acc.v" "two2oneMUX" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/acc.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745728355 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "B two2one.v(8) " "Verilog HDL Always Construct warning at two2one.v(8): variable \"B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "two2one.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/two2one.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638745728356 "|trisc|acc:acc_inst|two2one:two2oneMUX"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "A two2one.v(9) " "Verilog HDL Always Construct warning at two2one.v(9): variable \"A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "two2one.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/two2one.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638745728356 "|trisc|acc:acc_inst|two2one:two2oneMUX"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y two2one.v(7) " "Verilog HDL Always Construct warning at two2one.v(7): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "two2one.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/two2one.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638745728356 "|trisc|acc:acc_inst|two2one:two2oneMUX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinUp acc:acc_inst\|BinUp:RegCount " "Elaborating entity \"BinUp\" for hierarchy \"acc:acc_inst\|BinUp:RegCount\"" {  } { { "acc.v" "RegCount" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/acc.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745728357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"alu:alu_inst\"" {  } { { "trisc.v" "alu_inst" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745728358 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ad alu.v(23) " "Verilog HDL Always Construct warning at alu.v(23): variable \"Ad\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638745728359 "|trisc|alu:comb_36"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ad alu.v(28) " "Verilog HDL Always Construct warning at alu.v(28): variable \"Ad\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638745728359 "|trisc|alu:comb_36"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "La alu.v(34) " "Verilog HDL Always Construct warning at alu.v(34): variable \"La\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638745728359 "|trisc|alu:comb_36"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Lx alu.v(39) " "Verilog HDL Always Construct warning at alu.v(39): variable \"Lx\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1638745728359 "|trisc|alu:comb_36"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R alu.v(19) " "Verilog HDL Always Construct warning at alu.v(19): inferring latch(es) for variable \"R\", which holds its previous value in one or more paths through the always construct" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638745728359 "|trisc|alu:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] alu.v(19) " "Inferred latch for \"R\[0\]\" at alu.v(19)" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728359 "|trisc|alu:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] alu.v(19) " "Inferred latch for \"R\[1\]\" at alu.v(19)" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728359 "|trisc|alu:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] alu.v(19) " "Inferred latch for \"R\[2\]\" at alu.v(19)" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728359 "|trisc|alu:comb_36"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] alu.v(19) " "Inferred latch for \"R\[3\]\" at alu.v(19)" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728359 "|trisc|alu:comb_36"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AdderSubtractor alu:alu_inst\|AdderSubtractor:comb_3 " "Elaborating entity \"AdderSubtractor\" for hierarchy \"alu:alu_inst\|AdderSubtractor:comb_3\"" {  } { { "../alu/alu.v" "comb_3" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745728360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder alu:alu_inst\|AdderSubtractor:comb_3\|fulladder:s0 " "Elaborating entity \"fulladder\" for hierarchy \"alu:alu_inst\|AdderSubtractor:comb_3\|fulladder:s0\"" {  } { { "../AdderSubtractor/AdderSubtractor.v" "s0" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/AdderSubtractor/AdderSubtractor.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745728362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle OnOffToggle:DivideX2 " "Elaborating entity \"OnOffToggle\" for hierarchy \"OnOffToggle:DivideX2\"" {  } { { "trisc.v" "DivideX2" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745728365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinUp BinUp:AddressGen " "Elaborating entity \"BinUp\" for hierarchy \"BinUp:AddressGen\"" {  } { { "trisc.v" "AddressGen" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745728366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triscRAM triscRAM:RAM " "Elaborating entity \"triscRAM\" for hierarchy \"triscRAM:RAM\"" {  } { { "trisc.v" "RAM" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745728367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triscRAM:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triscRAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "../triscRAM/triscRAM.v" "altsyncram_component" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscRAM/triscRAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745728396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triscRAM:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"triscRAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "../triscRAM/triscRAM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscRAM/triscRAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745728397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triscRAM:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"triscRAM:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745728397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745728397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../My Documents/CSE 2441/Fall 2021/designs/triscRAM/triscRAM.mif " "Parameter \"init_file\" = \"../../My Documents/CSE 2441/Fall 2021/designs/triscRAM/triscRAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745728397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745728397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745728397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745728397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745728397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745728397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745728397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745728397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745728397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745728397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745728397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745728397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1638745728397 ""}  } { { "../triscRAM/triscRAM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscRAM/triscRAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1638745728397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6fl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6fl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6fl1 " "Found entity 1: altsyncram_6fl1" {  } { { "db/altsyncram_6fl1.tdf" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/db/altsyncram_6fl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638745728440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745728440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6fl1 triscRAM:RAM\|altsyncram:altsyncram_component\|altsyncram_6fl1:auto_generated " "Elaborating entity \"altsyncram_6fl1\" for hierarchy \"triscRAM:RAM\|altsyncram:altsyncram_component\|altsyncram_6fl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_prime/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745728440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2seven binary2seven:comb_51 " "Elaborating entity \"binary2seven\" for hierarchy \"binary2seven:comb_51\"" {  } { { "trisc.v" "comb_51" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745728444 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "RAMin " "Found clock multiplexer RAMin" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 15 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1638745728601 "|trisc|RAMin"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1638745728601 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_inst\|R\[0\] " "LATCH primitive \"alu:alu_inst\|R\[0\]\" is permanently enabled" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638745728621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_inst\|R\[1\] " "LATCH primitive \"alu:alu_inst\|R\[1\]\" is permanently enabled" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638745728621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_inst\|R\[2\] " "LATCH primitive \"alu:alu_inst\|R\[2\]\" is permanently enabled" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638745728621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_inst\|R\[3\] " "LATCH primitive \"alu:alu_inst\|R\[3\]\" is permanently enabled" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638745728621 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_inst\|R\[0\] " "LATCH primitive \"alu:alu_inst\|R\[0\]\" is permanently enabled" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638745728626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_inst\|R\[1\] " "LATCH primitive \"alu:alu_inst\|R\[1\]\" is permanently enabled" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638745728626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_inst\|R\[2\] " "LATCH primitive \"alu:alu_inst\|R\[2\]\" is permanently enabled" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638745728626 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "alu:alu_inst\|R\[3\] " "LATCH primitive \"alu:alu_inst\|R\[3\]\" is permanently enabled" {  } { { "../alu/alu.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/alu/alu.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638745728626 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nbitbinary:ProgramCounter\|y\[0\] nbitbinary:ProgramCounter\|y\[0\]~_emulated nbitbinary:ProgramCounter\|y\[0\]~1 " "Register \"nbitbinary:ProgramCounter\|y\[0\]\" is converted into an equivalent circuit using register \"nbitbinary:ProgramCounter\|y\[0\]~_emulated\" and latch \"nbitbinary:ProgramCounter\|y\[0\]~1\"" {  } { { "../nbitbinary/nbitbinary.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/nbitbinary/nbitbinary.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638745728877 "|trisc|nbitbinary:ProgramCounter|y[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nbitbinary:ProgramCounter\|y\[1\] nbitbinary:ProgramCounter\|y\[1\]~_emulated nbitbinary:ProgramCounter\|y\[1\]~6 " "Register \"nbitbinary:ProgramCounter\|y\[1\]\" is converted into an equivalent circuit using register \"nbitbinary:ProgramCounter\|y\[1\]~_emulated\" and latch \"nbitbinary:ProgramCounter\|y\[1\]~6\"" {  } { { "../nbitbinary/nbitbinary.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/nbitbinary/nbitbinary.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638745728877 "|trisc|nbitbinary:ProgramCounter|y[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nbitbinary:ProgramCounter\|y\[2\] nbitbinary:ProgramCounter\|y\[2\]~_emulated nbitbinary:ProgramCounter\|y\[2\]~11 " "Register \"nbitbinary:ProgramCounter\|y\[2\]\" is converted into an equivalent circuit using register \"nbitbinary:ProgramCounter\|y\[2\]~_emulated\" and latch \"nbitbinary:ProgramCounter\|y\[2\]~11\"" {  } { { "../nbitbinary/nbitbinary.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/nbitbinary/nbitbinary.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638745728877 "|trisc|nbitbinary:ProgramCounter|y[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "nbitbinary:ProgramCounter\|y\[3\] nbitbinary:ProgramCounter\|y\[3\]~_emulated nbitbinary:ProgramCounter\|y\[3\]~16 " "Register \"nbitbinary:ProgramCounter\|y\[3\]\" is converted into an equivalent circuit using register \"nbitbinary:ProgramCounter\|y\[3\]~_emulated\" and latch \"nbitbinary:ProgramCounter\|y\[3\]~16\"" {  } { { "../nbitbinary/nbitbinary.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/nbitbinary/nbitbinary.v" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638745728877 "|trisc|nbitbinary:ProgramCounter|y[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "acc:acc_inst\|BinUp:RegCount\|Q\[0\] acc:acc_inst\|BinUp:RegCount\|Q\[0\]~_emulated acc:acc_inst\|BinUp:RegCount\|Q\[0\]~1 " "Register \"acc:acc_inst\|BinUp:RegCount\|Q\[0\]\" is converted into an equivalent circuit using register \"acc:acc_inst\|BinUp:RegCount\|Q\[0\]~_emulated\" and latch \"acc:acc_inst\|BinUp:RegCount\|Q\[0\]~1\"" {  } { { "../BinUp/BinUp.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/BinUp/BinUp.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638745728877 "|trisc|acc:acc_inst|BinUp:RegCount|Q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "acc:acc_inst\|BinUp:RegCount\|Q\[1\] acc:acc_inst\|BinUp:RegCount\|Q\[1\]~_emulated acc:acc_inst\|BinUp:RegCount\|Q\[1\]~6 " "Register \"acc:acc_inst\|BinUp:RegCount\|Q\[1\]\" is converted into an equivalent circuit using register \"acc:acc_inst\|BinUp:RegCount\|Q\[1\]~_emulated\" and latch \"acc:acc_inst\|BinUp:RegCount\|Q\[1\]~6\"" {  } { { "../BinUp/BinUp.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/BinUp/BinUp.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638745728877 "|trisc|acc:acc_inst|BinUp:RegCount|Q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "acc:acc_inst\|BinUp:RegCount\|Q\[2\] acc:acc_inst\|BinUp:RegCount\|Q\[2\]~_emulated acc:acc_inst\|BinUp:RegCount\|Q\[2\]~11 " "Register \"acc:acc_inst\|BinUp:RegCount\|Q\[2\]\" is converted into an equivalent circuit using register \"acc:acc_inst\|BinUp:RegCount\|Q\[2\]~_emulated\" and latch \"acc:acc_inst\|BinUp:RegCount\|Q\[2\]~11\"" {  } { { "../BinUp/BinUp.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/BinUp/BinUp.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638745728877 "|trisc|acc:acc_inst|BinUp:RegCount|Q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "acc:acc_inst\|BinUp:RegCount\|Q\[3\] acc:acc_inst\|BinUp:RegCount\|Q\[3\]~_emulated acc:acc_inst\|BinUp:RegCount\|Q\[3\]~16 " "Register \"acc:acc_inst\|BinUp:RegCount\|Q\[3\]\" is converted into an equivalent circuit using register \"acc:acc_inst\|BinUp:RegCount\|Q\[3\]~_emulated\" and latch \"acc:acc_inst\|BinUp:RegCount\|Q\[3\]~16\"" {  } { { "../BinUp/BinUp.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/BinUp/BinUp.v" 11 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1638745728877 "|trisc|acc:acc_inst|BinUp:RegCount|Q[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1638745728877 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MDOut\[7\] GND " "Pin \"MDOut\[7\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638745728911 "|trisc|MDOut[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MDIn\[7\] GND " "Pin \"MDIn\[7\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638745728911 "|trisc|MDIn[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[13\] GND " "Pin \"C\[13\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638745728911 "|trisc|C[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[12\] GND " "Pin \"C\[12\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638745728911 "|trisc|C[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[6\] GND " "Pin \"C\[6\]\" is stuck at GND" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638745728911 "|trisc|C[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638745728911 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638745728977 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638745729320 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "OnOffToggle:DivideX2\|Mult0 " "Logic cell \"OnOffToggle:DivideX2\|Mult0\"" {  } { { "../OnOffToggle/OnOffToggle.v" "Mult0" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/OnOffToggle/OnOffToggle.v" 15 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638745729325 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1638745729325 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/output_files/trisc.map.smsg " "Generated suppressed messages file D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/output_files/trisc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745729356 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638745729519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638745729519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "265 " "Implemented 265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638745729569 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638745729569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "180 " "Implemented 180 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638745729569 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1638745729569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638745729569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638745729594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 05 17:08:49 2021 " "Processing ended: Sun Dec 05 17:08:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638745729594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638745729594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638745729594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638745729594 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1638745730761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638745730762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 05 17:08:50 2021 " "Processing started: Sun Dec 05 17:08:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638745730762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1638745730762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off trisc -c trisc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off trisc -c trisc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1638745730762 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1638745730835 ""}
{ "Info" "0" "" "Project  = trisc" {  } {  } 0 0 "Project  = trisc" 0 0 "Fitter" 0 0 1638745730836 ""}
{ "Info" "0" "" "Revision = trisc" {  } {  } 0 0 "Revision = trisc" 0 0 "Fitter" 0 0 1638745730836 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1638745730919 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1638745730920 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "trisc 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"trisc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638745730928 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638745730970 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638745730970 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638745731168 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1638745731174 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638745731260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638745731260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638745731260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638745731260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638745731260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638745731260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638745731260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638745731260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638745731260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638745731260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638745731260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638745731260 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638745731260 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638745731260 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638745731263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638745731263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638745731263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638745731263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638745731263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638745731263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638745731263 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/quartus_prime/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus_prime/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638745731263 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1638745731263 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638745731264 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638745731264 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638745731264 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638745731264 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1638745731265 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1638745731288 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 77 " "No exact pin location assignment(s) for 3 pins of 77 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1638745731546 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "The Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1638745732102 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "trisc.sdc " "Synopsys Design Constraints File file not found: 'trisc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1638745732102 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1638745732102 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1638745732106 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1638745732109 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1638745732109 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "triscPCU:triscPCU_inst\|triscFSM:comb_4\|Selector27~0  " "Automatically promoted node triscPCU:triscPCU_inst\|triscFSM:comb_4\|Selector27~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638745732128 ""}  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638745732128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RAMin  " "Automatically promoted node RAMin " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638745732128 ""}  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638745732128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OnOffToggle:DivideX2\|Mult0  " "Automatically promoted node OnOffToggle:DivideX2\|Mult0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638745732128 ""}  } { { "../OnOffToggle/OnOffToggle.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/OnOffToggle/OnOffToggle.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638745732128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E  " "Automatically promoted node triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638745732128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "triscPCU:triscPCU_inst\|triscFSM:comb_4\|WideOr0~0 " "Destination node triscPCU:triscPCU_inst\|triscFSM:comb_4\|WideOr0~0" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:InstructionReg\|Q\[0\] " "Destination node IR:InstructionReg\|Q\[0\]" {  } { { "IR.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/IR.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:InstructionReg\|Q\[1\] " "Destination node IR:InstructionReg\|Q\[1\]" {  } { { "IR.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/IR.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:InstructionReg\|Q\[2\] " "Destination node IR:InstructionReg\|Q\[2\]" {  } { { "IR.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/IR.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IR:InstructionReg\|Q\[3\] " "Destination node IR:InstructionReg\|Q\[3\]" {  } { { "IR.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/IR.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "triscPCU:triscPCU_inst\|triscFSM:comb_4\|Selector27~0 " "Destination node triscPCU:triscPCU_inst\|triscFSM:comb_4\|Selector27~0" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "triscPCU:triscPCU_inst\|triscFSM:comb_4\|comb~0 " "Destination node triscPCU:triscPCU_inst\|triscFSM:comb_4\|comb~0" {  } { { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "triscPCU:triscPCU_inst\|triscFSM:comb_4\|comb~1 " "Destination node triscPCU:triscPCU_inst\|triscFSM:comb_4\|comb~1" {  } { { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "triscPCU:triscPCU_inst\|triscFSM:comb_4\|comb~2 " "Destination node triscPCU:triscPCU_inst\|triscFSM:comb_4\|comb~2" {  } { { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "triscPCU:triscPCU_inst\|triscFSM:comb_4\|comb~3 " "Destination node triscPCU:triscPCU_inst\|triscFSM:comb_4\|comb~3" {  } { { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732128 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1638745732128 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638745732128 ""}  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638745732128 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F  " "Automatically promoted node triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638745732129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "triscPCU:triscPCU_inst\|triscFSM:comb_4\|WideOr2~0 " "Destination node triscPCU:triscPCU_inst\|triscFSM:comb_4\|WideOr2~0" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C\[9\]~output " "Destination node C\[9\]~output" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732129 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638745732129 ""}  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638745732129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H  " "Automatically promoted node triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638745732129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nbitbinary:ProgramCounter\|y\[0\]~2 " "Destination node nbitbinary:ProgramCounter\|y\[0\]~2" {  } { { "../nbitbinary/nbitbinary.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/nbitbinary/nbitbinary.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nbitbinary:ProgramCounter\|y\[1\]~7 " "Destination node nbitbinary:ProgramCounter\|y\[1\]~7" {  } { { "../nbitbinary/nbitbinary.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/nbitbinary/nbitbinary.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 306 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nbitbinary:ProgramCounter\|y\[2\]~12 " "Destination node nbitbinary:ProgramCounter\|y\[2\]~12" {  } { { "../nbitbinary/nbitbinary.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/nbitbinary/nbitbinary.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nbitbinary:ProgramCounter\|y\[3\]~17 " "Destination node nbitbinary:ProgramCounter\|y\[3\]~17" {  } { { "../nbitbinary/nbitbinary.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/nbitbinary/nbitbinary.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nbitbinary:ProgramCounter\|y\[0\]~0 " "Destination node nbitbinary:ProgramCounter\|y\[0\]~0" {  } { { "../nbitbinary/nbitbinary.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/nbitbinary/nbitbinary.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "triscPCU:triscPCU_inst\|triscFSM:comb_4\|WideOr2~0 " "Destination node triscPCU:triscPCU_inst\|triscFSM:comb_4\|WideOr2~0" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732129 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C\[1\]~output " "Destination node C\[1\]~output" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732129 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638745732129 ""}  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638745732129 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L  " "Automatically promoted node triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638745732130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "acc:acc_inst\|BinUp:RegCount\|Q\[0\]~2 " "Destination node acc:acc_inst\|BinUp:RegCount\|Q\[0\]~2" {  } { { "../BinUp/BinUp.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/BinUp/BinUp.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "acc:acc_inst\|BinUp:RegCount\|Q\[1\]~7 " "Destination node acc:acc_inst\|BinUp:RegCount\|Q\[1\]~7" {  } { { "../BinUp/BinUp.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/BinUp/BinUp.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 327 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "acc:acc_inst\|BinUp:RegCount\|Q\[2\]~12 " "Destination node acc:acc_inst\|BinUp:RegCount\|Q\[2\]~12" {  } { { "../BinUp/BinUp.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/BinUp/BinUp.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 332 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "acc:acc_inst\|BinUp:RegCount\|Q\[3\]~17 " "Destination node acc:acc_inst\|BinUp:RegCount\|Q\[3\]~17" {  } { { "../BinUp/BinUp.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/BinUp/BinUp.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "triscPCU:triscPCU_inst\|triscFSM:comb_4\|WideOr2 " "Destination node triscPCU:triscPCU_inst\|triscFSM:comb_4\|WideOr2" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "acc:acc_inst\|BinUp:RegCount\|Q\[0\]~0 " "Destination node acc:acc_inst\|BinUp:RegCount\|Q\[0\]~0" {  } { { "../BinUp/BinUp.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/BinUp/BinUp.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C\[11\]~output " "Destination node C\[11\]~output" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732130 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638745732130 ""}  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638745732130 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U  " "Automatically promoted node triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638745732130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "triscPCU:triscPCU_inst\|triscFSM:comb_4\|WideOr2 " "Destination node triscPCU:triscPCU_inst\|triscFSM:comb_4\|WideOr2" {  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732130 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "C\[14\]~output " "Destination node C\[14\]~output" {  } { { "trisc.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/trisc.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638745732130 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638745732130 ""}  } { { "../triscFSM/triscFSM.v" "" { Text "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/triscFSM/triscFSM.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638745732130 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638745732562 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638745732563 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638745732563 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638745732563 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638745732564 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1638745732565 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1638745732565 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638745732565 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638745732602 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1638745732603 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638745732603 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 2.5V 0 3 0 " "Number of I/O pins in group: 3 (unused VREF, 2.5V VCCIO, 0 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1638745732639 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1638745732639 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1638745732639 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638745732640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638745732640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 36 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638745732640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 6 42 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638745732640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 7 41 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638745732640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638745732640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 27 33 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 27 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638745732640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 34 18 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638745732640 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638745732640 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1638745732640 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1638745732640 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638745732758 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1638745732762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638745734216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638745734330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638745734357 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638745737213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638745737213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638745737801 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X45_Y44 X55_Y54 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54" {  } { { "loc" "" { Generic "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y44 to location X55_Y54"} { { 12 { 0 ""} 45 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1638745739588 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638745739588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1638745740756 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1638745740756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638745740760 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.87 " "Total time spent on timing analysis during the Fitter is 0.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1638745740938 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638745740947 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638745741359 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638745741359 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638745741955 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638745742564 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/output_files/trisc.fit.smsg " "Generated suppressed messages file D:/School/UTA/Fall_2021/CSE_2441/trisc/trisc/trisc/output_files/trisc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1638745742960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5645 " "Peak virtual memory: 5645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638745743384 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 05 17:09:03 2021 " "Processing ended: Sun Dec 05 17:09:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638745743384 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638745743384 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638745743384 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638745743384 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1638745744468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638745744469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 05 17:09:04 2021 " "Processing started: Sun Dec 05 17:09:04 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638745744469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1638745744469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off trisc -c trisc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off trisc -c trisc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1638745744469 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1638745744705 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1638745746386 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1638745746505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638745747401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 05 17:09:07 2021 " "Processing ended: Sun Dec 05 17:09:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638745747401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638745747401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638745747401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1638745747401 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1638745748037 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1638745748544 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638745748544 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 05 17:09:08 2021 " "Processing started: Sun Dec 05 17:09:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638745748544 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1638745748544 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta trisc -c trisc " "Command: quartus_sta trisc -c trisc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1638745748544 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1638745748623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1638745748766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1638745748766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638745748804 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638745748804 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "28 " "The Timing Analyzer is analyzing 28 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1638745749031 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "trisc.sdc " "Synopsys Design Constraints File file not found: 'trisc.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1638745749053 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1638745749053 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockIn ClockIn " "create_clock -period 1.000 -name ClockIn ClockIn" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638745749055 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U " "create_clock -period 1.000 -name triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638745749055 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SysClock SysClock " "create_clock -period 1.000 -name SysClock SysClock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638745749055 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name IR:InstructionReg\|Q\[0\] IR:InstructionReg\|Q\[0\] " "create_clock -period 1.000 -name IR:InstructionReg\|Q\[0\] IR:InstructionReg\|Q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638745749055 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L " "create_clock -period 1.000 -name triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638745749055 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E " "create_clock -period 1.000 -name triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638745749055 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F " "create_clock -period 1.000 -name triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638745749055 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H " "create_clock -period 1.000 -name triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638745749055 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name OnOffToggle:DivideX2\|state OnOffToggle:DivideX2\|state " "create_clock -period 1.000 -name OnOffToggle:DivideX2\|state OnOffToggle:DivideX2\|state" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1638745749055 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638745749055 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1638745749057 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638745749060 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1638745749061 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1638745749069 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1638745749076 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638745749082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.347 " "Worst-case setup slack is -7.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.347             -58.167 SysClock  " "   -7.347             -58.167 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.289             -85.819 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E  " "   -7.289             -85.819 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.542             -31.786 ClockIn  " "   -6.542             -31.786 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.540             -25.107 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H  " "   -6.540             -25.107 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.101             -23.541 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U  " "   -6.101             -23.541 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.327             -12.243 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F  " "   -3.327             -12.243 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.746             -22.147 IR:InstructionReg\|Q\[0\]  " "   -2.746             -22.147 IR:InstructionReg\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.694              -6.429 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L  " "   -1.694              -6.429 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749084 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.166              -0.324 OnOffToggle:DivideX2\|state  " "   -0.166              -0.324 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749084 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638745749084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.336 " "Worst-case hold slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E  " "    0.336               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 OnOffToggle:DivideX2\|state  " "    0.348               0.000 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 IR:InstructionReg\|Q\[0\]  " "    0.353               0.000 IR:InstructionReg\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.977               0.000 SysClock  " "    0.977               0.000 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.979               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L  " "    0.979               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.271               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U  " "    1.271               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.323               0.000 ClockIn  " "    1.323               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.648               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F  " "    1.648               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.785               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H  " "    4.785               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638745749092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.531 " "Worst-case recovery slack is -2.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.531             -10.071 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F  " "   -2.531             -10.071 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.221              -8.690 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E  " "   -2.221              -8.690 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.057              -6.962 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H  " "   -2.057              -6.962 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.337              -5.143 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L  " "   -1.337              -5.143 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638745749100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.666 " "Worst-case removal slack is 0.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.666               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L  " "    0.666               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.050               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H  " "    1.050               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.546               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F  " "    1.546               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.856               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E  " "    1.856               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638745749104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -59.105 SysClock  " "   -3.000             -59.105 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.045 ClockIn  " "   -3.000             -31.045 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E  " "   -1.403             -11.224 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 OnOffToggle:DivideX2\|state  " "   -1.403              -5.612 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F  " "   -1.403              -5.612 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U  " "   -1.403              -5.612 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 IR:InstructionReg\|Q\[0\]  " "    0.310               0.000 IR:InstructionReg\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H  " "    0.414               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L  " "    0.431               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638745749110 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638745749127 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1638745749149 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1638745749771 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638745749856 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638745749869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.788 " "Worst-case setup slack is -6.788" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.788             -49.814 SysClock  " "   -6.788             -49.814 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.591             -80.110 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E  " "   -6.591             -80.110 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.058             -29.011 ClockIn  " "   -6.058             -29.011 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.958             -22.784 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H  " "   -5.958             -22.784 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.507             -21.258 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U  " "   -5.507             -21.258 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.955             -10.812 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F  " "   -2.955             -10.812 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.642             -22.128 IR:InstructionReg\|Q\[0\]  " "   -2.642             -22.128 IR:InstructionReg\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.597              -6.093 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L  " "   -1.597              -6.093 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.064              -0.122 OnOffToggle:DivideX2\|state  " "   -0.064              -0.122 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638745749870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.264 " "Worst-case hold slack is 0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E  " "    0.264               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 OnOffToggle:DivideX2\|state  " "    0.313               0.000 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.516               0.000 IR:InstructionReg\|Q\[0\]  " "    0.516               0.000 IR:InstructionReg\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.719               0.000 SysClock  " "    0.719               0.000 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.026               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L  " "    1.026               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.110               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U  " "    1.110               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.227               0.000 ClockIn  " "    1.227               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.506               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F  " "    1.506               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.407               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H  " "    4.407               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638745749878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.367 " "Worst-case recovery slack is -2.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.367              -9.435 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F  " "   -2.367              -9.435 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.015              -6.877 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H  " "   -2.015              -6.877 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.840              -7.194 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E  " "   -1.840              -7.194 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.349              -5.226 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L  " "   -1.349              -5.226 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638745749885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.841 " "Worst-case removal slack is 0.841" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.841               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L  " "    0.841               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.161               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H  " "    1.161               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.486               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F  " "    1.486               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.741               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E  " "    1.741               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638745749888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -58.126 SysClock  " "   -3.000             -58.126 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.066 ClockIn  " "   -3.000             -30.066 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -11.224 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E  " "   -1.403             -11.224 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 OnOffToggle:DivideX2\|state  " "   -1.403              -5.612 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F  " "   -1.403              -5.612 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U  " "   -1.403              -5.612 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 IR:InstructionReg\|Q\[0\]  " "    0.288               0.000 IR:InstructionReg\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L  " "    0.428               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H  " "    0.462               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745749895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638745749895 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638745749911 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638745750078 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1638745750085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.564 " "Worst-case setup slack is -3.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.564             -29.908 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E  " "   -3.564             -29.908 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.057             -16.849 SysClock  " "   -3.057             -16.849 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.877             -11.155 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U  " "   -2.877             -11.155 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.726             -10.361 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H  " "   -2.726             -10.361 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.628              -7.881 ClockIn  " "   -2.628              -7.881 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.196              -4.295 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F  " "   -1.196              -4.295 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.027              -1.952 IR:InstructionReg\|Q\[0\]  " "   -1.027              -1.952 IR:InstructionReg\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.366              -1.276 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L  " "   -0.366              -1.276 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750086 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 OnOffToggle:DivideX2\|state  " "    0.500               0.000 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750086 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638745750086 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.098 " "Worst-case hold slack is -0.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.098              -0.559 IR:InstructionReg\|Q\[0\]  " "   -0.098              -0.559 IR:InstructionReg\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 OnOffToggle:DivideX2\|state  " "    0.152               0.000 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E  " "    0.195               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U  " "    0.287               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F  " "    0.493               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 ClockIn  " "    0.511               0.000 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.598               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L  " "    0.598               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.730               0.000 SysClock  " "    0.730               0.000 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.386               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H  " "    2.386               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638745750095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.844 " "Worst-case recovery slack is -0.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.844              -3.276 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E  " "   -0.844              -3.276 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.440              -1.739 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F  " "   -0.440              -1.739 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.333              -0.760 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H  " "   -0.333              -0.760 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750118 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.016               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L  " "    0.016               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750118 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638745750118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.221 " "Worst-case removal slack is 0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L  " "    0.221               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H  " "    0.419               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.438               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F  " "    0.438               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750121 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E  " "    0.584               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750121 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638745750121 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.626 SysClock  " "   -3.000             -40.626 SysClock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.027 ClockIn  " "   -3.000             -19.027 ClockIn " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E  " "   -1.000              -8.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.E " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 OnOffToggle:DivideX2\|state  " "   -1.000              -4.000 OnOffToggle:DivideX2\|state " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F  " "   -1.000              -4.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.F " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U  " "   -1.000              -4.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.U " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L  " "    0.359               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.L " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 IR:InstructionReg\|Q\[0\]  " "    0.387               0.000 IR:InstructionReg\|Q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H  " "    0.397               0.000 triscPCU:triscPCU_inst\|triscFSM:comb_4\|state.H " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638745750129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638745750129 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638745751073 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638745751075 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638745751134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 05 17:09:11 2021 " "Processing ended: Sun Dec 05 17:09:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638745751134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638745751134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638745751134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638745751134 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus Prime Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638745751792 ""}
