package:
  name: aic_did_p
  description: "aic_did_p clock, related IOs, clock groups and design intend information"
  authors:
    - "Wolfgang Roenninger <wolfgang.roenninger@axelera.ai>"

clocks:
  - clock_type: master
    name: fast_clk
    freq_mhz: 1200
    dc: 50
    source:
      name: i_clk
      type: port
    mode: func
    sync_in:
      - name: "{i_axi* i_token_* i_destination_cmd_done*}"
        type: port
    sync_out:
      - name: "{o_axi* o_token_* o_irq o_timestamp_*}"
        type: port

resets:
  - name: "i_rst_n"
    type: port

case_analysis:
  - mode: func
    object:
      name: "{i_aic_base_addr[*]}"
      type: port
    value: 0

  - mode: func
    object:
      name: "{i_instr_ram_impl[mcs][0]}"
      type: port
    value: 1
  - mode: func
    object:
      name: "{i_instr_ram_impl[mcs][1]}"
      type: port
    value: 0
  - mode: func
    object:
      name: "{i_instr_ram_impl[mcsw]}"
      type: port
    value: 0
  - mode: func
    object:
      name: "{i_instr_ram_impl[ret]}"
      type: port
    value: 0
  - mode: func
    object:
      name: "{i_instr_ram_impl[pde]}"
      type: port
    value: 0
  - mode: func
    object:
      name: "{i_instr_ram_impl[adme][0]}"
      type: port
    value: 0
  - mode: func
    object:
      name: "{i_instr_ram_impl[adme][1]}"
      type: port
    value: 0
  - mode: func
    object:
      name: "{i_instr_ram_impl[adme][2]}"
      type: port
    value: 1

  - mode: func
    object:
      name: "{i_copy_ram_impl[mcs][0]}"
      type: port
    value: 1
  - mode: func
    object:
      name: "{i_copy_ram_impl[mcs][1]}"
      type: port
    value: 0
  - mode: func
    object:
      name: "{i_copy_ram_impl[mcsw]}"
      type: port
    value: 0
  - mode: func
    object:
      name: "{i_copy_ram_impl[ret]}"
      type: port
    value: 0
  - mode: func
    object:
      name: "{i_copy_ram_impl[pde]}"
      type: port
    value: 0
  - mode: func
    object:
      name: "{i_copy_ram_impl[adme][0]}"
      type: port
    value: 0
  - mode: func
    object:
      name: "{i_copy_ram_impl[adme][1]}"
      type: port
    value: 0
  - mode: func
    object:
      name: "{i_copy_ram_impl[adme][2]}"
      type: port
    value: 1


false_path:
  - mode: func
    from_object:
      name: '{i_*rst*}'
      type: port
    type: both
#  - mode: func
#    through_object:
#      name: '[get_pins -of_objects [get_cell -hier  *tc_lib_seq_sync* -filter full_name=~*tc_lib_seq_sync*] -filter "full_name=~*/D"]'
#      type: expr
#    type: both
  - mode: func
    to_object:
      name: "{o_instr_ram_impl[prn]}"
      type: port
    type: both
  - mode: func
    to_object:
      name: "{o_copy_ram_impl[prn]}"
      type: port
    type: both
