library verilog;
use verilog.vl_types.all;
entity tables is
    port(
        rst_n           : in     vl_logic;
        index           : in     vl_logic_vector(5 downto 0);
        qe_out          : out    vl_logic_vector(15 downto 0);
        nmps_out        : out    vl_logic_vector(5 downto 0);
        nlps_out        : out    vl_logic_vector(5 downto 0);
        switch_out      : out    vl_logic
    );
end tables;
