
/dts-v1/;
/*#include "imx6dl-onpoom.dtsi"*/
#include "imx6dl.dtsi"
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/sound/fsl-imx-audmux.h>
#include "imx6dl-pinfunc.h"

/ {
	model = "Freescale i.MX6 DualLite SABRE Smart Device Board";
	compatible = "fsl,imx6dl-sabresd", "fsl,imx6dl";

	chosen {
        bootargs = "console=ttymxc0,115200 ubi.mtd=2 root=ubi0:rootfs rootfstype=ubifs rootwait rw rootflags=sync mtdparts=gpmi-nand:20m(boot),20m(kernel),400m(rootfs) gpmi_debug_init";
	};

	chosen {
		stdout-path = "serial1:115200n8";
	};

	memory@10000000 {
		reg = <0x10000000 0x40000000>;
	};

	soc {	/* IMAGE PARTITION */
		gpmi-nand@112000 {
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_gpmi>;
			status = "okay";

			partition@0 {
				lable = "u-boot";
				reg = <0x0 0x1400000>;
			};

			partition@1400000 {
				lable = "kernel";
				reg = <0x1400000 0x1400000>;
			};

			partition@2800000 {
				lable = "ubifs";
				reg = <0x2800000 0x0>;
			};
		};
	};

	backlight_display: backlight_display {
		compatible = "pwm-backlight";
		pwms = <&pwm2 0 500000000>;
		brightness-levels = <0 4 8 16 32 64 128 255>;
		default-brightness-level = <6>;
	};

	sound {
		compatible = "simple-audio-card";
		simple-audio-card,name = "wm8960-audio";
		simple-audio-card,format = "i2s";
		simple-audio-card,bitclock-master = <&sound_cpu>;
		simple-audio-card,frame-master = <&sound_cpu>;
		simple-audio-card,system-clock-direction-out;
		simple-audio-card,widgets = 
			"Line", "Line In",
			"Line", "Line Out",
			"Speaker", "Ext Spk";
		simple-audio-card,routing =
			"Ext Spk", "HP_L",
			"Ext Spk", "HP_R";

		sound_cpu: simple-audio-card,cpu {
			sound-dai = <&ssi1>;
			system-clock-frequency = <883200>;
			system-clock-direction-out;	  /* 2019.06.24 add by pwk */
			dai-tdm-slot-num = <2>;
			dai-tdm-slot-width = <16>;
			clocks = <&clks IMX6QDL_CLK_SSI1>;
		};

		dailink_slave: simple-audio-card,codec {
			sound-dai = <&codec>;
			system-clock-direction-out;	  /* 2019.06.24 add by pwk */
			clocks = <&clks IMX6QDL_CLK_CKO>;
			clock-names = "mclk";
		};
	};

	clk3686400: clk-uart {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <3686400>;
	};

	clk14745600: clock@0 {
		#clock-cells = <0>;
		compatible = "fixed-clock";
		clock-frequency = <14745600>;
	};

#if 0
	reg_usb_h1_vbus: regulator-usb-h1-vbus {
		compatible = "regulator-fixed";
		regulator-name = "usb_h1_vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		regulator-boot-on;
		regulator-always-on;
	};
#endif
	reg_3p3v: regulator-3p3v {
		compatible = "regulator-fixed";
		regulator-name = "3P3V";
		regulator-min-microvolt = <1710000>;
		regulator-max-microvolt = <3600000>;
		regulator-boot-on;
	};

	reg_aud3v: regulator-aud3v {
		compatible = "regulator-fixed";
		regulator-name = "AUD3V";
		regulator-min-microvolt = <2700000>;
		regulator-max-microvolt = <3600000>;
		regulator-boot-on;
	};
	
	reg_aud5v: regulator-aud5v {
		compatible = "regulator-fixed";
		regulator-name = "AUD5V";
		regulator-min-microvolt = <2700000>;
		regulator-max-microvolt = <5500000>;
		regulator-boot-on;
	};

	reg_usbh1_vbus: regulator-usbh1-vbus {
		compatible = "regulator-fixed";
		enable-active-high;
		gpio = <&gpio3 31 GPIO_ACTIVE_HIGH>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_usbh1_vbus>;
		regulator-name = "usb_h1_vbus";
		regulator-min-microvolt = <5000000>;
		regulator-max-microvolt = <5000000>;
		regulator-boot-on;
		regulator-always-on;
	};


};

#if 1
#else
&weim {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_weimcs &pinctrl_weimdev>;
	/*ranges = <0 0 0x8000000 0x0F00000>,
			<1 0 0xC000000 0x0400000>;*/
	status = "okay";

	uart8250@0,0 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_uart8250_1a>;
		compatible = "ns8250";
		clocks = <&clk14745600>;
		fsl,weim-cs-timing = <0x0000d603 0x0d1d0d01 0x00d20000>;
		reg = <0 0x0 0x1000>;
		reg-shift = <1>;
		reg-io-width = <1>;
		interrupts = <&gpio4 5 IRQ_TYPE_LEVEL_LOW>;
		no-loopback-test;
	};

	uart8250@0,100000 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_uart8250_1b>;
		compatible = "ns8250";
		clocks = <&clk14745600>;
		fsl,weim-cs-timing = <0x0000d603 0x0d1d0d01 0x00d20000>;
		reg = <0 0x100000 0x1000>;
		reg-shift = <1>;
		reg-io-width = <1>;
		interrupts = <&gpio4 6 IRQ_TYPE_LEVEL_LOW>;
		no-loopback-test;
	};

	uart8250@0,200000 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_uart8250_1c>;
		compatible = "ns8250";
		clocks = <&clk14745600>;
		fsl,weim-cs-timing = <0x0000d603 0x0d1d0d01 0x00d20000>;
		reg = <0 0x200000 0x1000>;
		reg-shift = <1>;
		reg-io-width = <1>;
		interrupts = <&gpio4 7 IRQ_TYPE_LEVEL_LOW>;
		no-loopback-test;
	};

	uart8250@0,300000 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_uart8250_1d>;
		compatible = "ns8250";
		clocks = <&clk14745600>;
		fsl,weim-cs-timing = <0x0000d603 0x0d1d0d01 0x00d20000>;
		reg = <0 0x300000 0x1000>;
		reg-shift = <1>;
		reg-io-width = <1>;
		interrupts = <&gpio3 23 IRQ_TYPE_LEVEL_LOW>;
		no-loopback-test;
	};

	uart8250@0,400000 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_uart8250_2a>;
		compatible = "ns8250";
		clocks = <&clk14745600>;
		fsl,weim-cs-timing = <0x0000d603 0x0d1d0d01 0x00d20000>;
		reg = <0 0x400000 0x1000>;
		reg-shift = <1>;
		reg-io-width = <1>;
		interrupts = <&gpio4 11 IRQ_TYPE_LEVEL_LOW>;
		no-loopback-test;
	};

	uart8250@0,500000 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_uart8250_2b>;
		compatible = "ns8250";
		clocks = <&clk14745600>;
		fsl,weim-cs-timing = <0x0000d603 0x0d1d0d01 0x00d20000>;
		reg = <0 0x500000 0x1000>;
		reg-shift = <1>;
		reg-io-width = <1>;
		interrupts = <&gpio2 13 IRQ_TYPE_LEVEL_LOW>;
		no-loopback-test;
	};

	uart8250@0,600000 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_uart8250_2c>;
		compatible = "ns8250";
		clocks = <&clk14745600>;
		fsl,weim-cs-timing = <0x0000d603 0x0d1d0d01 0x00d20000>;
		reg = <0 0x600000 0x1000>;
		reg-shift = <1>;
		reg-io-width = <1>;
		interrupts = <&gpio5 19 IRQ_TYPE_LEVEL_LOW>;
		no-loopback-test;
	};

	uart8250@0,700000 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_uart8250_2d>;
		compatible = "ns8250";
		clocks = <&clk14745600>;
		fsl,weim-cs-timing = <0x0000d603 0x0d1d0d01 0x00d20000>;
		reg = <0 0x700000 0x1000>;
		reg-shift = <1>;
		reg-io-width = <1>;
		interrupts = <&gpio5 20 IRQ_TYPE_LEVEL_LOW>;
		no-loopback-test;
	};

	uart8250@0,800000 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_uart8250_3a>;
		compatible = "ns8250";
		clocks = <&clk14745600>;
		fsl,weim-cs-timing = <0x0000d603 0x0d1d0d01 0x00d20000>;
		reg = <0 0x800000 0x1000>;
		reg-shift = <1>;
		reg-io-width = <1>;
		interrupts = <&gpio2 11 IRQ_TYPE_LEVEL_LOW>;
		no-loopback-test;
	};

	uart8250@0,900000 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_uart8250_3b>;
		compatible = "ns8250";
		clocks = <&clk14745600>;
		fsl,weim-cs-timing = <0x0000d603 0x0d1d0d01 0x00d20000>;
		reg = <0 0x900000 0x1000>;
		reg-shift = <1>;
		reg-io-width = <1>;
		interrupts = <&gpio2 12 IRQ_TYPE_LEVEL_LOW>;
		no-loopback-test;
	};

	uart8250@0,A00000 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_uart8250_3c>;
		compatible = "ns8250";
		clocks = <&clk14745600>;
		fsl,weim-cs-timing = <0x0000d603 0x0d1d0d01 0x00d20000>;
		reg = <0 0xA00000 0x1000>;
		reg-shift = <1>;
		reg-io-width = <1>;
		interrupts = <&gpio4 10 IRQ_TYPE_LEVEL_LOW>;
		no-loopback-test;
	};

	uart8250@0,B00000 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_uart8250_3d>;
		compatible = "ns8250";
		clocks = <&clk14745600>;
		fsl,weim-cs-timing = <0x0000d603 0x0d1d0d01 0x00d20000>;
		reg = <0 0xB00000 0x1000>;
		reg-shift = <1>;
		reg-io-width = <1>;
		interrupts = <&gpio4 15 IRQ_TYPE_LEVEL_LOW>;
		no-loopback-test;
	};

	dummy@1,0 {
		fsl,weim-cs-timing = <0x0000d603 0x0d1d0d01 0x00d20000>;
		reg = <0 0x0 0x400000>;
		reg-shift = <1>;
		reg-io-width = <1>;
	};
};
/**/
&weim {
	ranges = <0 0 0x08000000 0x08000000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_weimcs &pinctrl_weimdev>;
	status = "okay";

	uart8250_1@4,0 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_uart8250_1>;
		compatible = "ns8250";
		clocks = <&clk3686400>;
		/*fsl,weim-cs-timing = <0x0000d603 0x0d1d0d01 0x00d20000>;*/
		interrupts = <&gpio4 5 IRQ_TYPE_LEVEL_LOW>,
				<&gpio4 6 IRQ_TYPE_LEVEL_LOW>,
				<&gpio4 7 IRQ_TYPE_LEVEL_LOW>,
				<&gpio3 23 IRQ_TYPE_LEVEL_LOW>,
				<&gpio4 9 IRQ_TYPE_LEVEL_LOW>;
		reg = <3 0x200000 0x1000>;
		reg-shift = <1>;
		reg-io-width = <1>;
		no-loopback-test;
	};

	uart8250_2@4,400000 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_uart8250_2>;
		compatible = "ns8250";
		clocks = <&clk3686400>;
		/*fsl,weim-cs-timing = <0x0000d603 0x0d1d0d01 0x00d20000>;*/
		interrupts = <&gpio4 11 IRQ_TYPE_LEVEL_LOW>,
				<&gpio2 13 IRQ_TYPE_LEVEL_LOW>,
				<&gpio5 19 IRQ_TYPE_LEVEL_LOW>,
				<&gpio5 20 IRQ_TYPE_LEVEL_LOW>,
				<&gpio5 21 IRQ_TYPE_LEVEL_LOW>;
		reg = <3 0x200000 0x1000>;
		reg-shift = <1>;
		reg-io-width = <1>;
		no-loopback-test;
	};

	uart8250_3@4,800000 {
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_uart8250_3>;
		compatible = "ns8250";
		clocks = <&clk3686400>;
		/*fsl,weim-cs-timing = <0x0000d603 0x0d1d0d01 0x00d20000>;*/
		interrupts = <&gpio2 11 IRQ_TYPE_LEVEL_LOW>,
				<&gpio2 12 IRQ_TYPE_LEVEL_LOW>,

				<&gpio4 15 IRQ_TYPE_LEVEL_LOW>,
				<&gpio4 14 IRQ_TYPE_LEVEL_LOW>;
		reg = <3 0x200000 0x1000>;
		reg-shift = <1>;
		reg-io-width = <1>;
		no-loopback-test;
	};

};
#endif

&clks {
	assigned-clocks = <&clks IMX6QDL_CLK_CKO2_SEL>, <&clks IMX6QDL_CLK_SSI2>;
	assigned-clock-parents = <&clks IMX6QDL_CLK_SSI2>;
	assigned-clock-rates = <0>, <122880000>;
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";

	ssi1 {
		fsl,audmux-port = <MX51_AUDMUX_PORT1_SSI0>;
		fsl,port-config = <
			IMX_AUDMUX_V2_PTCR_SYN
			IMX_AUDMUX_V2_PDCR_RXDSEL(MX51_AUDMUX_PORT3)
		>;
	};

	aud3 {
		fsl,audmux-port = <MX51_AUDMUX_PORT3>;
		fsl,port-config = <
			(IMX_AUDMUX_V2_PTCR_TFSDIR |
			IMX_AUDMUX_V2_PTCR_TFSEL(MX51_AUDMUX_PORT1_SSI0) |
			IMX_AUDMUX_V2_PTCR_TCLKDIR |
			IMX_AUDMUX_V2_PTCR_TCSEL(MX51_AUDMUX_PORT1_SSI0) |
			IMX_AUDMUX_V2_PTCR_SYN)
			IMX_AUDMUX_V2_PDCR_RXDSEL(MX51_AUDMUX_PORT1_SSI0)
		>;
	};
};

&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	/*bus-width = <8>;*/
	/*non-removable;*/
	broken-cd;
	/*vmmc-supply = <&reg_3p3v>;*/
	status = "okay";
};

&gpio1 {
	gpio-line-names =
		"", "", "SD2_WP", "", "SD2_CD", "I2C3_SCL",
			"I2C3_SDA", "I2C4_SCL",
		"I2C4_SDA", "", "", "", "", "", "", "",
		"", "PWM3", "", "", "", "", "", "",
		"", "", "", "", "", "", "", "";
};

&gpio3 {
	gpio-line-names =
		"", "", "", "", "", "", "", "",
		"", "", "", "", "", "", "", "",
		"", "", "", "", "", "", "USB_OTG_VBUS", "",
		"UART3_TXD", "UART3_RXD", "", "", "EIM_D28", "", "", "";
};

&gpio4 {
	gpio-line-names =
		"", "", "", "", "", "", "", "",
		"UART5_TXD", "UART5_RXD", "", "", "", "", "", "",
		"GPIO4_16", "GPIO4_17", "GPIO4_18", "GPIO4_19", "",
			"CSPI3_CLK", "CSPI3_MOSI", "CSPI3_MISO",
		"CSPI3_CS0", "CSPI3_CS1", "GPIO4_26", "GPIO4_27",
			"CSPI3_RDY", "PWM1", "PWM2", "GPIO4_31";
};

&gpio5 {
	gpio-line-names =
		"", "", "EIM_A25", "", "", "GPIO5_05", "GPIO5_06",
			"GPIO5_07",
		"GPIO5_08", "CSPI2_CS1", "CSPI2_MOSI", "CSPI2_MISO",
			"CSPI2_CS0", "CSPI2_CLK", "", "",
		"", "", "", "", "", "AUD3_TXC", "AUD3_TXD", "AUD3_TXFS",
		"AUD3_RXD", "", "", "", "", "", "", "";
};

&gpio6 {
};

&gpio7 {
	gpio-line-names =
		"SD3_CD", "SD3_WP", "", "", "", "", "", "",
		"", "", "", "", "", "", "", "",
		"", "", "", "", "", "", "", "",
		"", "", "", "", "", "", "", "";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	/*codec: wm8960@1a {*/
	codec: wm8960@38 {
		#sound-dai-cells = <0>;
		compatible = "wlf,wm8960";
		reg = <0x38>;
		/*reg = <0x1a>;*/
		status = "okay";
		wlf,shared-lrclk;	/* 시험용 - 확인할 것 */
		DCVDD-supply = <&reg_3p3v>;
		DBVDD-supply = <&reg_3p3v>;
		AVDD-supply = <&reg_aud3v>;
		SPKVDD1-supply = <&reg_aud5v>;
		SPKVDD2-supply = <&reg_aud5v>;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";
};

&i2c4 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c4>;
	status = "okay";
};

&ssi1 {
	#sound-dai-cells = <0>;
	fsl,mode = "i2s-master";
	assigned-clocks = <&clks IMX6QDL_CLK_SSI1_SEL>,
		<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>,
		<&clks IMX6QDL_CLK_SSI1>;
	assigned-clock-parents = <&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <0 786432000 49152000>;
	status = "okay";
};

&ssi2 {
	#sound-dai-cells = <0>;
	assigned-clocks = <&clks IMX6QDL_CLK_SSI2_SEL>,
		<&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>,
		<&clks IMX6QDL_CLK_SSI2>;
	assigned-clock-rates = <0 786432000 12288000>;
	assigned-clock-parents = <&clks IMX6QDL_CLK_PLL4_AUDIO_DIV>;
	fsl,ssi-asynchronous;
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&usbh1 {
	vbus-supply = <&reg_usbh1_vbus>;
	dr_mode = "host";
	status = "okay";
};

&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2>;
	status = "okay";
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	phy-reset-gpios = <&gpio1 21 GPIO_ACTIVE_LOW>;
	phy-reset-duration = <5>;
	fsl,magic-packet;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			reg = <0>;
			max-speed = <100>;
			/*reset-gpios = <&gpio1 21 GPIO_ACTIVE_LOW>;*/
			interrupt-parent = <&gpio2>;
			interrupts = <25 IRQ_TYPE_LEVEL_LOW>;
			smsc,disable-energy-detect;
		};
	};
};

&iomuxc {
	pinctrl-names = "default";

#if 0
	pinctrl-0 = <&pinctrl_hog>;

	hog {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_BCLK__GPIO6_IO31		0x1b0b0
				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11		0x1b0b0
				MX6QDL_PAD_SD4_DAT4__GPIO2_IO12		0x1b0b0
				MX6QDL_PAD_SD4_DAT2__GPIO2_IO10		0x1b0b0
				MX6QDL_PAD_NANDF_CS3__GPIO6_IO16	0x1b0b0
				MX6QDL_PAD_KEY_ROW0__GPIO4_IO07		0x0b0b0
				MX6QDL_PAD_SD1_DAT0__GPIO1_IO16		0x0b0b0
				MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30	0x0b0b0
				MX6QDL_PAD_SD4_DAT0__GPIO2_IO08		0x0b0b0
			>;
		};
	};
#endif

	imx6-riotboard {
		pinctrl_gpmi: gpmigrp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_ALE__NAND_ALE		0xb0b1
				MX6QDL_PAD_NANDF_CLE__NAND_CLE		0xb0b1
				MX6QDL_PAD_NANDF_CS0__NAND_CE0_B	0xb0b1
				MX6QDL_PAD_NANDF_D0__NAND_DATA00	0xb0b1
				MX6QDL_PAD_NANDF_D1__NAND_DATA01	0xb0b1
				MX6QDL_PAD_NANDF_D2__NAND_DATA02	0xb0b1
				MX6QDL_PAD_NANDF_D3__NAND_DATA03	0xb0b1
				MX6QDL_PAD_NANDF_D4__NAND_DATA04	0xb0b1
				MX6QDL_PAD_NANDF_D5__NAND_DATA05	0xb0b1
				MX6QDL_PAD_NANDF_D6__NAND_DATA06	0xb0b1
				MX6QDL_PAD_NANDF_D7__NAND_DATA07	0xb0b1
				MX6QDL_PAD_NANDF_RB0__NAND_READY_B	0xb000
				MX6QDL_PAD_NANDF_WP_B__NAND_WP_B	0xb0b1
				MX6QDL_PAD_SD4_CLK__NAND_WE_B		0xb0b1
				MX6QDL_PAD_SD4_CMD__NAND_RE_B		0xb0b1
				MX6QDL_PAD_NANDF_CS1__NAND_CE1_B	0xb0b1
			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x130b0
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x130b0
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x110b0
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x130b0
				MX6QDL_PAD_GPIO_0__CCM_CLKO1		0x130b0		/* CAM_MCLK */
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT8__I2C1_SDA		0x4001b8b1
				MX6QDL_PAD_CSI0_DAT9__I2C1_SCL		0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
				MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D18__I2C3_SDA		0x4001b8b1
				MX6QDL_PAD_EIM_D17__I2C3_SCL		0x4001b8b1
			>;
		};

		pinctrl_i2c4: i2c4grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_8__I2C4_SDA		0x4001b8b1
				MX6QDL_PAD_GPIO_7__I2C4_SCL		0x4001b8b1
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x1b0b1
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x1b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D26__UART2_TX_DATA		0x1b0b1
				MX6QDL_PAD_EIM_D27__UART2_RX_DATA		0x1b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA		0x1b0b1
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA		0x1b0b1
			>;
		};

#if 0
		pinctrl_uart8250_1a: uart82501agrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_19__GPIO4_IO05			0x0
			>;
		};

		pinctrl_uart8250_1b: uart82501bgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL0__GPIO4_IO06			0x0
			>;
		};

		pinctrl_uart8250_1c: uart82501cgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW0__GPIO4_IO07			0x0
			>;
		};

		pinctrl_uart8250_1d: uart82501dgrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D23__GPIO3_IO23			0x0
			>;
		};

		pinctrl_uart8250_2a: uart82502agrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__GPIO4_IO11			0x0
			>;
		};

		pinctrl_uart8250_2b: uart82502bgrp {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT5__GPIO2_IO13			0x0
			>;
		};

		pinctrl_uart8250_2c: uart82502cgrp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_MCLK__GPIO5_IO19			0x0
			>;
		};

		pinctrl_uart8250_2d: uart82502dgrp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20			0x0
			>;
		};

		pinctrl_uart8250_3a: uart82503agrp {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11			0x0
			>;
		};

		pinctrl_uart8250_3b: uart82503bgrp {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT4__GPIO2_IO12			0x0
			>;
		};

		pinctrl_uart8250_3c: uart82503cgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL2__GPIO4_IO10			0x0
			>;
		};

		pinctrl_uart8250_3d: uart82503dgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW4__GPIO4_IO15			0x0
			>;
		};

		pinctrl_weimcs: weimcsgrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_CS0__EIM_CS0_B			0xb0b1
				MX6QDL_PAD_EIM_CS1__EIM_CS1_B			0xb0b1
			>;
		};

		pinctrl_weimdev: weimdevgrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_OE__EIM_OE_B			0xb0b1
				MX6QDL_PAD_EIM_RW__EIM_RW			0xb0b1

				MX6QDL_PAD_CSI0_DAT12__EIM_DATA08		0x1b0b0
				MX6QDL_PAD_CSI0_DAT13__EIM_DATA09		0x1b0b0
				MX6QDL_PAD_CSI0_DAT14__EIM_DATA10		0x1b0b0
				MX6QDL_PAD_CSI0_DAT15__EIM_DATA11		0x1b0b0
				MX6QDL_PAD_CSI0_DAT16__EIM_DATA12		0x1b0b0
				MX6QDL_PAD_CSI0_DAT17__EIM_DATA13		0x1b0b0
				MX6QDL_PAD_CSI0_DAT18__EIM_DATA14		0x1b0b0
				MX6QDL_PAD_CSI0_DAT19__EIM_DATA15		0x1b0b0

				MX6QDL_PAD_EIM_A16__EIM_ADDR16			0xb0b1
				MX6QDL_PAD_EIM_A17__EIM_ADDR17			0xb0b1
				MX6QDL_PAD_EIM_A18__EIM_ADDR18			0xb0b1
				MX6QDL_PAD_EIM_A19__EIM_ADDR19			0xb0b1
				MX6QDL_PAD_EIM_A20__EIM_ADDR20			0xb0b1
				MX6QDL_PAD_EIM_A21__EIM_ADDR21			0xb0b1
				MX6QDL_PAD_EIM_A22__EIM_ADDR22			0xb0b1
				MX6QDL_PAD_EIM_A23__EIM_ADDR23			0xb0b1
			>;
		};
#endif
		pinctrl_usbh1_vbus: usbh1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D31__USB_H1_PWR				0x130b0
			>;
		};

		pinctrl_pwm2: pwm2grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__PWM2_OUT					0x0001b0b0
			>;
		};

		pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
				MX6QDL_PAD_SD3_DAT4__SD3_DATA4		0x17059
				MX6QDL_PAD_SD3_DAT5__SD3_DATA5		0x17059
				MX6QDL_PAD_SD3_DAT6__SD3_DATA6		0x17059
				MX6QDL_PAD_SD3_DAT7__SD3_DATA7		0x17059
				MX6QDL_PAD_SD3_RST__SD3_RESET		0x17059
			>;
		};

#if 1
		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_EIM_OE__GPIO2_IO25		0x1b0b0	  /* eth chip interrupt */
				MX6QDL_PAD_SD1_DAT3__GPIO1_IO21		0x1b0b0	  /* eth chip reset */
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0a8
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0a8
				MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0	0x1b0a8
				MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1	0x1b0a8
				MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN	0x1b0a8
				MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN	0x1b0a8
				MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0	0x1b0a8
				MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1	0x1b0a8
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK	0x4001b0a8
			>;
		};
#endif

		/* gigabit ethernet */
		/*pinctrl_genet: genetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x1b030
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b030
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b030
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b030
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b030
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b030
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x1b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b030
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b030
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b030
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b030
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b030
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b030
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK	0x4001b0a8
			>;
		};*/
	};
};











