# -----------------------------------------------------------------------------
# sf2_security.pdc
#
# 1/15/2025 D. W. Hawkins (dwh@caltech.edu)
#
# SmartFusion2 Security Physical Design Constraints (PDC).
#
# -----------------------------------------------------------------------------

# -----------------------------------------------------------------------------
# 50MHz clock
# -----------------------------------------------------------------------------
#
# Bank 7: 2.5V
#
set_io clk_50mhz      \
    -pinname K1       \
    -fixed yes        \
    -iostd LVCMOS25   \
    -DIRECTION INPUT

# -----------------------------------------------------------------------------
# LEDs
# -----------------------------------------------------------------------------
#
# Bank 8: 3.3V
#
# The LED outputs can use the IOB registers
set pin_list [list E1 F4 F3 G7 H7 J6 H6 H5]
for {set i 0} {$i < 8} {incr i} {
	set pin [lindex $pin_list $i]
	set_io led\[$i\]      \
		-pinname $pin     \
		-fixed yes        \
		-iostd LVCMOS33   \
		-DIRECTION OUTPUT
}

# -----------------------------------------------------------------------------
# USB UART
# -----------------------------------------------------------------------------
#
# Bank 2: 3.3V
#
# FPGA UART RXD input
#  - Schematic net UART0_TXD
#  - FTDI output
#  - Connects to Bank 2 MMUART_1_RXD
set_io uart_rxd       \
    -pinname G18      \
    -fixed yes        \
    -iostd LVCMOS33   \
    -DIRECTION INPUT

# FPGA UART TXD output
#  - Schematic nets UART0_RXD
#  - FTDI input
#  - Connects to Bank 2 MMUART_1_TXD
set_io uart_txd       \
    -pinname H19      \
    -fixed yes        \
    -iostd LVCMOS33   \
    -DIRECTION OUTPUT
