module RST_GEN #(parameter RST_TIME = 16'hFFFE)
(
  input  clk,
  output rst_n
);

  reg [15:0] reset_cnt; 
  reg        reset_sig;
  
  


endmodule 
