
Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000077ec  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004fc  08007980  08007980  00017980  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007e7c  08007e7c  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  08007e7c  08007e7c  00017e7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007e84  08007e84  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007e84  08007e84  00017e84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007e88  08007e88  00017e88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007e8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201dc  2**0
                  CONTENTS
 10 .bss          000002f4  200001dc  200001dc  000201dc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200004d0  200004d0  000201dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015f9f  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028c7  00000000  00000000  000361ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011c0  00000000  00000000  00038a78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000010f0  00000000  00000000  00039c38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024251  00000000  00000000  0003ad28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015138  00000000  00000000  0005ef79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dbc46  00000000  00000000  000740b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0014fcf7  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005e54  00000000  00000000  0014fd4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001dc 	.word	0x200001dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007964 	.word	0x08007964

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	08007964 	.word	0x08007964

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b96e 	b.w	8000f3c <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468c      	mov	ip, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	f040 8083 	bne.w	8000d8e <__udivmoddi4+0x116>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d947      	bls.n	8000d1e <__udivmoddi4+0xa6>
 8000c8e:	fab2 f282 	clz	r2, r2
 8000c92:	b142      	cbz	r2, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	f1c2 0020 	rsb	r0, r2, #32
 8000c98:	fa24 f000 	lsr.w	r0, r4, r0
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	4097      	lsls	r7, r2
 8000ca0:	ea40 0c01 	orr.w	ip, r0, r1
 8000ca4:	4094      	lsls	r4, r2
 8000ca6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000caa:	0c23      	lsrs	r3, r4, #16
 8000cac:	fbbc f6f8 	udiv	r6, ip, r8
 8000cb0:	fa1f fe87 	uxth.w	lr, r7
 8000cb4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cbc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	d909      	bls.n	8000cd8 <__udivmoddi4+0x60>
 8000cc4:	18fb      	adds	r3, r7, r3
 8000cc6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cca:	f080 8119 	bcs.w	8000f00 <__udivmoddi4+0x288>
 8000cce:	4299      	cmp	r1, r3
 8000cd0:	f240 8116 	bls.w	8000f00 <__udivmoddi4+0x288>
 8000cd4:	3e02      	subs	r6, #2
 8000cd6:	443b      	add	r3, r7
 8000cd8:	1a5b      	subs	r3, r3, r1
 8000cda:	b2a4      	uxth	r4, r4
 8000cdc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce0:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ce8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cec:	45a6      	cmp	lr, r4
 8000cee:	d909      	bls.n	8000d04 <__udivmoddi4+0x8c>
 8000cf0:	193c      	adds	r4, r7, r4
 8000cf2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cf6:	f080 8105 	bcs.w	8000f04 <__udivmoddi4+0x28c>
 8000cfa:	45a6      	cmp	lr, r4
 8000cfc:	f240 8102 	bls.w	8000f04 <__udivmoddi4+0x28c>
 8000d00:	3802      	subs	r0, #2
 8000d02:	443c      	add	r4, r7
 8000d04:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d08:	eba4 040e 	sub.w	r4, r4, lr
 8000d0c:	2600      	movs	r6, #0
 8000d0e:	b11d      	cbz	r5, 8000d18 <__udivmoddi4+0xa0>
 8000d10:	40d4      	lsrs	r4, r2
 8000d12:	2300      	movs	r3, #0
 8000d14:	e9c5 4300 	strd	r4, r3, [r5]
 8000d18:	4631      	mov	r1, r6
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	b902      	cbnz	r2, 8000d22 <__udivmoddi4+0xaa>
 8000d20:	deff      	udf	#255	; 0xff
 8000d22:	fab2 f282 	clz	r2, r2
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d150      	bne.n	8000dcc <__udivmoddi4+0x154>
 8000d2a:	1bcb      	subs	r3, r1, r7
 8000d2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	2601      	movs	r6, #1
 8000d36:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d3a:	0c21      	lsrs	r1, r4, #16
 8000d3c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d40:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d44:	fb08 f30c 	mul.w	r3, r8, ip
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0xe4>
 8000d4c:	1879      	adds	r1, r7, r1
 8000d4e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0xe2>
 8000d54:	428b      	cmp	r3, r1
 8000d56:	f200 80e9 	bhi.w	8000f2c <__udivmoddi4+0x2b4>
 8000d5a:	4684      	mov	ip, r0
 8000d5c:	1ac9      	subs	r1, r1, r3
 8000d5e:	b2a3      	uxth	r3, r4
 8000d60:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d64:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d68:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d6c:	fb08 f800 	mul.w	r8, r8, r0
 8000d70:	45a0      	cmp	r8, r4
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x10c>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d7a:	d202      	bcs.n	8000d82 <__udivmoddi4+0x10a>
 8000d7c:	45a0      	cmp	r8, r4
 8000d7e:	f200 80d9 	bhi.w	8000f34 <__udivmoddi4+0x2bc>
 8000d82:	4618      	mov	r0, r3
 8000d84:	eba4 0408 	sub.w	r4, r4, r8
 8000d88:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d8c:	e7bf      	b.n	8000d0e <__udivmoddi4+0x96>
 8000d8e:	428b      	cmp	r3, r1
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x12e>
 8000d92:	2d00      	cmp	r5, #0
 8000d94:	f000 80b1 	beq.w	8000efa <__udivmoddi4+0x282>
 8000d98:	2600      	movs	r6, #0
 8000d9a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d9e:	4630      	mov	r0, r6
 8000da0:	4631      	mov	r1, r6
 8000da2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da6:	fab3 f683 	clz	r6, r3
 8000daa:	2e00      	cmp	r6, #0
 8000dac:	d14a      	bne.n	8000e44 <__udivmoddi4+0x1cc>
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d302      	bcc.n	8000db8 <__udivmoddi4+0x140>
 8000db2:	4282      	cmp	r2, r0
 8000db4:	f200 80b8 	bhi.w	8000f28 <__udivmoddi4+0x2b0>
 8000db8:	1a84      	subs	r4, r0, r2
 8000dba:	eb61 0103 	sbc.w	r1, r1, r3
 8000dbe:	2001      	movs	r0, #1
 8000dc0:	468c      	mov	ip, r1
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	d0a8      	beq.n	8000d18 <__udivmoddi4+0xa0>
 8000dc6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dca:	e7a5      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000dcc:	f1c2 0320 	rsb	r3, r2, #32
 8000dd0:	fa20 f603 	lsr.w	r6, r0, r3
 8000dd4:	4097      	lsls	r7, r2
 8000dd6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dda:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dde:	40d9      	lsrs	r1, r3
 8000de0:	4330      	orrs	r0, r6
 8000de2:	0c03      	lsrs	r3, r0, #16
 8000de4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000de8:	fa1f f887 	uxth.w	r8, r7
 8000dec:	fb0e 1116 	mls	r1, lr, r6, r1
 8000df0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000df4:	fb06 f108 	mul.w	r1, r6, r8
 8000df8:	4299      	cmp	r1, r3
 8000dfa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dfe:	d909      	bls.n	8000e14 <__udivmoddi4+0x19c>
 8000e00:	18fb      	adds	r3, r7, r3
 8000e02:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e06:	f080 808d 	bcs.w	8000f24 <__udivmoddi4+0x2ac>
 8000e0a:	4299      	cmp	r1, r3
 8000e0c:	f240 808a 	bls.w	8000f24 <__udivmoddi4+0x2ac>
 8000e10:	3e02      	subs	r6, #2
 8000e12:	443b      	add	r3, r7
 8000e14:	1a5b      	subs	r3, r3, r1
 8000e16:	b281      	uxth	r1, r0
 8000e18:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e1c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e20:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e24:	fb00 f308 	mul.w	r3, r0, r8
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	d907      	bls.n	8000e3c <__udivmoddi4+0x1c4>
 8000e2c:	1879      	adds	r1, r7, r1
 8000e2e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e32:	d273      	bcs.n	8000f1c <__udivmoddi4+0x2a4>
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d971      	bls.n	8000f1c <__udivmoddi4+0x2a4>
 8000e38:	3802      	subs	r0, #2
 8000e3a:	4439      	add	r1, r7
 8000e3c:	1acb      	subs	r3, r1, r3
 8000e3e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e42:	e778      	b.n	8000d36 <__udivmoddi4+0xbe>
 8000e44:	f1c6 0c20 	rsb	ip, r6, #32
 8000e48:	fa03 f406 	lsl.w	r4, r3, r6
 8000e4c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e50:	431c      	orrs	r4, r3
 8000e52:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e56:	fa01 f306 	lsl.w	r3, r1, r6
 8000e5a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e5e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e62:	431f      	orrs	r7, r3
 8000e64:	0c3b      	lsrs	r3, r7, #16
 8000e66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e6a:	fa1f f884 	uxth.w	r8, r4
 8000e6e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e72:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e76:	fb09 fa08 	mul.w	sl, r9, r8
 8000e7a:	458a      	cmp	sl, r1
 8000e7c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e80:	fa00 f306 	lsl.w	r3, r0, r6
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x220>
 8000e86:	1861      	adds	r1, r4, r1
 8000e88:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e8c:	d248      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000e8e:	458a      	cmp	sl, r1
 8000e90:	d946      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000e92:	f1a9 0902 	sub.w	r9, r9, #2
 8000e96:	4421      	add	r1, r4
 8000e98:	eba1 010a 	sub.w	r1, r1, sl
 8000e9c:	b2bf      	uxth	r7, r7
 8000e9e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ea2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ea6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eaa:	fb00 f808 	mul.w	r8, r0, r8
 8000eae:	45b8      	cmp	r8, r7
 8000eb0:	d907      	bls.n	8000ec2 <__udivmoddi4+0x24a>
 8000eb2:	19e7      	adds	r7, r4, r7
 8000eb4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000eb8:	d22e      	bcs.n	8000f18 <__udivmoddi4+0x2a0>
 8000eba:	45b8      	cmp	r8, r7
 8000ebc:	d92c      	bls.n	8000f18 <__udivmoddi4+0x2a0>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	4427      	add	r7, r4
 8000ec2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ec6:	eba7 0708 	sub.w	r7, r7, r8
 8000eca:	fba0 8902 	umull	r8, r9, r0, r2
 8000ece:	454f      	cmp	r7, r9
 8000ed0:	46c6      	mov	lr, r8
 8000ed2:	4649      	mov	r1, r9
 8000ed4:	d31a      	bcc.n	8000f0c <__udivmoddi4+0x294>
 8000ed6:	d017      	beq.n	8000f08 <__udivmoddi4+0x290>
 8000ed8:	b15d      	cbz	r5, 8000ef2 <__udivmoddi4+0x27a>
 8000eda:	ebb3 020e 	subs.w	r2, r3, lr
 8000ede:	eb67 0701 	sbc.w	r7, r7, r1
 8000ee2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ee6:	40f2      	lsrs	r2, r6
 8000ee8:	ea4c 0202 	orr.w	r2, ip, r2
 8000eec:	40f7      	lsrs	r7, r6
 8000eee:	e9c5 2700 	strd	r2, r7, [r5]
 8000ef2:	2600      	movs	r6, #0
 8000ef4:	4631      	mov	r1, r6
 8000ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000efa:	462e      	mov	r6, r5
 8000efc:	4628      	mov	r0, r5
 8000efe:	e70b      	b.n	8000d18 <__udivmoddi4+0xa0>
 8000f00:	4606      	mov	r6, r0
 8000f02:	e6e9      	b.n	8000cd8 <__udivmoddi4+0x60>
 8000f04:	4618      	mov	r0, r3
 8000f06:	e6fd      	b.n	8000d04 <__udivmoddi4+0x8c>
 8000f08:	4543      	cmp	r3, r8
 8000f0a:	d2e5      	bcs.n	8000ed8 <__udivmoddi4+0x260>
 8000f0c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f10:	eb69 0104 	sbc.w	r1, r9, r4
 8000f14:	3801      	subs	r0, #1
 8000f16:	e7df      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	e7d2      	b.n	8000ec2 <__udivmoddi4+0x24a>
 8000f1c:	4660      	mov	r0, ip
 8000f1e:	e78d      	b.n	8000e3c <__udivmoddi4+0x1c4>
 8000f20:	4681      	mov	r9, r0
 8000f22:	e7b9      	b.n	8000e98 <__udivmoddi4+0x220>
 8000f24:	4666      	mov	r6, ip
 8000f26:	e775      	b.n	8000e14 <__udivmoddi4+0x19c>
 8000f28:	4630      	mov	r0, r6
 8000f2a:	e74a      	b.n	8000dc2 <__udivmoddi4+0x14a>
 8000f2c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f30:	4439      	add	r1, r7
 8000f32:	e713      	b.n	8000d5c <__udivmoddi4+0xe4>
 8000f34:	3802      	subs	r0, #2
 8000f36:	443c      	add	r4, r7
 8000f38:	e724      	b.n	8000d84 <__udivmoddi4+0x10c>
 8000f3a:	bf00      	nop

08000f3c <__aeabi_idiv0>:
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <fake_gps_init>:
	printf("Gz = %.2f g\r\n", Gz);
	printf("\r\n");
	printf("\r\n");
}

void fake_gps_init(){
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0

	fake_gps[0].longitude = 9.232127873367;
 8000f44:	4b29      	ldr	r3, [pc, #164]	; (8000fec <fake_gps_init+0xac>)
 8000f46:	4a2a      	ldr	r2, [pc, #168]	; (8000ff0 <fake_gps_init+0xb0>)
 8000f48:	601a      	str	r2, [r3, #0]
	fake_gps[0].latitude = 45.476947477674;
 8000f4a:	4b28      	ldr	r3, [pc, #160]	; (8000fec <fake_gps_init+0xac>)
 8000f4c:	4a29      	ldr	r2, [pc, #164]	; (8000ff4 <fake_gps_init+0xb4>)
 8000f4e:	605a      	str	r2, [r3, #4]

	fake_gps[1].longitude = 9.23132169559556;
 8000f50:	4b26      	ldr	r3, [pc, #152]	; (8000fec <fake_gps_init+0xac>)
 8000f52:	4a29      	ldr	r2, [pc, #164]	; (8000ff8 <fake_gps_init+0xb8>)
 8000f54:	609a      	str	r2, [r3, #8]
	fake_gps[1].latitude = 45.4769356338021;
 8000f56:	4b25      	ldr	r3, [pc, #148]	; (8000fec <fake_gps_init+0xac>)
 8000f58:	4a28      	ldr	r2, [pc, #160]	; (8000ffc <fake_gps_init+0xbc>)
 8000f5a:	60da      	str	r2, [r3, #12]

	fake_gps[2].longitude = 9.23027839341514;
 8000f5c:	4b23      	ldr	r3, [pc, #140]	; (8000fec <fake_gps_init+0xac>)
 8000f5e:	4a28      	ldr	r2, [pc, #160]	; (8001000 <fake_gps_init+0xc0>)
 8000f60:	611a      	str	r2, [r3, #16]
	fake_gps[2].latitude = 45.4769302429461;
 8000f62:	4b22      	ldr	r3, [pc, #136]	; (8000fec <fake_gps_init+0xac>)
 8000f64:	4a27      	ldr	r2, [pc, #156]	; (8001004 <fake_gps_init+0xc4>)
 8000f66:	615a      	str	r2, [r3, #20]

	fake_gps[3].longitude = 9.22848735956641;
 8000f68:	4b20      	ldr	r3, [pc, #128]	; (8000fec <fake_gps_init+0xac>)
 8000f6a:	4a27      	ldr	r2, [pc, #156]	; (8001008 <fake_gps_init+0xc8>)
 8000f6c:	619a      	str	r2, [r3, #24]
	fake_gps[3].latitude = 45.4768485383483;
 8000f6e:	4b1f      	ldr	r3, [pc, #124]	; (8000fec <fake_gps_init+0xac>)
 8000f70:	4a26      	ldr	r2, [pc, #152]	; (800100c <fake_gps_init+0xcc>)
 8000f72:	61da      	str	r2, [r3, #28]

	fake_gps[4].longitude = 9.22811674289873;
 8000f74:	4b1d      	ldr	r3, [pc, #116]	; (8000fec <fake_gps_init+0xac>)
 8000f76:	4a26      	ldr	r2, [pc, #152]	; (8001010 <fake_gps_init+0xd0>)
 8000f78:	621a      	str	r2, [r3, #32]
	fake_gps[4].latitude = 45.4767904670821;
 8000f7a:	4b1c      	ldr	r3, [pc, #112]	; (8000fec <fake_gps_init+0xac>)
 8000f7c:	4a25      	ldr	r2, [pc, #148]	; (8001014 <fake_gps_init+0xd4>)
 8000f7e:	625a      	str	r2, [r3, #36]	; 0x24

	fake_gps[5].longitude = 9.22542983923211;
 8000f80:	4b1a      	ldr	r3, [pc, #104]	; (8000fec <fake_gps_init+0xac>)
 8000f82:	4a25      	ldr	r2, [pc, #148]	; (8001018 <fake_gps_init+0xd8>)
 8000f84:	629a      	str	r2, [r3, #40]	; 0x28
    fake_gps[5].latitude = 45.4767755259172;
 8000f86:	4b19      	ldr	r3, [pc, #100]	; (8000fec <fake_gps_init+0xac>)
 8000f88:	4a24      	ldr	r2, [pc, #144]	; (800101c <fake_gps_init+0xdc>)
 8000f8a:	62da      	str	r2, [r3, #44]	; 0x2c

    fake_gps[6].longitude = 9.22554076080336;
 8000f8c:	4b17      	ldr	r3, [pc, #92]	; (8000fec <fake_gps_init+0xac>)
 8000f8e:	4a24      	ldr	r2, [pc, #144]	; (8001020 <fake_gps_init+0xe0>)
 8000f90:	631a      	str	r2, [r3, #48]	; 0x30
    fake_gps[6].latitude = 45.477625700989;
 8000f92:	4b16      	ldr	r3, [pc, #88]	; (8000fec <fake_gps_init+0xac>)
 8000f94:	4a23      	ldr	r2, [pc, #140]	; (8001024 <fake_gps_init+0xe4>)
 8000f96:	635a      	str	r2, [r3, #52]	; 0x34

    fake_gps[7].longitude = 9.22552155468664;
 8000f98:	4b14      	ldr	r3, [pc, #80]	; (8000fec <fake_gps_init+0xac>)
 8000f9a:	4a23      	ldr	r2, [pc, #140]	; (8001028 <fake_gps_init+0xe8>)
 8000f9c:	639a      	str	r2, [r3, #56]	; 0x38
    fake_gps[7].latitude = 45.4788784152841;
 8000f9e:	4b13      	ldr	r3, [pc, #76]	; (8000fec <fake_gps_init+0xac>)
 8000fa0:	4a22      	ldr	r2, [pc, #136]	; (800102c <fake_gps_init+0xec>)
 8000fa2:	63da      	str	r2, [r3, #60]	; 0x3c

    fake_gps[8].longitude = 9.22652317861608;
 8000fa4:	4b11      	ldr	r3, [pc, #68]	; (8000fec <fake_gps_init+0xac>)
 8000fa6:	4a22      	ldr	r2, [pc, #136]	; (8001030 <fake_gps_init+0xf0>)
 8000fa8:	641a      	str	r2, [r3, #64]	; 0x40
    fake_gps[8].latitude = 45.4792292326394;
 8000faa:	4b10      	ldr	r3, [pc, #64]	; (8000fec <fake_gps_init+0xac>)
 8000fac:	4a21      	ldr	r2, [pc, #132]	; (8001034 <fake_gps_init+0xf4>)
 8000fae:	645a      	str	r2, [r3, #68]	; 0x44

    fake_gps[9].longitude = 9.22803205121175;
 8000fb0:	4b0e      	ldr	r3, [pc, #56]	; (8000fec <fake_gps_init+0xac>)
 8000fb2:	4a21      	ldr	r2, [pc, #132]	; (8001038 <fake_gps_init+0xf8>)
 8000fb4:	649a      	str	r2, [r3, #72]	; 0x48
    fake_gps[9].latitude = 45.4791161835439;
 8000fb6:	4b0d      	ldr	r3, [pc, #52]	; (8000fec <fake_gps_init+0xac>)
 8000fb8:	4a20      	ldr	r2, [pc, #128]	; (800103c <fake_gps_init+0xfc>)
 8000fba:	64da      	str	r2, [r3, #76]	; 0x4c

    fake_gps[10].longitude = 9.22938409789064;
 8000fbc:	4b0b      	ldr	r3, [pc, #44]	; (8000fec <fake_gps_init+0xac>)
 8000fbe:	4a20      	ldr	r2, [pc, #128]	; (8001040 <fake_gps_init+0x100>)
 8000fc0:	651a      	str	r2, [r3, #80]	; 0x50
    fake_gps[10].latitude = 45.4790173241089;
 8000fc2:	4b0a      	ldr	r3, [pc, #40]	; (8000fec <fake_gps_init+0xac>)
 8000fc4:	4a1f      	ldr	r2, [pc, #124]	; (8001044 <fake_gps_init+0x104>)
 8000fc6:	655a      	str	r2, [r3, #84]	; 0x54

    fake_gps[11].longitude = 9.22994266430211;
 8000fc8:	4b08      	ldr	r3, [pc, #32]	; (8000fec <fake_gps_init+0xac>)
 8000fca:	4a1f      	ldr	r2, [pc, #124]	; (8001048 <fake_gps_init+0x108>)
 8000fcc:	659a      	str	r2, [r3, #88]	; 0x58
    fake_gps[11].latitude = 45.4782498335493;
 8000fce:	4b07      	ldr	r3, [pc, #28]	; (8000fec <fake_gps_init+0xac>)
 8000fd0:	4a1e      	ldr	r2, [pc, #120]	; (800104c <fake_gps_init+0x10c>)
 8000fd2:	65da      	str	r2, [r3, #92]	; 0x5c

    fake_gps[12].longitude = 9.22997546730472;
 8000fd4:	4b05      	ldr	r3, [pc, #20]	; (8000fec <fake_gps_init+0xac>)
 8000fd6:	4a1e      	ldr	r2, [pc, #120]	; (8001050 <fake_gps_init+0x110>)
 8000fd8:	661a      	str	r2, [r3, #96]	; 0x60
    fake_gps[12].latitude = 45.4788991756912;
 8000fda:	4b04      	ldr	r3, [pc, #16]	; (8000fec <fake_gps_init+0xac>)
 8000fdc:	4a1d      	ldr	r2, [pc, #116]	; (8001054 <fake_gps_init+0x114>)
 8000fde:	665a      	str	r2, [r3, #100]	; 0x64

}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	2000036c 	.word	0x2000036c
 8000ff0:	4113b6cc 	.word	0x4113b6cc
 8000ff4:	4235e865 	.word	0x4235e865
 8000ff8:	4113b37e 	.word	0x4113b37e
 8000ffc:	4235e862 	.word	0x4235e862
 8001000:	4113af38 	.word	0x4113af38
 8001004:	4235e860 	.word	0x4235e860
 8001008:	4113a7e2 	.word	0x4113a7e2
 800100c:	4235e84b 	.word	0x4235e84b
 8001010:	4113a65e 	.word	0x4113a65e
 8001014:	4235e83c 	.word	0x4235e83c
 8001018:	41139b5c 	.word	0x41139b5c
 800101c:	4235e838 	.word	0x4235e838
 8001020:	41139bd1 	.word	0x41139bd1
 8001024:	4235e917 	.word	0x4235e917
 8001028:	41139bbc 	.word	0x41139bbc
 800102c:	4235ea5f 	.word	0x4235ea5f
 8001030:	41139fd7 	.word	0x41139fd7
 8001034:	4235eabb 	.word	0x4235eabb
 8001038:	4113a605 	.word	0x4113a605
 800103c:	4235ea9d 	.word	0x4235ea9d
 8001040:	4113ab8f 	.word	0x4113ab8f
 8001044:	4235ea84 	.word	0x4235ea84
 8001048:	4113add8 	.word	0x4113add8
 800104c:	4235e9ba 	.word	0x4235e9ba
 8001050:	4113adfb 	.word	0x4113adfb
 8001054:	4235ea65 	.word	0x4235ea65

08001058 <get_coordinate>:

Coordinate get_coordinate(){
 8001058:	b480      	push	{r7}
 800105a:	b087      	sub	sp, #28
 800105c:	af00      	add	r7, sp, #0
	Coordinate c = fake_gps[g];
 800105e:	4b1a      	ldr	r3, [pc, #104]	; (80010c8 <get_coordinate+0x70>)
 8001060:	781b      	ldrb	r3, [r3, #0]
 8001062:	491a      	ldr	r1, [pc, #104]	; (80010cc <get_coordinate+0x74>)
 8001064:	f107 0208 	add.w	r2, r7, #8
 8001068:	00db      	lsls	r3, r3, #3
 800106a:	440b      	add	r3, r1
 800106c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001070:	e882 0003 	stmia.w	r2, {r0, r1}
	g = (g + 1) % 13;
 8001074:	4b14      	ldr	r3, [pc, #80]	; (80010c8 <get_coordinate+0x70>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	1c59      	adds	r1, r3, #1
 800107a:	4b15      	ldr	r3, [pc, #84]	; (80010d0 <get_coordinate+0x78>)
 800107c:	fb83 2301 	smull	r2, r3, r3, r1
 8001080:	109a      	asrs	r2, r3, #2
 8001082:	17cb      	asrs	r3, r1, #31
 8001084:	1ad2      	subs	r2, r2, r3
 8001086:	4613      	mov	r3, r2
 8001088:	005b      	lsls	r3, r3, #1
 800108a:	4413      	add	r3, r2
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	4413      	add	r3, r2
 8001090:	1aca      	subs	r2, r1, r3
 8001092:	b2d2      	uxtb	r2, r2
 8001094:	4b0c      	ldr	r3, [pc, #48]	; (80010c8 <get_coordinate+0x70>)
 8001096:	701a      	strb	r2, [r3, #0]
	return c;
 8001098:	f107 0310 	add.w	r3, r7, #16
 800109c:	f107 0208 	add.w	r2, r7, #8
 80010a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010a4:	e883 0003 	stmia.w	r3, {r0, r1}
 80010a8:	693a      	ldr	r2, [r7, #16]
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	ee07 2a10 	vmov	s14, r2
 80010b0:	ee07 3a90 	vmov	s15, r3
}
 80010b4:	eeb0 0a47 	vmov.f32	s0, s14
 80010b8:	eef0 0a67 	vmov.f32	s1, s15
 80010bc:	371c      	adds	r7, #28
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop
 80010c8:	200001fa 	.word	0x200001fa
 80010cc:	2000036c 	.word	0x2000036c
 80010d0:	4ec4ec4f 	.word	0x4ec4ec4f

080010d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  memset(mq_data, 0, MQ_DATA_LENGTH*sizeof(float));
 80010d8:	2220      	movs	r2, #32
 80010da:	2100      	movs	r1, #0
 80010dc:	480f      	ldr	r0, [pc, #60]	; (800111c <main+0x48>)
 80010de:	f003 fc3d 	bl	800495c <memset>
  mq_index = 0;
 80010e2:	4b0f      	ldr	r3, [pc, #60]	; (8001120 <main+0x4c>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010e8:	f000 ff3a 	bl	8001f60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ec:	f000 f81c 	bl	8001128 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010f0:	f000 f9f4 	bl	80014dc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80010f4:	f000 f99e 	bl	8001434 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80010f8:	f000 f900 	bl	80012fc <MX_TIM2_Init>
  MX_USART3_UART_Init();
 80010fc:	f000 f9c4 	bl	8001488 <MX_USART3_UART_Init>
  MX_I2C1_Init();
 8001100:	f000 f8ce 	bl	80012a0 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001104:	f000 f87a 	bl	80011fc <MX_ADC1_Init>
  MX_TIM3_Init();
 8001108:	f000 f946 	bl	8001398 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart3);
 800110c:	4805      	ldr	r0, [pc, #20]	; (8001124 <main+0x50>)
 800110e:	f000 fdfd 	bl	8001d0c <RetargetInit>
  fake_gps_init();
 8001112:	f7ff ff15 	bl	8000f40 <fake_gps_init>
  HAL_PWR_EnableSleepOnExit();
 8001116:	f001 ffa9 	bl	800306c <HAL_PWR_EnableSleepOnExit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //HAL_NVIC_EnableIRQ(EXTI1_IRQn);
  while (1){
 800111a:	e7fe      	b.n	800111a <main+0x46>
 800111c:	200002ac 	.word	0x200002ac
 8001120:	200003dc 	.word	0x200003dc
 8001124:	20000210 	.word	0x20000210

08001128 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b094      	sub	sp, #80	; 0x50
 800112c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800112e:	f107 0320 	add.w	r3, r7, #32
 8001132:	2230      	movs	r2, #48	; 0x30
 8001134:	2100      	movs	r1, #0
 8001136:	4618      	mov	r0, r3
 8001138:	f003 fc10 	bl	800495c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800113c:	f107 030c 	add.w	r3, r7, #12
 8001140:	2200      	movs	r2, #0
 8001142:	601a      	str	r2, [r3, #0]
 8001144:	605a      	str	r2, [r3, #4]
 8001146:	609a      	str	r2, [r3, #8]
 8001148:	60da      	str	r2, [r3, #12]
 800114a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800114c:	2300      	movs	r3, #0
 800114e:	60bb      	str	r3, [r7, #8]
 8001150:	4b28      	ldr	r3, [pc, #160]	; (80011f4 <SystemClock_Config+0xcc>)
 8001152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001154:	4a27      	ldr	r2, [pc, #156]	; (80011f4 <SystemClock_Config+0xcc>)
 8001156:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800115a:	6413      	str	r3, [r2, #64]	; 0x40
 800115c:	4b25      	ldr	r3, [pc, #148]	; (80011f4 <SystemClock_Config+0xcc>)
 800115e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001160:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001164:	60bb      	str	r3, [r7, #8]
 8001166:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001168:	2300      	movs	r3, #0
 800116a:	607b      	str	r3, [r7, #4]
 800116c:	4b22      	ldr	r3, [pc, #136]	; (80011f8 <SystemClock_Config+0xd0>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a21      	ldr	r2, [pc, #132]	; (80011f8 <SystemClock_Config+0xd0>)
 8001172:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001176:	6013      	str	r3, [r2, #0]
 8001178:	4b1f      	ldr	r3, [pc, #124]	; (80011f8 <SystemClock_Config+0xd0>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001180:	607b      	str	r3, [r7, #4]
 8001182:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001184:	2302      	movs	r3, #2
 8001186:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001188:	2301      	movs	r3, #1
 800118a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800118c:	2310      	movs	r3, #16
 800118e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001190:	2302      	movs	r3, #2
 8001192:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001194:	2300      	movs	r3, #0
 8001196:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001198:	2308      	movs	r3, #8
 800119a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 800119c:	2332      	movs	r3, #50	; 0x32
 800119e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011a0:	2302      	movs	r3, #2
 80011a2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011a4:	2307      	movs	r3, #7
 80011a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011a8:	f107 0320 	add.w	r3, r7, #32
 80011ac:	4618      	mov	r0, r3
 80011ae:	f001 ff6d 	bl	800308c <HAL_RCC_OscConfig>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80011b8:	f000 fb82 	bl	80018c0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011bc:	230f      	movs	r3, #15
 80011be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011c0:	2302      	movs	r3, #2
 80011c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011c4:	2300      	movs	r3, #0
 80011c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011c8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80011cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011ce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011d2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80011d4:	f107 030c 	add.w	r3, r7, #12
 80011d8:	2101      	movs	r1, #1
 80011da:	4618      	mov	r0, r3
 80011dc:	f002 f9ce 	bl	800357c <HAL_RCC_ClockConfig>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80011e6:	f000 fb6b 	bl	80018c0 <Error_Handler>
  }
}
 80011ea:	bf00      	nop
 80011ec:	3750      	adds	r7, #80	; 0x50
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bd80      	pop	{r7, pc}
 80011f2:	bf00      	nop
 80011f4:	40023800 	.word	0x40023800
 80011f8:	40007000 	.word	0x40007000

080011fc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b084      	sub	sp, #16
 8001200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001202:	463b      	mov	r3, r7
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
 8001208:	605a      	str	r2, [r3, #4]
 800120a:	609a      	str	r2, [r3, #8]
 800120c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800120e:	4b22      	ldr	r3, [pc, #136]	; (8001298 <MX_ADC1_Init+0x9c>)
 8001210:	4a22      	ldr	r2, [pc, #136]	; (800129c <MX_ADC1_Init+0xa0>)
 8001212:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001214:	4b20      	ldr	r3, [pc, #128]	; (8001298 <MX_ADC1_Init+0x9c>)
 8001216:	2200      	movs	r2, #0
 8001218:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800121a:	4b1f      	ldr	r3, [pc, #124]	; (8001298 <MX_ADC1_Init+0x9c>)
 800121c:	2200      	movs	r2, #0
 800121e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001220:	4b1d      	ldr	r3, [pc, #116]	; (8001298 <MX_ADC1_Init+0x9c>)
 8001222:	2200      	movs	r2, #0
 8001224:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001226:	4b1c      	ldr	r3, [pc, #112]	; (8001298 <MX_ADC1_Init+0x9c>)
 8001228:	2200      	movs	r2, #0
 800122a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800122c:	4b1a      	ldr	r3, [pc, #104]	; (8001298 <MX_ADC1_Init+0x9c>)
 800122e:	2200      	movs	r2, #0
 8001230:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001234:	4b18      	ldr	r3, [pc, #96]	; (8001298 <MX_ADC1_Init+0x9c>)
 8001236:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800123a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 800123c:	4b16      	ldr	r3, [pc, #88]	; (8001298 <MX_ADC1_Init+0x9c>)
 800123e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001242:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001244:	4b14      	ldr	r3, [pc, #80]	; (8001298 <MX_ADC1_Init+0x9c>)
 8001246:	2200      	movs	r2, #0
 8001248:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800124a:	4b13      	ldr	r3, [pc, #76]	; (8001298 <MX_ADC1_Init+0x9c>)
 800124c:	2201      	movs	r2, #1
 800124e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001250:	4b11      	ldr	r3, [pc, #68]	; (8001298 <MX_ADC1_Init+0x9c>)
 8001252:	2200      	movs	r2, #0
 8001254:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001258:	4b0f      	ldr	r3, [pc, #60]	; (8001298 <MX_ADC1_Init+0x9c>)
 800125a:	2201      	movs	r2, #1
 800125c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800125e:	480e      	ldr	r0, [pc, #56]	; (8001298 <MX_ADC1_Init+0x9c>)
 8001260:	f000 fee4 	bl	800202c <HAL_ADC_Init>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 800126a:	f000 fb29 	bl	80018c0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800126e:	2300      	movs	r3, #0
 8001270:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001272:	2301      	movs	r3, #1
 8001274:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001276:	2307      	movs	r3, #7
 8001278:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800127a:	463b      	mov	r3, r7
 800127c:	4619      	mov	r1, r3
 800127e:	4806      	ldr	r0, [pc, #24]	; (8001298 <MX_ADC1_Init+0x9c>)
 8001280:	f001 f87a 	bl	8002378 <HAL_ADC_ConfigChannel>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800128a:	f000 fb19 	bl	80018c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800128e:	bf00      	nop
 8001290:	3710      	adds	r7, #16
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	20000324 	.word	0x20000324
 800129c:	40012000 	.word	0x40012000

080012a0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012a4:	4b12      	ldr	r3, [pc, #72]	; (80012f0 <MX_I2C1_Init+0x50>)
 80012a6:	4a13      	ldr	r2, [pc, #76]	; (80012f4 <MX_I2C1_Init+0x54>)
 80012a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012aa:	4b11      	ldr	r3, [pc, #68]	; (80012f0 <MX_I2C1_Init+0x50>)
 80012ac:	4a12      	ldr	r2, [pc, #72]	; (80012f8 <MX_I2C1_Init+0x58>)
 80012ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012b0:	4b0f      	ldr	r3, [pc, #60]	; (80012f0 <MX_I2C1_Init+0x50>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012b6:	4b0e      	ldr	r3, [pc, #56]	; (80012f0 <MX_I2C1_Init+0x50>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012bc:	4b0c      	ldr	r3, [pc, #48]	; (80012f0 <MX_I2C1_Init+0x50>)
 80012be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012c2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012c4:	4b0a      	ldr	r3, [pc, #40]	; (80012f0 <MX_I2C1_Init+0x50>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012ca:	4b09      	ldr	r3, [pc, #36]	; (80012f0 <MX_I2C1_Init+0x50>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012d0:	4b07      	ldr	r3, [pc, #28]	; (80012f0 <MX_I2C1_Init+0x50>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012d6:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <MX_I2C1_Init+0x50>)
 80012d8:	2200      	movs	r2, #0
 80012da:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012dc:	4804      	ldr	r0, [pc, #16]	; (80012f0 <MX_I2C1_Init+0x50>)
 80012de:	f001 fd81 	bl	8002de4 <HAL_I2C_Init>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012e8:	f000 faea 	bl	80018c0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012ec:	bf00      	nop
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20000254 	.word	0x20000254
 80012f4:	40005400 	.word	0x40005400
 80012f8:	000186a0 	.word	0x000186a0

080012fc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b086      	sub	sp, #24
 8001300:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001302:	f107 0308 	add.w	r3, r7, #8
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	605a      	str	r2, [r3, #4]
 800130c:	609a      	str	r2, [r3, #8]
 800130e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001310:	463b      	mov	r3, r7
 8001312:	2200      	movs	r2, #0
 8001314:	601a      	str	r2, [r3, #0]
 8001316:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001318:	4b1e      	ldr	r3, [pc, #120]	; (8001394 <MX_TIM2_Init+0x98>)
 800131a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800131e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 49999;
 8001320:	4b1c      	ldr	r3, [pc, #112]	; (8001394 <MX_TIM2_Init+0x98>)
 8001322:	f24c 324f 	movw	r2, #49999	; 0xc34f
 8001326:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001328:	4b1a      	ldr	r3, [pc, #104]	; (8001394 <MX_TIM2_Init+0x98>)
 800132a:	2200      	movs	r2, #0
 800132c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 14999;
 800132e:	4b19      	ldr	r3, [pc, #100]	; (8001394 <MX_TIM2_Init+0x98>)
 8001330:	f643 2297 	movw	r2, #14999	; 0x3a97
 8001334:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001336:	4b17      	ldr	r3, [pc, #92]	; (8001394 <MX_TIM2_Init+0x98>)
 8001338:	2200      	movs	r2, #0
 800133a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800133c:	4b15      	ldr	r3, [pc, #84]	; (8001394 <MX_TIM2_Init+0x98>)
 800133e:	2200      	movs	r2, #0
 8001340:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001342:	4814      	ldr	r0, [pc, #80]	; (8001394 <MX_TIM2_Init+0x98>)
 8001344:	f002 fb48 	bl	80039d8 <HAL_TIM_Base_Init>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800134e:	f000 fab7 	bl	80018c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001352:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001356:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001358:	f107 0308 	add.w	r3, r7, #8
 800135c:	4619      	mov	r1, r3
 800135e:	480d      	ldr	r0, [pc, #52]	; (8001394 <MX_TIM2_Init+0x98>)
 8001360:	f002 fd02 	bl	8003d68 <HAL_TIM_ConfigClockSource>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800136a:	f000 faa9 	bl	80018c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800136e:	2300      	movs	r3, #0
 8001370:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001372:	2300      	movs	r3, #0
 8001374:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001376:	463b      	mov	r3, r7
 8001378:	4619      	mov	r1, r3
 800137a:	4806      	ldr	r0, [pc, #24]	; (8001394 <MX_TIM2_Init+0x98>)
 800137c:	f002 ff1e 	bl	80041bc <HAL_TIMEx_MasterConfigSynchronization>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001386:	f000 fa9b 	bl	80018c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800138a:	bf00      	nop
 800138c:	3718      	adds	r7, #24
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	200003e0 	.word	0x200003e0

08001398 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b086      	sub	sp, #24
 800139c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800139e:	f107 0308 	add.w	r3, r7, #8
 80013a2:	2200      	movs	r2, #0
 80013a4:	601a      	str	r2, [r3, #0]
 80013a6:	605a      	str	r2, [r3, #4]
 80013a8:	609a      	str	r2, [r3, #8]
 80013aa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013ac:	463b      	mov	r3, r7
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]
 80013b2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013b4:	4b1d      	ldr	r3, [pc, #116]	; (800142c <MX_TIM3_Init+0x94>)
 80013b6:	4a1e      	ldr	r2, [pc, #120]	; (8001430 <MX_TIM3_Init+0x98>)
 80013b8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 49999;
 80013ba:	4b1c      	ldr	r3, [pc, #112]	; (800142c <MX_TIM3_Init+0x94>)
 80013bc:	f24c 324f 	movw	r2, #49999	; 0xc34f
 80013c0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c2:	4b1a      	ldr	r3, [pc, #104]	; (800142c <MX_TIM3_Init+0x94>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2499;
 80013c8:	4b18      	ldr	r3, [pc, #96]	; (800142c <MX_TIM3_Init+0x94>)
 80013ca:	f640 12c3 	movw	r2, #2499	; 0x9c3
 80013ce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013d0:	4b16      	ldr	r3, [pc, #88]	; (800142c <MX_TIM3_Init+0x94>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013d6:	4b15      	ldr	r3, [pc, #84]	; (800142c <MX_TIM3_Init+0x94>)
 80013d8:	2200      	movs	r2, #0
 80013da:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013dc:	4813      	ldr	r0, [pc, #76]	; (800142c <MX_TIM3_Init+0x94>)
 80013de:	f002 fafb 	bl	80039d8 <HAL_TIM_Base_Init>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80013e8:	f000 fa6a 	bl	80018c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013f0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80013f2:	f107 0308 	add.w	r3, r7, #8
 80013f6:	4619      	mov	r1, r3
 80013f8:	480c      	ldr	r0, [pc, #48]	; (800142c <MX_TIM3_Init+0x94>)
 80013fa:	f002 fcb5 	bl	8003d68 <HAL_TIM_ConfigClockSource>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001404:	f000 fa5c 	bl	80018c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001408:	2320      	movs	r3, #32
 800140a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800140c:	2300      	movs	r3, #0
 800140e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001410:	463b      	mov	r3, r7
 8001412:	4619      	mov	r1, r3
 8001414:	4805      	ldr	r0, [pc, #20]	; (800142c <MX_TIM3_Init+0x94>)
 8001416:	f002 fed1 	bl	80041bc <HAL_TIMEx_MasterConfigSynchronization>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001420:	f000 fa4e 	bl	80018c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001424:	bf00      	nop
 8001426:	3718      	adds	r7, #24
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	200002d0 	.word	0x200002d0
 8001430:	40000400 	.word	0x40000400

08001434 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001438:	4b11      	ldr	r3, [pc, #68]	; (8001480 <MX_USART2_UART_Init+0x4c>)
 800143a:	4a12      	ldr	r2, [pc, #72]	; (8001484 <MX_USART2_UART_Init+0x50>)
 800143c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800143e:	4b10      	ldr	r3, [pc, #64]	; (8001480 <MX_USART2_UART_Init+0x4c>)
 8001440:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001444:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001446:	4b0e      	ldr	r3, [pc, #56]	; (8001480 <MX_USART2_UART_Init+0x4c>)
 8001448:	2200      	movs	r2, #0
 800144a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800144c:	4b0c      	ldr	r3, [pc, #48]	; (8001480 <MX_USART2_UART_Init+0x4c>)
 800144e:	2200      	movs	r2, #0
 8001450:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001452:	4b0b      	ldr	r3, [pc, #44]	; (8001480 <MX_USART2_UART_Init+0x4c>)
 8001454:	2200      	movs	r2, #0
 8001456:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001458:	4b09      	ldr	r3, [pc, #36]	; (8001480 <MX_USART2_UART_Init+0x4c>)
 800145a:	220c      	movs	r2, #12
 800145c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800145e:	4b08      	ldr	r3, [pc, #32]	; (8001480 <MX_USART2_UART_Init+0x4c>)
 8001460:	2200      	movs	r2, #0
 8001462:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001464:	4b06      	ldr	r3, [pc, #24]	; (8001480 <MX_USART2_UART_Init+0x4c>)
 8001466:	2200      	movs	r2, #0
 8001468:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800146a:	4805      	ldr	r0, [pc, #20]	; (8001480 <MX_USART2_UART_Init+0x4c>)
 800146c:	f002 ff36 	bl	80042dc <HAL_UART_Init>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001476:	f000 fa23 	bl	80018c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800147a:	bf00      	nop
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	20000428 	.word	0x20000428
 8001484:	40004400 	.word	0x40004400

08001488 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800148c:	4b11      	ldr	r3, [pc, #68]	; (80014d4 <MX_USART3_UART_Init+0x4c>)
 800148e:	4a12      	ldr	r2, [pc, #72]	; (80014d8 <MX_USART3_UART_Init+0x50>)
 8001490:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001492:	4b10      	ldr	r3, [pc, #64]	; (80014d4 <MX_USART3_UART_Init+0x4c>)
 8001494:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001498:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800149a:	4b0e      	ldr	r3, [pc, #56]	; (80014d4 <MX_USART3_UART_Init+0x4c>)
 800149c:	2200      	movs	r2, #0
 800149e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80014a0:	4b0c      	ldr	r3, [pc, #48]	; (80014d4 <MX_USART3_UART_Init+0x4c>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80014a6:	4b0b      	ldr	r3, [pc, #44]	; (80014d4 <MX_USART3_UART_Init+0x4c>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80014ac:	4b09      	ldr	r3, [pc, #36]	; (80014d4 <MX_USART3_UART_Init+0x4c>)
 80014ae:	220c      	movs	r2, #12
 80014b0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014b2:	4b08      	ldr	r3, [pc, #32]	; (80014d4 <MX_USART3_UART_Init+0x4c>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80014b8:	4b06      	ldr	r3, [pc, #24]	; (80014d4 <MX_USART3_UART_Init+0x4c>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014be:	4805      	ldr	r0, [pc, #20]	; (80014d4 <MX_USART3_UART_Init+0x4c>)
 80014c0:	f002 ff0c 	bl	80042dc <HAL_UART_Init>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80014ca:	f000 f9f9 	bl	80018c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80014ce:	bf00      	nop
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	20000210 	.word	0x20000210
 80014d8:	40004800 	.word	0x40004800

080014dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	b08a      	sub	sp, #40	; 0x28
 80014e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e2:	f107 0314 	add.w	r3, r7, #20
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
 80014ea:	605a      	str	r2, [r3, #4]
 80014ec:	609a      	str	r2, [r3, #8]
 80014ee:	60da      	str	r2, [r3, #12]
 80014f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	613b      	str	r3, [r7, #16]
 80014f6:	4b32      	ldr	r3, [pc, #200]	; (80015c0 <MX_GPIO_Init+0xe4>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fa:	4a31      	ldr	r2, [pc, #196]	; (80015c0 <MX_GPIO_Init+0xe4>)
 80014fc:	f043 0304 	orr.w	r3, r3, #4
 8001500:	6313      	str	r3, [r2, #48]	; 0x30
 8001502:	4b2f      	ldr	r3, [pc, #188]	; (80015c0 <MX_GPIO_Init+0xe4>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001506:	f003 0304 	and.w	r3, r3, #4
 800150a:	613b      	str	r3, [r7, #16]
 800150c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	60fb      	str	r3, [r7, #12]
 8001512:	4b2b      	ldr	r3, [pc, #172]	; (80015c0 <MX_GPIO_Init+0xe4>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001516:	4a2a      	ldr	r2, [pc, #168]	; (80015c0 <MX_GPIO_Init+0xe4>)
 8001518:	f043 0301 	orr.w	r3, r3, #1
 800151c:	6313      	str	r3, [r2, #48]	; 0x30
 800151e:	4b28      	ldr	r3, [pc, #160]	; (80015c0 <MX_GPIO_Init+0xe4>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	f003 0301 	and.w	r3, r3, #1
 8001526:	60fb      	str	r3, [r7, #12]
 8001528:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800152a:	2300      	movs	r3, #0
 800152c:	60bb      	str	r3, [r7, #8]
 800152e:	4b24      	ldr	r3, [pc, #144]	; (80015c0 <MX_GPIO_Init+0xe4>)
 8001530:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001532:	4a23      	ldr	r2, [pc, #140]	; (80015c0 <MX_GPIO_Init+0xe4>)
 8001534:	f043 0310 	orr.w	r3, r3, #16
 8001538:	6313      	str	r3, [r2, #48]	; 0x30
 800153a:	4b21      	ldr	r3, [pc, #132]	; (80015c0 <MX_GPIO_Init+0xe4>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153e:	f003 0310 	and.w	r3, r3, #16
 8001542:	60bb      	str	r3, [r7, #8]
 8001544:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001546:	2300      	movs	r3, #0
 8001548:	607b      	str	r3, [r7, #4]
 800154a:	4b1d      	ldr	r3, [pc, #116]	; (80015c0 <MX_GPIO_Init+0xe4>)
 800154c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154e:	4a1c      	ldr	r2, [pc, #112]	; (80015c0 <MX_GPIO_Init+0xe4>)
 8001550:	f043 0302 	orr.w	r3, r3, #2
 8001554:	6313      	str	r3, [r2, #48]	; 0x30
 8001556:	4b1a      	ldr	r3, [pc, #104]	; (80015c0 <MX_GPIO_Init+0xe4>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155a:	f003 0302 	and.w	r3, r3, #2
 800155e:	607b      	str	r3, [r7, #4]
 8001560:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESP_Reset_GPIO_Port, ESP_Reset_Pin, GPIO_PIN_SET);
 8001562:	2201      	movs	r2, #1
 8001564:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001568:	4816      	ldr	r0, [pc, #88]	; (80015c4 <MX_GPIO_Init+0xe8>)
 800156a:	f001 fc09 	bl	8002d80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ESP_Signal_Pin */
  GPIO_InitStruct.Pin = ESP_Signal_Pin;
 800156e:	2302      	movs	r3, #2
 8001570:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001572:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001576:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001578:	2300      	movs	r3, #0
 800157a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ESP_Signal_GPIO_Port, &GPIO_InitStruct);
 800157c:	f107 0314 	add.w	r3, r7, #20
 8001580:	4619      	mov	r1, r3
 8001582:	4811      	ldr	r0, [pc, #68]	; (80015c8 <MX_GPIO_Init+0xec>)
 8001584:	f001 fa60 	bl	8002a48 <HAL_GPIO_Init>

  /*Configure GPIO pin : ESP_Reset_Pin */
  GPIO_InitStruct.Pin = ESP_Reset_Pin;
 8001588:	f44f 7380 	mov.w	r3, #256	; 0x100
 800158c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800158e:	2301      	movs	r3, #1
 8001590:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001592:	2300      	movs	r3, #0
 8001594:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001596:	2300      	movs	r3, #0
 8001598:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ESP_Reset_GPIO_Port, &GPIO_InitStruct);
 800159a:	f107 0314 	add.w	r3, r7, #20
 800159e:	4619      	mov	r1, r3
 80015a0:	4808      	ldr	r0, [pc, #32]	; (80015c4 <MX_GPIO_Init+0xe8>)
 80015a2:	f001 fa51 	bl	8002a48 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 1, 0);
 80015a6:	2200      	movs	r2, #0
 80015a8:	2101      	movs	r1, #1
 80015aa:	2007      	movs	r0, #7
 80015ac:	f001 fa06 	bl	80029bc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80015b0:	2007      	movs	r0, #7
 80015b2:	f001 fa1f 	bl	80029f4 <HAL_NVIC_EnableIRQ>

}
 80015b6:	bf00      	nop
 80015b8:	3728      	adds	r7, #40	; 0x28
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	40023800 	.word	0x40023800
 80015c4:	40021000 	.word	0x40021000
 80015c8:	40020800 	.word	0x40020800

080015cc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
// Callback interrupt ESP8266
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80015cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80015d0:	b097      	sub	sp, #92	; 0x5c
 80015d2:	af04      	add	r7, sp, #16
 80015d4:	4603      	mov	r3, r0
 80015d6:	80fb      	strh	r3, [r7, #6]
		HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 80015d8:	2007      	movs	r0, #7
 80015da:	f001 fa19 	bl	8002a10 <HAL_NVIC_DisableIRQ>
		__HAL_TIM_CLEAR_FLAG(&htim2, TIM_SR_UIF);
 80015de:	4b47      	ldr	r3, [pc, #284]	; (80016fc <HAL_GPIO_EXTI_Callback+0x130>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f06f 0201 	mvn.w	r2, #1
 80015e6:	611a      	str	r2, [r3, #16]
		if(flag){
 80015e8:	4b45      	ldr	r3, [pc, #276]	; (8001700 <HAL_GPIO_EXTI_Callback+0x134>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d071      	beq.n	80016d4 <HAL_GPIO_EXTI_Callback+0x108>
			if(GPIO_Pin == ESP_Signal_Pin){
 80015f0:	88fb      	ldrh	r3, [r7, #6]
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	d174      	bne.n	80016e0 <HAL_GPIO_EXTI_Callback+0x114>
				float mq_mean = float_sum(mq_data, mq_index)/mq_index;
 80015f6:	4b43      	ldr	r3, [pc, #268]	; (8001704 <HAL_GPIO_EXTI_Callback+0x138>)
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	4619      	mov	r1, r3
 80015fc:	4842      	ldr	r0, [pc, #264]	; (8001708 <HAL_GPIO_EXTI_Callback+0x13c>)
 80015fe:	f000 f903 	bl	8001808 <float_sum>
 8001602:	eef0 6a40 	vmov.f32	s13, s0
 8001606:	4b3f      	ldr	r3, [pc, #252]	; (8001704 <HAL_GPIO_EXTI_Callback+0x138>)
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	ee07 3a90 	vmov	s15, r3
 800160e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001612:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001616:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
				Coordinate c = get_coordinate();
 800161a:	f7ff fd1d 	bl	8001058 <get_coordinate>
 800161e:	eeb0 7a40 	vmov.f32	s14, s0
 8001622:	eef0 7a60 	vmov.f32	s15, s1
 8001626:	ed87 7a0f 	vstr	s14, [r7, #60]	; 0x3c
 800162a:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
				printf("ESP_SIGNAL! i=%d, longitude=%f, latitude=%f, mq_mean = %f\r\n\n", i, c.longitude, c.latitude, mq_mean);
 800162e:	4b37      	ldr	r3, [pc, #220]	; (800170c <HAL_GPIO_EXTI_Callback+0x140>)
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	461e      	mov	r6, r3
 8001634:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001636:	4618      	mov	r0, r3
 8001638:	f7fe ff86 	bl	8000548 <__aeabi_f2d>
 800163c:	4680      	mov	r8, r0
 800163e:	4689      	mov	r9, r1
 8001640:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001642:	4618      	mov	r0, r3
 8001644:	f7fe ff80 	bl	8000548 <__aeabi_f2d>
 8001648:	4604      	mov	r4, r0
 800164a:	460d      	mov	r5, r1
 800164c:	6c78      	ldr	r0, [r7, #68]	; 0x44
 800164e:	f7fe ff7b 	bl	8000548 <__aeabi_f2d>
 8001652:	4602      	mov	r2, r0
 8001654:	460b      	mov	r3, r1
 8001656:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800165a:	e9cd 4500 	strd	r4, r5, [sp]
 800165e:	4642      	mov	r2, r8
 8001660:	464b      	mov	r3, r9
 8001662:	4631      	mov	r1, r6
 8001664:	482a      	ldr	r0, [pc, #168]	; (8001710 <HAL_GPIO_EXTI_Callback+0x144>)
 8001666:	f003 fdeb 	bl	8005240 <iprintf>

				char line[50];
				//snprintf(line, sizeof(line), "%d,%f\n", i, mq_mean);

				snprintf(line, sizeof(line), "%d,%f,%f\n", i, c.longitude, c.latitude);
 800166a:	4b28      	ldr	r3, [pc, #160]	; (800170c <HAL_GPIO_EXTI_Callback+0x140>)
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	461e      	mov	r6, r3
 8001670:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001672:	4618      	mov	r0, r3
 8001674:	f7fe ff68 	bl	8000548 <__aeabi_f2d>
 8001678:	4604      	mov	r4, r0
 800167a:	460d      	mov	r5, r1
 800167c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800167e:	4618      	mov	r0, r3
 8001680:	f7fe ff62 	bl	8000548 <__aeabi_f2d>
 8001684:	4602      	mov	r2, r0
 8001686:	460b      	mov	r3, r1
 8001688:	f107 0008 	add.w	r0, r7, #8
 800168c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001690:	e9cd 4500 	strd	r4, r5, [sp]
 8001694:	4633      	mov	r3, r6
 8001696:	4a1f      	ldr	r2, [pc, #124]	; (8001714 <HAL_GPIO_EXTI_Callback+0x148>)
 8001698:	2132      	movs	r1, #50	; 0x32
 800169a:	f003 ff25 	bl	80054e8 <sniprintf>
				i++;
 800169e:	4b1b      	ldr	r3, [pc, #108]	; (800170c <HAL_GPIO_EXTI_Callback+0x140>)
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	3301      	adds	r3, #1
 80016a4:	b2da      	uxtb	r2, r3
 80016a6:	4b19      	ldr	r3, [pc, #100]	; (800170c <HAL_GPIO_EXTI_Callback+0x140>)
 80016a8:	701a      	strb	r2, [r3, #0]
				HAL_UART_Transmit(&huart2, (uint8_t*) (line), strlen(line), 1000);
 80016aa:	f107 0308 	add.w	r3, r7, #8
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7fe fd8e 	bl	80001d0 <strlen>
 80016b4:	4603      	mov	r3, r0
 80016b6:	b29a      	uxth	r2, r3
 80016b8:	f107 0108 	add.w	r1, r7, #8
 80016bc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016c0:	4815      	ldr	r0, [pc, #84]	; (8001718 <HAL_GPIO_EXTI_Callback+0x14c>)
 80016c2:	f002 fe58 	bl	8004376 <HAL_UART_Transmit>

				HAL_TIM_Base_Start_IT(&htim2); //Timer 30 sec
 80016c6:	480d      	ldr	r0, [pc, #52]	; (80016fc <HAL_GPIO_EXTI_Callback+0x130>)
 80016c8:	f002 f9d6 	bl	8003a78 <HAL_TIM_Base_Start_IT>
				flag=0;
 80016cc:	4b0c      	ldr	r3, [pc, #48]	; (8001700 <HAL_GPIO_EXTI_Callback+0x134>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	701a      	strb	r2, [r3, #0]
 80016d2:	e005      	b.n	80016e0 <HAL_GPIO_EXTI_Callback+0x114>
		  }
		}else{
			HAL_Delay(200);
 80016d4:	20c8      	movs	r0, #200	; 0xc8
 80016d6:	f000 fc85 	bl	8001fe4 <HAL_Delay>
			flag = 1;
 80016da:	4b09      	ldr	r3, [pc, #36]	; (8001700 <HAL_GPIO_EXTI_Callback+0x134>)
 80016dc:	2201      	movs	r2, #1
 80016de:	701a      	strb	r2, [r3, #0]
		}

		__HAL_GPIO_EXTI_CLEAR_IT(EXTI1_IRQn);
 80016e0:	4b0e      	ldr	r3, [pc, #56]	; (800171c <HAL_GPIO_EXTI_Callback+0x150>)
 80016e2:	2207      	movs	r2, #7
 80016e4:	615a      	str	r2, [r3, #20]
		HAL_NVIC_ClearPendingIRQ(EXTI1_IRQn);
 80016e6:	2007      	movs	r0, #7
 80016e8:	f001 f9a0 	bl	8002a2c <HAL_NVIC_ClearPendingIRQ>

		HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80016ec:	2007      	movs	r0, #7
 80016ee:	f001 f981 	bl	80029f4 <HAL_NVIC_EnableIRQ>
}
 80016f2:	bf00      	nop
 80016f4:	374c      	adds	r7, #76	; 0x4c
 80016f6:	46bd      	mov	sp, r7
 80016f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80016fc:	200003e0 	.word	0x200003e0
 8001700:	200001f9 	.word	0x200001f9
 8001704:	200003dc 	.word	0x200003dc
 8001708:	200002ac 	.word	0x200002ac
 800170c:	200001f8 	.word	0x200001f8
 8001710:	080079e4 	.word	0x080079e4
 8001714:	08007a24 	.word	0x08007a24
 8001718:	20000428 	.word	0x20000428
 800171c:	40013c00 	.word	0x40013c00

08001720 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef*hadc){
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]

	uint16_t rawValue; float ppm;

	rawValue = HAL_ADC_GetValue(hadc);
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f000 fe03 	bl	8002334 <HAL_ADC_GetValue>
 800172e:	4603      	mov	r3, r0
 8001730:	81fb      	strh	r3, [r7, #14]

	ppm = ((float)rawValue) / 1023 * 4660;
 8001732:	89fb      	ldrh	r3, [r7, #14]
 8001734:	ee07 3a90 	vmov	s15, r3
 8001738:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800173c:	eddf 6a2a 	vldr	s13, [pc, #168]	; 80017e8 <HAL_ADC_ConvCpltCallback+0xc8>
 8001740:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001744:	ed9f 7a29 	vldr	s14, [pc, #164]	; 80017ec <HAL_ADC_ConvCpltCallback+0xcc>
 8001748:	ee67 7a87 	vmul.f32	s15, s15, s14
 800174c:	edc7 7a02 	vstr	s15, [r7, #8]
	ppm = ((ppm - 300.0) / 5) + 400;
 8001750:	68b8      	ldr	r0, [r7, #8]
 8001752:	f7fe fef9 	bl	8000548 <__aeabi_f2d>
 8001756:	a322      	add	r3, pc, #136	; (adr r3, 80017e0 <HAL_ADC_ConvCpltCallback+0xc0>)
 8001758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800175c:	f7fe fd94 	bl	8000288 <__aeabi_dsub>
 8001760:	4602      	mov	r2, r0
 8001762:	460b      	mov	r3, r1
 8001764:	4610      	mov	r0, r2
 8001766:	4619      	mov	r1, r3
 8001768:	f04f 0200 	mov.w	r2, #0
 800176c:	4b20      	ldr	r3, [pc, #128]	; (80017f0 <HAL_ADC_ConvCpltCallback+0xd0>)
 800176e:	f7ff f86d 	bl	800084c <__aeabi_ddiv>
 8001772:	4602      	mov	r2, r0
 8001774:	460b      	mov	r3, r1
 8001776:	4610      	mov	r0, r2
 8001778:	4619      	mov	r1, r3
 800177a:	f04f 0200 	mov.w	r2, #0
 800177e:	4b1d      	ldr	r3, [pc, #116]	; (80017f4 <HAL_ADC_ConvCpltCallback+0xd4>)
 8001780:	f7fe fd84 	bl	800028c <__adddf3>
 8001784:	4602      	mov	r2, r0
 8001786:	460b      	mov	r3, r1
 8001788:	4610      	mov	r0, r2
 800178a:	4619      	mov	r1, r3
 800178c:	f7ff fa0c 	bl	8000ba8 <__aeabi_d2f>
 8001790:	4603      	mov	r3, r0
 8001792:	60bb      	str	r3, [r7, #8]
	printf("rawValue : %hu\r\n", rawValue);
 8001794:	89fb      	ldrh	r3, [r7, #14]
 8001796:	4619      	mov	r1, r3
 8001798:	4817      	ldr	r0, [pc, #92]	; (80017f8 <HAL_ADC_ConvCpltCallback+0xd8>)
 800179a:	f003 fd51 	bl	8005240 <iprintf>
	printf("Temperature : %f\r\n", ppm);
 800179e:	68b8      	ldr	r0, [r7, #8]
 80017a0:	f7fe fed2 	bl	8000548 <__aeabi_f2d>
 80017a4:	4602      	mov	r2, r0
 80017a6:	460b      	mov	r3, r1
 80017a8:	4814      	ldr	r0, [pc, #80]	; (80017fc <HAL_ADC_ConvCpltCallback+0xdc>)
 80017aa:	f003 fd49 	bl	8005240 <iprintf>
	mq_data[mq_index] = ppm;
 80017ae:	4b14      	ldr	r3, [pc, #80]	; (8001800 <HAL_ADC_ConvCpltCallback+0xe0>)
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	4a14      	ldr	r2, [pc, #80]	; (8001804 <HAL_ADC_ConvCpltCallback+0xe4>)
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	4413      	add	r3, r2
 80017b8:	68ba      	ldr	r2, [r7, #8]
 80017ba:	601a      	str	r2, [r3, #0]
	mq_index = (mq_index + 1) % MQ_DATA_LENGTH;
 80017bc:	4b10      	ldr	r3, [pc, #64]	; (8001800 <HAL_ADC_ConvCpltCallback+0xe0>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	3301      	adds	r3, #1
 80017c2:	425a      	negs	r2, r3
 80017c4:	f003 0307 	and.w	r3, r3, #7
 80017c8:	f002 0207 	and.w	r2, r2, #7
 80017cc:	bf58      	it	pl
 80017ce:	4253      	negpl	r3, r2
 80017d0:	b2da      	uxtb	r2, r3
 80017d2:	4b0b      	ldr	r3, [pc, #44]	; (8001800 <HAL_ADC_ConvCpltCallback+0xe0>)
 80017d4:	701a      	strb	r2, [r3, #0]
}
 80017d6:	bf00      	nop
 80017d8:	3710      	adds	r7, #16
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	00000000 	.word	0x00000000
 80017e4:	4072c000 	.word	0x4072c000
 80017e8:	447fc000 	.word	0x447fc000
 80017ec:	4591a000 	.word	0x4591a000
 80017f0:	40140000 	.word	0x40140000
 80017f4:	40790000 	.word	0x40790000
 80017f8:	08007a30 	.word	0x08007a30
 80017fc:	08007a44 	.word	0x08007a44
 8001800:	200003dc 	.word	0x200003dc
 8001804:	200002ac 	.word	0x200002ac

08001808 <float_sum>:

float float_sum(float* collection, uint8_t index) {
 8001808:	b480      	push	{r7}
 800180a:	b085      	sub	sp, #20
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	460b      	mov	r3, r1
 8001812:	70fb      	strb	r3, [r7, #3]
	float sum = 0.0;
 8001814:	f04f 0300 	mov.w	r3, #0
 8001818:	60fb      	str	r3, [r7, #12]
	for(int i=0; i<index; i++){
 800181a:	2300      	movs	r3, #0
 800181c:	60bb      	str	r3, [r7, #8]
 800181e:	e00e      	b.n	800183e <float_sum+0x36>
		sum += collection[i];
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	687a      	ldr	r2, [r7, #4]
 8001826:	4413      	add	r3, r2
 8001828:	edd3 7a00 	vldr	s15, [r3]
 800182c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001830:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001834:	edc7 7a03 	vstr	s15, [r7, #12]
	for(int i=0; i<index; i++){
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	3301      	adds	r3, #1
 800183c:	60bb      	str	r3, [r7, #8]
 800183e:	78fb      	ldrb	r3, [r7, #3]
 8001840:	68ba      	ldr	r2, [r7, #8]
 8001842:	429a      	cmp	r2, r3
 8001844:	dbec      	blt.n	8001820 <float_sum+0x18>
	}
	return sum;
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	ee07 3a90 	vmov	s15, r3
}
 800184c:	eeb0 0a67 	vmov.f32	s0, s15
 8001850:	3714      	adds	r7, #20
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
	...

0800185c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM2) {
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800186c:	d114      	bne.n	8001898 <HAL_TIM_PeriodElapsedCallback+0x3c>
		printf("TIMER SCADUTO! INVIO IL RESET ALL'ESP!\r\n");
 800186e:	4810      	ldr	r0, [pc, #64]	; (80018b0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001870:	f003 fd6c 	bl	800534c <puts>
		flag = 0;
 8001874:	4b0f      	ldr	r3, [pc, #60]	; (80018b4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001876:	2200      	movs	r2, #0
 8001878:	701a      	strb	r2, [r3, #0]

		//Reset
		HAL_GPIO_WritePin(ESP_Reset_GPIO_Port, ESP_Reset_Pin, GPIO_PIN_RESET);
 800187a:	2200      	movs	r2, #0
 800187c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001880:	480d      	ldr	r0, [pc, #52]	; (80018b8 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001882:	f001 fa7d 	bl	8002d80 <HAL_GPIO_WritePin>
		HAL_Delay(20);
 8001886:	2014      	movs	r0, #20
 8001888:	f000 fbac 	bl	8001fe4 <HAL_Delay>
		HAL_GPIO_WritePin(ESP_Reset_GPIO_Port, ESP_Reset_Pin, GPIO_PIN_SET);
 800188c:	2201      	movs	r2, #1
 800188e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001892:	4809      	ldr	r0, [pc, #36]	; (80018b8 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8001894:	f001 fa74 	bl	8002d80 <HAL_GPIO_WritePin>
	}

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a07      	ldr	r2, [pc, #28]	; (80018bc <HAL_TIM_PeriodElapsedCallback+0x60>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d101      	bne.n	80018a6 <HAL_TIM_PeriodElapsedCallback+0x4a>
    HAL_IncTick();
 80018a2:	f000 fb7f 	bl	8001fa4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80018a6:	bf00      	nop
 80018a8:	3708      	adds	r7, #8
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	08007a58 	.word	0x08007a58
 80018b4:	200001f9 	.word	0x200001f9
 80018b8:	40021000 	.word	0x40021000
 80018bc:	40010000 	.word	0x40010000

080018c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018c0:	b480      	push	{r7}
 80018c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018c4:	b672      	cpsid	i
}
 80018c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018c8:	e7fe      	b.n	80018c8 <Error_Handler+0x8>
	...

080018cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	607b      	str	r3, [r7, #4]
 80018d6:	4b10      	ldr	r3, [pc, #64]	; (8001918 <HAL_MspInit+0x4c>)
 80018d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018da:	4a0f      	ldr	r2, [pc, #60]	; (8001918 <HAL_MspInit+0x4c>)
 80018dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018e0:	6453      	str	r3, [r2, #68]	; 0x44
 80018e2:	4b0d      	ldr	r3, [pc, #52]	; (8001918 <HAL_MspInit+0x4c>)
 80018e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018ea:	607b      	str	r3, [r7, #4]
 80018ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018ee:	2300      	movs	r3, #0
 80018f0:	603b      	str	r3, [r7, #0]
 80018f2:	4b09      	ldr	r3, [pc, #36]	; (8001918 <HAL_MspInit+0x4c>)
 80018f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f6:	4a08      	ldr	r2, [pc, #32]	; (8001918 <HAL_MspInit+0x4c>)
 80018f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018fc:	6413      	str	r3, [r2, #64]	; 0x40
 80018fe:	4b06      	ldr	r3, [pc, #24]	; (8001918 <HAL_MspInit+0x4c>)
 8001900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001906:	603b      	str	r3, [r7, #0]
 8001908:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_1);
 800190a:	2006      	movs	r0, #6
 800190c:	f001 f84b 	bl	80029a6 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001910:	bf00      	nop
 8001912:	3708      	adds	r7, #8
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	40023800 	.word	0x40023800

0800191c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b08a      	sub	sp, #40	; 0x28
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001924:	f107 0314 	add.w	r3, r7, #20
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	605a      	str	r2, [r3, #4]
 800192e:	609a      	str	r2, [r3, #8]
 8001930:	60da      	str	r2, [r3, #12]
 8001932:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a1b      	ldr	r2, [pc, #108]	; (80019a8 <HAL_ADC_MspInit+0x8c>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d12f      	bne.n	800199e <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800193e:	2300      	movs	r3, #0
 8001940:	613b      	str	r3, [r7, #16]
 8001942:	4b1a      	ldr	r3, [pc, #104]	; (80019ac <HAL_ADC_MspInit+0x90>)
 8001944:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001946:	4a19      	ldr	r2, [pc, #100]	; (80019ac <HAL_ADC_MspInit+0x90>)
 8001948:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800194c:	6453      	str	r3, [r2, #68]	; 0x44
 800194e:	4b17      	ldr	r3, [pc, #92]	; (80019ac <HAL_ADC_MspInit+0x90>)
 8001950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001952:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001956:	613b      	str	r3, [r7, #16]
 8001958:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	60fb      	str	r3, [r7, #12]
 800195e:	4b13      	ldr	r3, [pc, #76]	; (80019ac <HAL_ADC_MspInit+0x90>)
 8001960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001962:	4a12      	ldr	r2, [pc, #72]	; (80019ac <HAL_ADC_MspInit+0x90>)
 8001964:	f043 0301 	orr.w	r3, r3, #1
 8001968:	6313      	str	r3, [r2, #48]	; 0x30
 800196a:	4b10      	ldr	r3, [pc, #64]	; (80019ac <HAL_ADC_MspInit+0x90>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	60fb      	str	r3, [r7, #12]
 8001974:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001976:	2301      	movs	r3, #1
 8001978:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800197a:	2303      	movs	r3, #3
 800197c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197e:	2300      	movs	r3, #0
 8001980:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001982:	f107 0314 	add.w	r3, r7, #20
 8001986:	4619      	mov	r1, r3
 8001988:	4809      	ldr	r0, [pc, #36]	; (80019b0 <HAL_ADC_MspInit+0x94>)
 800198a:	f001 f85d 	bl	8002a48 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 800198e:	2200      	movs	r2, #0
 8001990:	2101      	movs	r1, #1
 8001992:	2012      	movs	r0, #18
 8001994:	f001 f812 	bl	80029bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001998:	2012      	movs	r0, #18
 800199a:	f001 f82b 	bl	80029f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800199e:	bf00      	nop
 80019a0:	3728      	adds	r7, #40	; 0x28
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	40012000 	.word	0x40012000
 80019ac:	40023800 	.word	0x40023800
 80019b0:	40020000 	.word	0x40020000

080019b4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b08a      	sub	sp, #40	; 0x28
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019bc:	f107 0314 	add.w	r3, r7, #20
 80019c0:	2200      	movs	r2, #0
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	605a      	str	r2, [r3, #4]
 80019c6:	609a      	str	r2, [r3, #8]
 80019c8:	60da      	str	r2, [r3, #12]
 80019ca:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a19      	ldr	r2, [pc, #100]	; (8001a38 <HAL_I2C_MspInit+0x84>)
 80019d2:	4293      	cmp	r3, r2
 80019d4:	d12b      	bne.n	8001a2e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019d6:	2300      	movs	r3, #0
 80019d8:	613b      	str	r3, [r7, #16]
 80019da:	4b18      	ldr	r3, [pc, #96]	; (8001a3c <HAL_I2C_MspInit+0x88>)
 80019dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019de:	4a17      	ldr	r2, [pc, #92]	; (8001a3c <HAL_I2C_MspInit+0x88>)
 80019e0:	f043 0302 	orr.w	r3, r3, #2
 80019e4:	6313      	str	r3, [r2, #48]	; 0x30
 80019e6:	4b15      	ldr	r3, [pc, #84]	; (8001a3c <HAL_I2C_MspInit+0x88>)
 80019e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	613b      	str	r3, [r7, #16]
 80019f0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = MPU6050_I2C1_SCL_Pin|MPU6050_I2C1_SDA_Pin;
 80019f2:	23c0      	movs	r3, #192	; 0xc0
 80019f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80019f6:	2312      	movs	r3, #18
 80019f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fa:	2300      	movs	r3, #0
 80019fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019fe:	2303      	movs	r3, #3
 8001a00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a02:	2304      	movs	r3, #4
 8001a04:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a06:	f107 0314 	add.w	r3, r7, #20
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	480c      	ldr	r0, [pc, #48]	; (8001a40 <HAL_I2C_MspInit+0x8c>)
 8001a0e:	f001 f81b 	bl	8002a48 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a12:	2300      	movs	r3, #0
 8001a14:	60fb      	str	r3, [r7, #12]
 8001a16:	4b09      	ldr	r3, [pc, #36]	; (8001a3c <HAL_I2C_MspInit+0x88>)
 8001a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a1a:	4a08      	ldr	r2, [pc, #32]	; (8001a3c <HAL_I2C_MspInit+0x88>)
 8001a1c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a20:	6413      	str	r3, [r2, #64]	; 0x40
 8001a22:	4b06      	ldr	r3, [pc, #24]	; (8001a3c <HAL_I2C_MspInit+0x88>)
 8001a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a26:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a2a:	60fb      	str	r3, [r7, #12]
 8001a2c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001a2e:	bf00      	nop
 8001a30:	3728      	adds	r7, #40	; 0x28
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	bf00      	nop
 8001a38:	40005400 	.word	0x40005400
 8001a3c:	40023800 	.word	0x40023800
 8001a40:	40020400 	.word	0x40020400

08001a44 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001a54:	d116      	bne.n	8001a84 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	4b16      	ldr	r3, [pc, #88]	; (8001ab4 <HAL_TIM_Base_MspInit+0x70>)
 8001a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5e:	4a15      	ldr	r2, [pc, #84]	; (8001ab4 <HAL_TIM_Base_MspInit+0x70>)
 8001a60:	f043 0301 	orr.w	r3, r3, #1
 8001a64:	6413      	str	r3, [r2, #64]	; 0x40
 8001a66:	4b13      	ldr	r3, [pc, #76]	; (8001ab4 <HAL_TIM_Base_MspInit+0x70>)
 8001a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8001a72:	2200      	movs	r2, #0
 8001a74:	2101      	movs	r1, #1
 8001a76:	201c      	movs	r0, #28
 8001a78:	f000 ffa0 	bl	80029bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a7c:	201c      	movs	r0, #28
 8001a7e:	f000 ffb9 	bl	80029f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001a82:	e012      	b.n	8001aaa <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a0b      	ldr	r2, [pc, #44]	; (8001ab8 <HAL_TIM_Base_MspInit+0x74>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d10d      	bne.n	8001aaa <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a8e:	2300      	movs	r3, #0
 8001a90:	60bb      	str	r3, [r7, #8]
 8001a92:	4b08      	ldr	r3, [pc, #32]	; (8001ab4 <HAL_TIM_Base_MspInit+0x70>)
 8001a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a96:	4a07      	ldr	r2, [pc, #28]	; (8001ab4 <HAL_TIM_Base_MspInit+0x70>)
 8001a98:	f043 0302 	orr.w	r3, r3, #2
 8001a9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a9e:	4b05      	ldr	r3, [pc, #20]	; (8001ab4 <HAL_TIM_Base_MspInit+0x70>)
 8001aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	60bb      	str	r3, [r7, #8]
 8001aa8:	68bb      	ldr	r3, [r7, #8]
}
 8001aaa:	bf00      	nop
 8001aac:	3710      	adds	r7, #16
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	40000400 	.word	0x40000400

08001abc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b08c      	sub	sp, #48	; 0x30
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac4:	f107 031c 	add.w	r3, r7, #28
 8001ac8:	2200      	movs	r2, #0
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	605a      	str	r2, [r3, #4]
 8001ace:	609a      	str	r2, [r3, #8]
 8001ad0:	60da      	str	r2, [r3, #12]
 8001ad2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a32      	ldr	r2, [pc, #200]	; (8001ba4 <HAL_UART_MspInit+0xe8>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d12c      	bne.n	8001b38 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001ade:	2300      	movs	r3, #0
 8001ae0:	61bb      	str	r3, [r7, #24]
 8001ae2:	4b31      	ldr	r3, [pc, #196]	; (8001ba8 <HAL_UART_MspInit+0xec>)
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae6:	4a30      	ldr	r2, [pc, #192]	; (8001ba8 <HAL_UART_MspInit+0xec>)
 8001ae8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001aec:	6413      	str	r3, [r2, #64]	; 0x40
 8001aee:	4b2e      	ldr	r3, [pc, #184]	; (8001ba8 <HAL_UART_MspInit+0xec>)
 8001af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001af6:	61bb      	str	r3, [r7, #24]
 8001af8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001afa:	2300      	movs	r3, #0
 8001afc:	617b      	str	r3, [r7, #20]
 8001afe:	4b2a      	ldr	r3, [pc, #168]	; (8001ba8 <HAL_UART_MspInit+0xec>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b02:	4a29      	ldr	r2, [pc, #164]	; (8001ba8 <HAL_UART_MspInit+0xec>)
 8001b04:	f043 0301 	orr.w	r3, r3, #1
 8001b08:	6313      	str	r3, [r2, #48]	; 0x30
 8001b0a:	4b27      	ldr	r3, [pc, #156]	; (8001ba8 <HAL_UART_MspInit+0xec>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0e:	f003 0301 	and.w	r3, r3, #1
 8001b12:	617b      	str	r3, [r7, #20]
 8001b14:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_ESP_TX_Pin|USART2_ESP_RX_Pin;
 8001b16:	230c      	movs	r3, #12
 8001b18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b22:	2303      	movs	r3, #3
 8001b24:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b26:	2307      	movs	r3, #7
 8001b28:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b2a:	f107 031c 	add.w	r3, r7, #28
 8001b2e:	4619      	mov	r1, r3
 8001b30:	481e      	ldr	r0, [pc, #120]	; (8001bac <HAL_UART_MspInit+0xf0>)
 8001b32:	f000 ff89 	bl	8002a48 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001b36:	e031      	b.n	8001b9c <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a1c      	ldr	r2, [pc, #112]	; (8001bb0 <HAL_UART_MspInit+0xf4>)
 8001b3e:	4293      	cmp	r3, r2
 8001b40:	d12c      	bne.n	8001b9c <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	613b      	str	r3, [r7, #16]
 8001b46:	4b18      	ldr	r3, [pc, #96]	; (8001ba8 <HAL_UART_MspInit+0xec>)
 8001b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b4a:	4a17      	ldr	r2, [pc, #92]	; (8001ba8 <HAL_UART_MspInit+0xec>)
 8001b4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001b50:	6413      	str	r3, [r2, #64]	; 0x40
 8001b52:	4b15      	ldr	r3, [pc, #84]	; (8001ba8 <HAL_UART_MspInit+0xec>)
 8001b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001b5a:	613b      	str	r3, [r7, #16]
 8001b5c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60fb      	str	r3, [r7, #12]
 8001b62:	4b11      	ldr	r3, [pc, #68]	; (8001ba8 <HAL_UART_MspInit+0xec>)
 8001b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b66:	4a10      	ldr	r2, [pc, #64]	; (8001ba8 <HAL_UART_MspInit+0xec>)
 8001b68:	f043 0302 	orr.w	r3, r3, #2
 8001b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b6e:	4b0e      	ldr	r3, [pc, #56]	; (8001ba8 <HAL_UART_MspInit+0xec>)
 8001b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b72:	f003 0302 	and.w	r3, r3, #2
 8001b76:	60fb      	str	r3, [r7, #12]
 8001b78:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART3_DEBUG_TX_Pin|USART3_DEBUG_RX_Pin;
 8001b7a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001b7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b80:	2302      	movs	r3, #2
 8001b82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b84:	2300      	movs	r3, #0
 8001b86:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b88:	2303      	movs	r3, #3
 8001b8a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b8c:	2307      	movs	r3, #7
 8001b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b90:	f107 031c 	add.w	r3, r7, #28
 8001b94:	4619      	mov	r1, r3
 8001b96:	4807      	ldr	r0, [pc, #28]	; (8001bb4 <HAL_UART_MspInit+0xf8>)
 8001b98:	f000 ff56 	bl	8002a48 <HAL_GPIO_Init>
}
 8001b9c:	bf00      	nop
 8001b9e:	3730      	adds	r7, #48	; 0x30
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	40004400 	.word	0x40004400
 8001ba8:	40023800 	.word	0x40023800
 8001bac:	40020000 	.word	0x40020000
 8001bb0:	40004800 	.word	0x40004800
 8001bb4:	40020400 	.word	0x40020400

08001bb8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b08c      	sub	sp, #48	; 0x30
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8001bc8:	2200      	movs	r2, #0
 8001bca:	6879      	ldr	r1, [r7, #4]
 8001bcc:	2019      	movs	r0, #25
 8001bce:	f000 fef5 	bl	80029bc <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001bd2:	2019      	movs	r0, #25
 8001bd4:	f000 ff0e 	bl	80029f4 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001bd8:	2300      	movs	r3, #0
 8001bda:	60fb      	str	r3, [r7, #12]
 8001bdc:	4b1f      	ldr	r3, [pc, #124]	; (8001c5c <HAL_InitTick+0xa4>)
 8001bde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be0:	4a1e      	ldr	r2, [pc, #120]	; (8001c5c <HAL_InitTick+0xa4>)
 8001be2:	f043 0301 	orr.w	r3, r3, #1
 8001be6:	6453      	str	r3, [r2, #68]	; 0x44
 8001be8:	4b1c      	ldr	r3, [pc, #112]	; (8001c5c <HAL_InitTick+0xa4>)
 8001bea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bec:	f003 0301 	and.w	r3, r3, #1
 8001bf0:	60fb      	str	r3, [r7, #12]
 8001bf2:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001bf4:	f107 0210 	add.w	r2, r7, #16
 8001bf8:	f107 0314 	add.w	r3, r7, #20
 8001bfc:	4611      	mov	r1, r2
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f001 feb8 	bl	8003974 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001c04:	f001 fea2 	bl	800394c <HAL_RCC_GetPCLK2Freq>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c10:	4a13      	ldr	r2, [pc, #76]	; (8001c60 <HAL_InitTick+0xa8>)
 8001c12:	fba2 2303 	umull	r2, r3, r2, r3
 8001c16:	0c9b      	lsrs	r3, r3, #18
 8001c18:	3b01      	subs	r3, #1
 8001c1a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001c1c:	4b11      	ldr	r3, [pc, #68]	; (8001c64 <HAL_InitTick+0xac>)
 8001c1e:	4a12      	ldr	r2, [pc, #72]	; (8001c68 <HAL_InitTick+0xb0>)
 8001c20:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001c22:	4b10      	ldr	r3, [pc, #64]	; (8001c64 <HAL_InitTick+0xac>)
 8001c24:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c28:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001c2a:	4a0e      	ldr	r2, [pc, #56]	; (8001c64 <HAL_InitTick+0xac>)
 8001c2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c2e:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001c30:	4b0c      	ldr	r3, [pc, #48]	; (8001c64 <HAL_InitTick+0xac>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c36:	4b0b      	ldr	r3, [pc, #44]	; (8001c64 <HAL_InitTick+0xac>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001c3c:	4809      	ldr	r0, [pc, #36]	; (8001c64 <HAL_InitTick+0xac>)
 8001c3e:	f001 fecb 	bl	80039d8 <HAL_TIM_Base_Init>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d104      	bne.n	8001c52 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001c48:	4806      	ldr	r0, [pc, #24]	; (8001c64 <HAL_InitTick+0xac>)
 8001c4a:	f001 ff15 	bl	8003a78 <HAL_TIM_Base_Start_IT>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	e000      	b.n	8001c54 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3730      	adds	r7, #48	; 0x30
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	40023800 	.word	0x40023800
 8001c60:	431bde83 	.word	0x431bde83
 8001c64:	20000470 	.word	0x20000470
 8001c68:	40010000 	.word	0x40010000

08001c6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c70:	e7fe      	b.n	8001c70 <NMI_Handler+0x4>

08001c72 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c72:	b480      	push	{r7}
 8001c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c76:	e7fe      	b.n	8001c76 <HardFault_Handler+0x4>

08001c78 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c7c:	e7fe      	b.n	8001c7c <MemManage_Handler+0x4>

08001c7e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c82:	e7fe      	b.n	8001c82 <BusFault_Handler+0x4>

08001c84 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c88:	e7fe      	b.n	8001c88 <UsageFault_Handler+0x4>

08001c8a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c8a:	b480      	push	{r7}
 8001c8c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c8e:	bf00      	nop
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr

08001c98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c9c:	bf00      	nop
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr

08001ca6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001caa:	bf00      	nop
 8001cac:	46bd      	mov	sp, r7
 8001cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb2:	4770      	bx	lr

08001cb4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cb8:	bf00      	nop
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc0:	4770      	bx	lr

08001cc2 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001cc2:	b580      	push	{r7, lr}
 8001cc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8001cc6:	2002      	movs	r0, #2
 8001cc8:	f001 f874 	bl	8002db4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001ccc:	bf00      	nop
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001cd4:	4802      	ldr	r0, [pc, #8]	; (8001ce0 <ADC_IRQHandler+0x10>)
 8001cd6:	f000 f9ec 	bl	80020b2 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001cda:	bf00      	nop
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	20000324 	.word	0x20000324

08001ce4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ce8:	4802      	ldr	r0, [pc, #8]	; (8001cf4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001cea:	f001 ff35 	bl	8003b58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001cee:	bf00      	nop
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	20000470 	.word	0x20000470

08001cf8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001cfc:	4802      	ldr	r0, [pc, #8]	; (8001d08 <TIM2_IRQHandler+0x10>)
 8001cfe:	f001 ff2b 	bl	8003b58 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d02:	bf00      	nop
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	200003e0 	.word	0x200003e0

08001d0c <RetargetInit>:
/* Functions */


UART_HandleTypeDef* gHuart;

void  RetargetInit(UART_HandleTypeDef *huart){
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
	gHuart=huart;
 8001d14:	4a07      	ldr	r2, [pc, #28]	; (8001d34 <RetargetInit+0x28>)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6013      	str	r3, [r2, #0]

	/* Disabilito il buffer I/O per lo STDOUT per
	  far visualizzare immediatamente i caratteri
	  sul terminale*/
	setvbuf(stdout, NULL, _IONBF, 0);
 8001d1a:	4b07      	ldr	r3, [pc, #28]	; (8001d38 <RetargetInit+0x2c>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	6898      	ldr	r0, [r3, #8]
 8001d20:	2300      	movs	r3, #0
 8001d22:	2202      	movs	r2, #2
 8001d24:	2100      	movs	r1, #0
 8001d26:	f003 fb19 	bl	800535c <setvbuf>
}
 8001d2a:	bf00      	nop
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	200004b8 	.word	0x200004b8
 8001d38:	2000000c 	.word	0x2000000c

08001d3c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
	return 1;
 8001d40:	2301      	movs	r3, #1
}
 8001d42:	4618      	mov	r0, r3
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <_kill>:

int _kill(int pid, int sig)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d56:	f002 fdd7 	bl	8004908 <__errno>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2216      	movs	r2, #22
 8001d5e:	601a      	str	r2, [r3, #0]
	return -1;
 8001d60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d64:	4618      	mov	r0, r3
 8001d66:	3708      	adds	r7, #8
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}

08001d6c <_exit>:

void _exit (int status)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d74:	f04f 31ff 	mov.w	r1, #4294967295
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f7ff ffe7 	bl	8001d4c <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d7e:	e7fe      	b.n	8001d7e <_exit+0x12>

08001d80 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b086      	sub	sp, #24
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	60f8      	str	r0, [r7, #12]
 8001d88:	60b9      	str	r1, [r7, #8]
 8001d8a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	617b      	str	r3, [r7, #20]
 8001d90:	e00a      	b.n	8001da8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d92:	f3af 8000 	nop.w
 8001d96:	4601      	mov	r1, r0
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	1c5a      	adds	r2, r3, #1
 8001d9c:	60ba      	str	r2, [r7, #8]
 8001d9e:	b2ca      	uxtb	r2, r1
 8001da0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	3301      	adds	r3, #1
 8001da6:	617b      	str	r3, [r7, #20]
 8001da8:	697a      	ldr	r2, [r7, #20]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	dbf0      	blt.n	8001d92 <_read+0x12>
	}

return len;
 8001db0:	687b      	ldr	r3, [r7, #4]
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3718      	adds	r7, #24
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
	...

08001dbc <_write>:
	}
	return len;
}*/

//Ridefinisco la funzione _write per far stampare i caratteri tramite l'interfaccia UART
__attribute__((weak)) int _write(int fd, char *ptr, int len){
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b086      	sub	sp, #24
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	60f8      	str	r0, [r7, #12]
 8001dc4:	60b9      	str	r1, [r7, #8]
 8001dc6:	607a      	str	r2, [r7, #4]
	HAL_StatusTypeDef hstatus;

		if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	2b01      	cmp	r3, #1
 8001dcc:	d002      	beq.n	8001dd4 <_write+0x18>
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	2b02      	cmp	r3, #2
 8001dd2:	d111      	bne.n	8001df8 <_write+0x3c>
			hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8001dd4:	4b0e      	ldr	r3, [pc, #56]	; (8001e10 <_write+0x54>)
 8001dd6:	6818      	ldr	r0, [r3, #0]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	b29a      	uxth	r2, r3
 8001ddc:	f04f 33ff 	mov.w	r3, #4294967295
 8001de0:	68b9      	ldr	r1, [r7, #8]
 8001de2:	f002 fac8 	bl	8004376 <HAL_UART_Transmit>
 8001de6:	4603      	mov	r3, r0
 8001de8:	75fb      	strb	r3, [r7, #23]
			if (hstatus == HAL_OK)
 8001dea:	7dfb      	ldrb	r3, [r7, #23]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d101      	bne.n	8001df4 <_write+0x38>
				return len;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	e008      	b.n	8001e06 <_write+0x4a>
			else
				return EIO;
 8001df4:	2305      	movs	r3, #5
 8001df6:	e006      	b.n	8001e06 <_write+0x4a>
		}
		errno = EBADF;
 8001df8:	f002 fd86 	bl	8004908 <__errno>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	2209      	movs	r2, #9
 8001e00:	601a      	str	r2, [r3, #0]
		return -1;
 8001e02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3718      	adds	r7, #24
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	200004b8 	.word	0x200004b8

08001e14 <_close>:


int _close(int file)
{
 8001e14:	b480      	push	{r7}
 8001e16:	b083      	sub	sp, #12
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
	return -1;
 8001e1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	370c      	adds	r7, #12
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr

08001e2c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	b083      	sub	sp, #12
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
 8001e34:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e3c:	605a      	str	r2, [r3, #4]
	return 0;
 8001e3e:	2300      	movs	r3, #0
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	370c      	adds	r7, #12
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <_isatty>:

int _isatty(int file)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
	return 1;
 8001e54:	2301      	movs	r3, #1
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	370c      	adds	r7, #12
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e60:	4770      	bx	lr

08001e62 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e62:	b480      	push	{r7}
 8001e64:	b085      	sub	sp, #20
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	60f8      	str	r0, [r7, #12]
 8001e6a:	60b9      	str	r1, [r7, #8]
 8001e6c:	607a      	str	r2, [r7, #4]
	return 0;
 8001e6e:	2300      	movs	r3, #0
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	3714      	adds	r7, #20
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr

08001e7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b086      	sub	sp, #24
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e84:	4a14      	ldr	r2, [pc, #80]	; (8001ed8 <_sbrk+0x5c>)
 8001e86:	4b15      	ldr	r3, [pc, #84]	; (8001edc <_sbrk+0x60>)
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e90:	4b13      	ldr	r3, [pc, #76]	; (8001ee0 <_sbrk+0x64>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d102      	bne.n	8001e9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e98:	4b11      	ldr	r3, [pc, #68]	; (8001ee0 <_sbrk+0x64>)
 8001e9a:	4a12      	ldr	r2, [pc, #72]	; (8001ee4 <_sbrk+0x68>)
 8001e9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e9e:	4b10      	ldr	r3, [pc, #64]	; (8001ee0 <_sbrk+0x64>)
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4413      	add	r3, r2
 8001ea6:	693a      	ldr	r2, [r7, #16]
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d207      	bcs.n	8001ebc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001eac:	f002 fd2c 	bl	8004908 <__errno>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	220c      	movs	r2, #12
 8001eb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eba:	e009      	b.n	8001ed0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ebc:	4b08      	ldr	r3, [pc, #32]	; (8001ee0 <_sbrk+0x64>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ec2:	4b07      	ldr	r3, [pc, #28]	; (8001ee0 <_sbrk+0x64>)
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4413      	add	r3, r2
 8001eca:	4a05      	ldr	r2, [pc, #20]	; (8001ee0 <_sbrk+0x64>)
 8001ecc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ece:	68fb      	ldr	r3, [r7, #12]
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	3718      	adds	r7, #24
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	20020000 	.word	0x20020000
 8001edc:	00000400 	.word	0x00000400
 8001ee0:	200001fc 	.word	0x200001fc
 8001ee4:	200004d0 	.word	0x200004d0

08001ee8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001eec:	4b06      	ldr	r3, [pc, #24]	; (8001f08 <SystemInit+0x20>)
 8001eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ef2:	4a05      	ldr	r2, [pc, #20]	; (8001f08 <SystemInit+0x20>)
 8001ef4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ef8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001efc:	bf00      	nop
 8001efe:	46bd      	mov	sp, r7
 8001f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f04:	4770      	bx	lr
 8001f06:	bf00      	nop
 8001f08:	e000ed00 	.word	0xe000ed00

08001f0c <Reset_Handler>:
 8001f0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f44 <LoopFillZerobss+0x12>
 8001f10:	480d      	ldr	r0, [pc, #52]	; (8001f48 <LoopFillZerobss+0x16>)
 8001f12:	490e      	ldr	r1, [pc, #56]	; (8001f4c <LoopFillZerobss+0x1a>)
 8001f14:	4a0e      	ldr	r2, [pc, #56]	; (8001f50 <LoopFillZerobss+0x1e>)
 8001f16:	2300      	movs	r3, #0
 8001f18:	e002      	b.n	8001f20 <LoopCopyDataInit>

08001f1a <CopyDataInit>:
 8001f1a:	58d4      	ldr	r4, [r2, r3]
 8001f1c:	50c4      	str	r4, [r0, r3]
 8001f1e:	3304      	adds	r3, #4

08001f20 <LoopCopyDataInit>:
 8001f20:	18c4      	adds	r4, r0, r3
 8001f22:	428c      	cmp	r4, r1
 8001f24:	d3f9      	bcc.n	8001f1a <CopyDataInit>
 8001f26:	4a0b      	ldr	r2, [pc, #44]	; (8001f54 <LoopFillZerobss+0x22>)
 8001f28:	4c0b      	ldr	r4, [pc, #44]	; (8001f58 <LoopFillZerobss+0x26>)
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	e001      	b.n	8001f32 <LoopFillZerobss>

08001f2e <FillZerobss>:
 8001f2e:	6013      	str	r3, [r2, #0]
 8001f30:	3204      	adds	r2, #4

08001f32 <LoopFillZerobss>:
 8001f32:	42a2      	cmp	r2, r4
 8001f34:	d3fb      	bcc.n	8001f2e <FillZerobss>
 8001f36:	f7ff ffd7 	bl	8001ee8 <SystemInit>
 8001f3a:	f002 fceb 	bl	8004914 <__libc_init_array>
 8001f3e:	f7ff f8c9 	bl	80010d4 <main>
 8001f42:	4770      	bx	lr
 8001f44:	20020000 	.word	0x20020000
 8001f48:	20000000 	.word	0x20000000
 8001f4c:	200001dc 	.word	0x200001dc
 8001f50:	08007e8c 	.word	0x08007e8c
 8001f54:	200001dc 	.word	0x200001dc
 8001f58:	200004d0 	.word	0x200004d0

08001f5c <CAN1_RX0_IRQHandler>:
 8001f5c:	e7fe      	b.n	8001f5c <CAN1_RX0_IRQHandler>
	...

08001f60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f64:	4b0e      	ldr	r3, [pc, #56]	; (8001fa0 <HAL_Init+0x40>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a0d      	ldr	r2, [pc, #52]	; (8001fa0 <HAL_Init+0x40>)
 8001f6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f70:	4b0b      	ldr	r3, [pc, #44]	; (8001fa0 <HAL_Init+0x40>)
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	4a0a      	ldr	r2, [pc, #40]	; (8001fa0 <HAL_Init+0x40>)
 8001f76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f7c:	4b08      	ldr	r3, [pc, #32]	; (8001fa0 <HAL_Init+0x40>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a07      	ldr	r2, [pc, #28]	; (8001fa0 <HAL_Init+0x40>)
 8001f82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f88:	2003      	movs	r0, #3
 8001f8a:	f000 fd0c 	bl	80029a6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f8e:	2000      	movs	r0, #0
 8001f90:	f7ff fe12 	bl	8001bb8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f94:	f7ff fc9a 	bl	80018cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f98:	2300      	movs	r3, #0
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	40023c00 	.word	0x40023c00

08001fa4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fa8:	4b06      	ldr	r3, [pc, #24]	; (8001fc4 <HAL_IncTick+0x20>)
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	461a      	mov	r2, r3
 8001fae:	4b06      	ldr	r3, [pc, #24]	; (8001fc8 <HAL_IncTick+0x24>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4413      	add	r3, r2
 8001fb4:	4a04      	ldr	r2, [pc, #16]	; (8001fc8 <HAL_IncTick+0x24>)
 8001fb6:	6013      	str	r3, [r2, #0]
}
 8001fb8:	bf00      	nop
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc0:	4770      	bx	lr
 8001fc2:	bf00      	nop
 8001fc4:	20000008 	.word	0x20000008
 8001fc8:	200004bc 	.word	0x200004bc

08001fcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  return uwTick;
 8001fd0:	4b03      	ldr	r3, [pc, #12]	; (8001fe0 <HAL_GetTick+0x14>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	200004bc 	.word	0x200004bc

08001fe4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b084      	sub	sp, #16
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fec:	f7ff ffee 	bl	8001fcc <HAL_GetTick>
 8001ff0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ffc:	d005      	beq.n	800200a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ffe:	4b0a      	ldr	r3, [pc, #40]	; (8002028 <HAL_Delay+0x44>)
 8002000:	781b      	ldrb	r3, [r3, #0]
 8002002:	461a      	mov	r2, r3
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	4413      	add	r3, r2
 8002008:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800200a:	bf00      	nop
 800200c:	f7ff ffde 	bl	8001fcc <HAL_GetTick>
 8002010:	4602      	mov	r2, r0
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	68fa      	ldr	r2, [r7, #12]
 8002018:	429a      	cmp	r2, r3
 800201a:	d8f7      	bhi.n	800200c <HAL_Delay+0x28>
  {
  }
}
 800201c:	bf00      	nop
 800201e:	bf00      	nop
 8002020:	3710      	adds	r7, #16
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	20000008 	.word	0x20000008

0800202c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b084      	sub	sp, #16
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002034:	2300      	movs	r3, #0
 8002036:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d101      	bne.n	8002042 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e033      	b.n	80020aa <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002046:	2b00      	cmp	r3, #0
 8002048:	d109      	bne.n	800205e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800204a:	6878      	ldr	r0, [r7, #4]
 800204c:	f7ff fc66 	bl	800191c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2200      	movs	r2, #0
 8002054:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2200      	movs	r2, #0
 800205a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002062:	f003 0310 	and.w	r3, r3, #16
 8002066:	2b00      	cmp	r3, #0
 8002068:	d118      	bne.n	800209c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800206e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002072:	f023 0302 	bic.w	r3, r3, #2
 8002076:	f043 0202 	orr.w	r2, r3, #2
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f000 fa9c 	bl	80025bc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2200      	movs	r2, #0
 8002088:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208e:	f023 0303 	bic.w	r3, r3, #3
 8002092:	f043 0201 	orr.w	r2, r3, #1
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	641a      	str	r2, [r3, #64]	; 0x40
 800209a:	e001      	b.n	80020a0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80020a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3710      	adds	r7, #16
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}

080020b2 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80020b2:	b580      	push	{r7, lr}
 80020b4:	b084      	sub	sp, #16
 80020b6:	af00      	add	r7, sp, #0
 80020b8:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80020ba:	2300      	movs	r3, #0
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	2300      	movs	r3, #0
 80020c0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0302 	and.w	r3, r3, #2
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	bf0c      	ite	eq
 80020d0:	2301      	moveq	r3, #1
 80020d2:	2300      	movne	r3, #0
 80020d4:	b2db      	uxtb	r3, r3
 80020d6:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	f003 0320 	and.w	r3, r3, #32
 80020e2:	2b20      	cmp	r3, #32
 80020e4:	bf0c      	ite	eq
 80020e6:	2301      	moveq	r3, #1
 80020e8:	2300      	movne	r3, #0
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d049      	beq.n	8002188 <HAL_ADC_IRQHandler+0xd6>
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d046      	beq.n	8002188 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fe:	f003 0310 	and.w	r3, r3, #16
 8002102:	2b00      	cmp	r3, #0
 8002104:	d105      	bne.n	8002112 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	689b      	ldr	r3, [r3, #8]
 8002118:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800211c:	2b00      	cmp	r3, #0
 800211e:	d12b      	bne.n	8002178 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002124:	2b00      	cmp	r3, #0
 8002126:	d127      	bne.n	8002178 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800212e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002132:	2b00      	cmp	r3, #0
 8002134:	d006      	beq.n	8002144 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002140:	2b00      	cmp	r3, #0
 8002142:	d119      	bne.n	8002178 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	685a      	ldr	r2, [r3, #4]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f022 0220 	bic.w	r2, r2, #32
 8002152:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002158:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002164:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002168:	2b00      	cmp	r3, #0
 800216a:	d105      	bne.n	8002178 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002170:	f043 0201 	orr.w	r2, r3, #1
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002178:	6878      	ldr	r0, [r7, #4]
 800217a:	f7ff fad1 	bl	8001720 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f06f 0212 	mvn.w	r2, #18
 8002186:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0304 	and.w	r3, r3, #4
 8002192:	2b04      	cmp	r3, #4
 8002194:	bf0c      	ite	eq
 8002196:	2301      	moveq	r3, #1
 8002198:	2300      	movne	r3, #0
 800219a:	b2db      	uxtb	r3, r3
 800219c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021a8:	2b80      	cmp	r3, #128	; 0x80
 80021aa:	bf0c      	ite	eq
 80021ac:	2301      	moveq	r3, #1
 80021ae:	2300      	movne	r3, #0
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d057      	beq.n	800226a <HAL_ADC_IRQHandler+0x1b8>
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d054      	beq.n	800226a <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c4:	f003 0310 	and.w	r3, r3, #16
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d105      	bne.n	80021d8 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	689b      	ldr	r3, [r3, #8]
 80021de:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d139      	bne.n	800225a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021ec:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d006      	beq.n	8002202 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d12b      	bne.n	800225a <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800220c:	2b00      	cmp	r3, #0
 800220e:	d124      	bne.n	800225a <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	689b      	ldr	r3, [r3, #8]
 8002216:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800221a:	2b00      	cmp	r3, #0
 800221c:	d11d      	bne.n	800225a <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002222:	2b00      	cmp	r3, #0
 8002224:	d119      	bne.n	800225a <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	685a      	ldr	r2, [r3, #4]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002234:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002246:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800224a:	2b00      	cmp	r3, #0
 800224c:	d105      	bne.n	800225a <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002252:	f043 0201 	orr.w	r2, r3, #1
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f000 faaa 	bl	80027b4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f06f 020c 	mvn.w	r2, #12
 8002268:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0301 	and.w	r3, r3, #1
 8002274:	2b01      	cmp	r3, #1
 8002276:	bf0c      	ite	eq
 8002278:	2301      	moveq	r3, #1
 800227a:	2300      	movne	r3, #0
 800227c:	b2db      	uxtb	r3, r3
 800227e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800228a:	2b40      	cmp	r3, #64	; 0x40
 800228c:	bf0c      	ite	eq
 800228e:	2301      	moveq	r3, #1
 8002290:	2300      	movne	r3, #0
 8002292:	b2db      	uxtb	r3, r3
 8002294:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d017      	beq.n	80022cc <HAL_ADC_IRQHandler+0x21a>
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d014      	beq.n	80022cc <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0301 	and.w	r3, r3, #1
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d10d      	bne.n	80022cc <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022b4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80022bc:	6878      	ldr	r0, [r7, #4]
 80022be:	f000 f846 	bl	800234e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f06f 0201 	mvn.w	r2, #1
 80022ca:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f003 0320 	and.w	r3, r3, #32
 80022d6:	2b20      	cmp	r3, #32
 80022d8:	bf0c      	ite	eq
 80022da:	2301      	moveq	r3, #1
 80022dc:	2300      	movne	r3, #0
 80022de:	b2db      	uxtb	r3, r3
 80022e0:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	685b      	ldr	r3, [r3, #4]
 80022e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80022ec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80022f0:	bf0c      	ite	eq
 80022f2:	2301      	moveq	r3, #1
 80022f4:	2300      	movne	r3, #0
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d015      	beq.n	800232c <HAL_ADC_IRQHandler+0x27a>
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d012      	beq.n	800232c <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800230a:	f043 0202 	orr.w	r2, r3, #2
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f06f 0220 	mvn.w	r2, #32
 800231a:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800231c:	6878      	ldr	r0, [r7, #4]
 800231e:	f000 f820 	bl	8002362 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f06f 0220 	mvn.w	r2, #32
 800232a:	601a      	str	r2, [r3, #0]
  }
}
 800232c:	bf00      	nop
 800232e:	3710      	adds	r7, #16
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}

08002334 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002334:	b480      	push	{r7}
 8002336:	b083      	sub	sp, #12
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002342:	4618      	mov	r0, r3
 8002344:	370c      	adds	r7, #12
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr

0800234e <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800234e:	b480      	push	{r7}
 8002350:	b083      	sub	sp, #12
 8002352:	af00      	add	r7, sp, #0
 8002354:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002356:	bf00      	nop
 8002358:	370c      	adds	r7, #12
 800235a:	46bd      	mov	sp, r7
 800235c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002360:	4770      	bx	lr

08002362 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002362:	b480      	push	{r7}
 8002364:	b083      	sub	sp, #12
 8002366:	af00      	add	r7, sp, #0
 8002368:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800236a:	bf00      	nop
 800236c:	370c      	adds	r7, #12
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
	...

08002378 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002378:	b480      	push	{r7}
 800237a:	b085      	sub	sp, #20
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002382:	2300      	movs	r3, #0
 8002384:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800238c:	2b01      	cmp	r3, #1
 800238e:	d101      	bne.n	8002394 <HAL_ADC_ConfigChannel+0x1c>
 8002390:	2302      	movs	r3, #2
 8002392:	e105      	b.n	80025a0 <HAL_ADC_ConfigChannel+0x228>
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2201      	movs	r2, #1
 8002398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2b09      	cmp	r3, #9
 80023a2:	d925      	bls.n	80023f0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	68d9      	ldr	r1, [r3, #12]
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	461a      	mov	r2, r3
 80023b2:	4613      	mov	r3, r2
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	4413      	add	r3, r2
 80023b8:	3b1e      	subs	r3, #30
 80023ba:	2207      	movs	r2, #7
 80023bc:	fa02 f303 	lsl.w	r3, r2, r3
 80023c0:	43da      	mvns	r2, r3
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	400a      	ands	r2, r1
 80023c8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	68d9      	ldr	r1, [r3, #12]
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	689a      	ldr	r2, [r3, #8]
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	b29b      	uxth	r3, r3
 80023da:	4618      	mov	r0, r3
 80023dc:	4603      	mov	r3, r0
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	4403      	add	r3, r0
 80023e2:	3b1e      	subs	r3, #30
 80023e4:	409a      	lsls	r2, r3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	430a      	orrs	r2, r1
 80023ec:	60da      	str	r2, [r3, #12]
 80023ee:	e022      	b.n	8002436 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	6919      	ldr	r1, [r3, #16]
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	b29b      	uxth	r3, r3
 80023fc:	461a      	mov	r2, r3
 80023fe:	4613      	mov	r3, r2
 8002400:	005b      	lsls	r3, r3, #1
 8002402:	4413      	add	r3, r2
 8002404:	2207      	movs	r2, #7
 8002406:	fa02 f303 	lsl.w	r3, r2, r3
 800240a:	43da      	mvns	r2, r3
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	400a      	ands	r2, r1
 8002412:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	6919      	ldr	r1, [r3, #16]
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	689a      	ldr	r2, [r3, #8]
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	b29b      	uxth	r3, r3
 8002424:	4618      	mov	r0, r3
 8002426:	4603      	mov	r3, r0
 8002428:	005b      	lsls	r3, r3, #1
 800242a:	4403      	add	r3, r0
 800242c:	409a      	lsls	r2, r3
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	430a      	orrs	r2, r1
 8002434:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	2b06      	cmp	r3, #6
 800243c:	d824      	bhi.n	8002488 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685a      	ldr	r2, [r3, #4]
 8002448:	4613      	mov	r3, r2
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	4413      	add	r3, r2
 800244e:	3b05      	subs	r3, #5
 8002450:	221f      	movs	r2, #31
 8002452:	fa02 f303 	lsl.w	r3, r2, r3
 8002456:	43da      	mvns	r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	400a      	ands	r2, r1
 800245e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	b29b      	uxth	r3, r3
 800246c:	4618      	mov	r0, r3
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685a      	ldr	r2, [r3, #4]
 8002472:	4613      	mov	r3, r2
 8002474:	009b      	lsls	r3, r3, #2
 8002476:	4413      	add	r3, r2
 8002478:	3b05      	subs	r3, #5
 800247a:	fa00 f203 	lsl.w	r2, r0, r3
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	430a      	orrs	r2, r1
 8002484:	635a      	str	r2, [r3, #52]	; 0x34
 8002486:	e04c      	b.n	8002522 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	2b0c      	cmp	r3, #12
 800248e:	d824      	bhi.n	80024da <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	685a      	ldr	r2, [r3, #4]
 800249a:	4613      	mov	r3, r2
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	4413      	add	r3, r2
 80024a0:	3b23      	subs	r3, #35	; 0x23
 80024a2:	221f      	movs	r2, #31
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	43da      	mvns	r2, r3
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	400a      	ands	r2, r1
 80024b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	b29b      	uxth	r3, r3
 80024be:	4618      	mov	r0, r3
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685a      	ldr	r2, [r3, #4]
 80024c4:	4613      	mov	r3, r2
 80024c6:	009b      	lsls	r3, r3, #2
 80024c8:	4413      	add	r3, r2
 80024ca:	3b23      	subs	r3, #35	; 0x23
 80024cc:	fa00 f203 	lsl.w	r2, r0, r3
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	430a      	orrs	r2, r1
 80024d6:	631a      	str	r2, [r3, #48]	; 0x30
 80024d8:	e023      	b.n	8002522 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685a      	ldr	r2, [r3, #4]
 80024e4:	4613      	mov	r3, r2
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	4413      	add	r3, r2
 80024ea:	3b41      	subs	r3, #65	; 0x41
 80024ec:	221f      	movs	r2, #31
 80024ee:	fa02 f303 	lsl.w	r3, r2, r3
 80024f2:	43da      	mvns	r2, r3
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	400a      	ands	r2, r1
 80024fa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	b29b      	uxth	r3, r3
 8002508:	4618      	mov	r0, r3
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	685a      	ldr	r2, [r3, #4]
 800250e:	4613      	mov	r3, r2
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	4413      	add	r3, r2
 8002514:	3b41      	subs	r3, #65	; 0x41
 8002516:	fa00 f203 	lsl.w	r2, r0, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	430a      	orrs	r2, r1
 8002520:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002522:	4b22      	ldr	r3, [pc, #136]	; (80025ac <HAL_ADC_ConfigChannel+0x234>)
 8002524:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a21      	ldr	r2, [pc, #132]	; (80025b0 <HAL_ADC_ConfigChannel+0x238>)
 800252c:	4293      	cmp	r3, r2
 800252e:	d109      	bne.n	8002544 <HAL_ADC_ConfigChannel+0x1cc>
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	2b12      	cmp	r3, #18
 8002536:	d105      	bne.n	8002544 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a19      	ldr	r2, [pc, #100]	; (80025b0 <HAL_ADC_ConfigChannel+0x238>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d123      	bne.n	8002596 <HAL_ADC_ConfigChannel+0x21e>
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	2b10      	cmp	r3, #16
 8002554:	d003      	beq.n	800255e <HAL_ADC_ConfigChannel+0x1e6>
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	2b11      	cmp	r3, #17
 800255c:	d11b      	bne.n	8002596 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2b10      	cmp	r3, #16
 8002570:	d111      	bne.n	8002596 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002572:	4b10      	ldr	r3, [pc, #64]	; (80025b4 <HAL_ADC_ConfigChannel+0x23c>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a10      	ldr	r2, [pc, #64]	; (80025b8 <HAL_ADC_ConfigChannel+0x240>)
 8002578:	fba2 2303 	umull	r2, r3, r2, r3
 800257c:	0c9a      	lsrs	r2, r3, #18
 800257e:	4613      	mov	r3, r2
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	4413      	add	r3, r2
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002588:	e002      	b.n	8002590 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	3b01      	subs	r3, #1
 800258e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	2b00      	cmp	r3, #0
 8002594:	d1f9      	bne.n	800258a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2200      	movs	r2, #0
 800259a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800259e:	2300      	movs	r3, #0
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3714      	adds	r7, #20
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr
 80025ac:	40012300 	.word	0x40012300
 80025b0:	40012000 	.word	0x40012000
 80025b4:	20000000 	.word	0x20000000
 80025b8:	431bde83 	.word	0x431bde83

080025bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80025bc:	b480      	push	{r7}
 80025be:	b085      	sub	sp, #20
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80025c4:	4b79      	ldr	r3, [pc, #484]	; (80027ac <ADC_Init+0x1f0>)
 80025c6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	685a      	ldr	r2, [r3, #4]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	431a      	orrs	r2, r3
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	685a      	ldr	r2, [r3, #4]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80025f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	6859      	ldr	r1, [r3, #4]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	691b      	ldr	r3, [r3, #16]
 80025fc:	021a      	lsls	r2, r3, #8
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	430a      	orrs	r2, r1
 8002604:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	685a      	ldr	r2, [r3, #4]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002614:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	6859      	ldr	r1, [r3, #4]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	689a      	ldr	r2, [r3, #8]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	430a      	orrs	r2, r1
 8002626:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	689a      	ldr	r2, [r3, #8]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002636:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	6899      	ldr	r1, [r3, #8]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	68da      	ldr	r2, [r3, #12]
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	430a      	orrs	r2, r1
 8002648:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800264e:	4a58      	ldr	r2, [pc, #352]	; (80027b0 <ADC_Init+0x1f4>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d022      	beq.n	800269a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	689a      	ldr	r2, [r3, #8]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002662:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	6899      	ldr	r1, [r3, #8]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	430a      	orrs	r2, r1
 8002674:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	689a      	ldr	r2, [r3, #8]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002684:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	6899      	ldr	r1, [r3, #8]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	430a      	orrs	r2, r1
 8002696:	609a      	str	r2, [r3, #8]
 8002698:	e00f      	b.n	80026ba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	689a      	ldr	r2, [r3, #8]
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80026a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	689a      	ldr	r2, [r3, #8]
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80026b8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	689a      	ldr	r2, [r3, #8]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f022 0202 	bic.w	r2, r2, #2
 80026c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	6899      	ldr	r1, [r3, #8]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	7e1b      	ldrb	r3, [r3, #24]
 80026d4:	005a      	lsls	r2, r3, #1
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	430a      	orrs	r2, r1
 80026dc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d01b      	beq.n	8002720 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	685a      	ldr	r2, [r3, #4]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80026f6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	685a      	ldr	r2, [r3, #4]
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002706:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	6859      	ldr	r1, [r3, #4]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002712:	3b01      	subs	r3, #1
 8002714:	035a      	lsls	r2, r3, #13
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	430a      	orrs	r2, r1
 800271c:	605a      	str	r2, [r3, #4]
 800271e:	e007      	b.n	8002730 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	685a      	ldr	r2, [r3, #4]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800272e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800273e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	69db      	ldr	r3, [r3, #28]
 800274a:	3b01      	subs	r3, #1
 800274c:	051a      	lsls	r2, r3, #20
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	430a      	orrs	r2, r1
 8002754:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	689a      	ldr	r2, [r3, #8]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002764:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	6899      	ldr	r1, [r3, #8]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002772:	025a      	lsls	r2, r3, #9
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	430a      	orrs	r2, r1
 800277a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	689a      	ldr	r2, [r3, #8]
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800278a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	6899      	ldr	r1, [r3, #8]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	695b      	ldr	r3, [r3, #20]
 8002796:	029a      	lsls	r2, r3, #10
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	430a      	orrs	r2, r1
 800279e:	609a      	str	r2, [r3, #8]
}
 80027a0:	bf00      	nop
 80027a2:	3714      	adds	r7, #20
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr
 80027ac:	40012300 	.word	0x40012300
 80027b0:	0f000001 	.word	0x0f000001

080027b4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80027bc:	bf00      	nop
 80027be:	370c      	adds	r7, #12
 80027c0:	46bd      	mov	sp, r7
 80027c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c6:	4770      	bx	lr

080027c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b085      	sub	sp, #20
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	f003 0307 	and.w	r3, r3, #7
 80027d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027d8:	4b0c      	ldr	r3, [pc, #48]	; (800280c <__NVIC_SetPriorityGrouping+0x44>)
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027de:	68ba      	ldr	r2, [r7, #8]
 80027e0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027e4:	4013      	ands	r3, r2
 80027e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027f0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027fa:	4a04      	ldr	r2, [pc, #16]	; (800280c <__NVIC_SetPriorityGrouping+0x44>)
 80027fc:	68bb      	ldr	r3, [r7, #8]
 80027fe:	60d3      	str	r3, [r2, #12]
}
 8002800:	bf00      	nop
 8002802:	3714      	adds	r7, #20
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr
 800280c:	e000ed00 	.word	0xe000ed00

08002810 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002810:	b480      	push	{r7}
 8002812:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002814:	4b04      	ldr	r3, [pc, #16]	; (8002828 <__NVIC_GetPriorityGrouping+0x18>)
 8002816:	68db      	ldr	r3, [r3, #12]
 8002818:	0a1b      	lsrs	r3, r3, #8
 800281a:	f003 0307 	and.w	r3, r3, #7
}
 800281e:	4618      	mov	r0, r3
 8002820:	46bd      	mov	sp, r7
 8002822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002826:	4770      	bx	lr
 8002828:	e000ed00 	.word	0xe000ed00

0800282c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800282c:	b480      	push	{r7}
 800282e:	b083      	sub	sp, #12
 8002830:	af00      	add	r7, sp, #0
 8002832:	4603      	mov	r3, r0
 8002834:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800283a:	2b00      	cmp	r3, #0
 800283c:	db0b      	blt.n	8002856 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800283e:	79fb      	ldrb	r3, [r7, #7]
 8002840:	f003 021f 	and.w	r2, r3, #31
 8002844:	4907      	ldr	r1, [pc, #28]	; (8002864 <__NVIC_EnableIRQ+0x38>)
 8002846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284a:	095b      	lsrs	r3, r3, #5
 800284c:	2001      	movs	r0, #1
 800284e:	fa00 f202 	lsl.w	r2, r0, r2
 8002852:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002856:	bf00      	nop
 8002858:	370c      	adds	r7, #12
 800285a:	46bd      	mov	sp, r7
 800285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	e000e100 	.word	0xe000e100

08002868 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	4603      	mov	r3, r0
 8002870:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002872:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002876:	2b00      	cmp	r3, #0
 8002878:	db12      	blt.n	80028a0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800287a:	79fb      	ldrb	r3, [r7, #7]
 800287c:	f003 021f 	and.w	r2, r3, #31
 8002880:	490a      	ldr	r1, [pc, #40]	; (80028ac <__NVIC_DisableIRQ+0x44>)
 8002882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002886:	095b      	lsrs	r3, r3, #5
 8002888:	2001      	movs	r0, #1
 800288a:	fa00 f202 	lsl.w	r2, r0, r2
 800288e:	3320      	adds	r3, #32
 8002890:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002894:	f3bf 8f4f 	dsb	sy
}
 8002898:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800289a:	f3bf 8f6f 	isb	sy
}
 800289e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80028a0:	bf00      	nop
 80028a2:	370c      	adds	r7, #12
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr
 80028ac:	e000e100 	.word	0xe000e100

080028b0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	4603      	mov	r3, r0
 80028b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	db0c      	blt.n	80028dc <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80028c2:	79fb      	ldrb	r3, [r7, #7]
 80028c4:	f003 021f 	and.w	r2, r3, #31
 80028c8:	4907      	ldr	r1, [pc, #28]	; (80028e8 <__NVIC_ClearPendingIRQ+0x38>)
 80028ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028ce:	095b      	lsrs	r3, r3, #5
 80028d0:	2001      	movs	r0, #1
 80028d2:	fa00 f202 	lsl.w	r2, r0, r2
 80028d6:	3360      	adds	r3, #96	; 0x60
 80028d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80028dc:	bf00      	nop
 80028de:	370c      	adds	r7, #12
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr
 80028e8:	e000e100 	.word	0xe000e100

080028ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b083      	sub	sp, #12
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	4603      	mov	r3, r0
 80028f4:	6039      	str	r1, [r7, #0]
 80028f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	db0a      	blt.n	8002916 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	b2da      	uxtb	r2, r3
 8002904:	490c      	ldr	r1, [pc, #48]	; (8002938 <__NVIC_SetPriority+0x4c>)
 8002906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290a:	0112      	lsls	r2, r2, #4
 800290c:	b2d2      	uxtb	r2, r2
 800290e:	440b      	add	r3, r1
 8002910:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002914:	e00a      	b.n	800292c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	b2da      	uxtb	r2, r3
 800291a:	4908      	ldr	r1, [pc, #32]	; (800293c <__NVIC_SetPriority+0x50>)
 800291c:	79fb      	ldrb	r3, [r7, #7]
 800291e:	f003 030f 	and.w	r3, r3, #15
 8002922:	3b04      	subs	r3, #4
 8002924:	0112      	lsls	r2, r2, #4
 8002926:	b2d2      	uxtb	r2, r2
 8002928:	440b      	add	r3, r1
 800292a:	761a      	strb	r2, [r3, #24]
}
 800292c:	bf00      	nop
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr
 8002938:	e000e100 	.word	0xe000e100
 800293c:	e000ed00 	.word	0xe000ed00

08002940 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002940:	b480      	push	{r7}
 8002942:	b089      	sub	sp, #36	; 0x24
 8002944:	af00      	add	r7, sp, #0
 8002946:	60f8      	str	r0, [r7, #12]
 8002948:	60b9      	str	r1, [r7, #8]
 800294a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	f003 0307 	and.w	r3, r3, #7
 8002952:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002954:	69fb      	ldr	r3, [r7, #28]
 8002956:	f1c3 0307 	rsb	r3, r3, #7
 800295a:	2b04      	cmp	r3, #4
 800295c:	bf28      	it	cs
 800295e:	2304      	movcs	r3, #4
 8002960:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	3304      	adds	r3, #4
 8002966:	2b06      	cmp	r3, #6
 8002968:	d902      	bls.n	8002970 <NVIC_EncodePriority+0x30>
 800296a:	69fb      	ldr	r3, [r7, #28]
 800296c:	3b03      	subs	r3, #3
 800296e:	e000      	b.n	8002972 <NVIC_EncodePriority+0x32>
 8002970:	2300      	movs	r3, #0
 8002972:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002974:	f04f 32ff 	mov.w	r2, #4294967295
 8002978:	69bb      	ldr	r3, [r7, #24]
 800297a:	fa02 f303 	lsl.w	r3, r2, r3
 800297e:	43da      	mvns	r2, r3
 8002980:	68bb      	ldr	r3, [r7, #8]
 8002982:	401a      	ands	r2, r3
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002988:	f04f 31ff 	mov.w	r1, #4294967295
 800298c:	697b      	ldr	r3, [r7, #20]
 800298e:	fa01 f303 	lsl.w	r3, r1, r3
 8002992:	43d9      	mvns	r1, r3
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002998:	4313      	orrs	r3, r2
         );
}
 800299a:	4618      	mov	r0, r3
 800299c:	3724      	adds	r7, #36	; 0x24
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr

080029a6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029a6:	b580      	push	{r7, lr}
 80029a8:	b082      	sub	sp, #8
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f7ff ff0a 	bl	80027c8 <__NVIC_SetPriorityGrouping>
}
 80029b4:	bf00      	nop
 80029b6:	3708      	adds	r7, #8
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}

080029bc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029bc:	b580      	push	{r7, lr}
 80029be:	b086      	sub	sp, #24
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	4603      	mov	r3, r0
 80029c4:	60b9      	str	r1, [r7, #8]
 80029c6:	607a      	str	r2, [r7, #4]
 80029c8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029ca:	2300      	movs	r3, #0
 80029cc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029ce:	f7ff ff1f 	bl	8002810 <__NVIC_GetPriorityGrouping>
 80029d2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	68b9      	ldr	r1, [r7, #8]
 80029d8:	6978      	ldr	r0, [r7, #20]
 80029da:	f7ff ffb1 	bl	8002940 <NVIC_EncodePriority>
 80029de:	4602      	mov	r2, r0
 80029e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029e4:	4611      	mov	r1, r2
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7ff ff80 	bl	80028ec <__NVIC_SetPriority>
}
 80029ec:	bf00      	nop
 80029ee:	3718      	adds	r7, #24
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}

080029f4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	4603      	mov	r3, r0
 80029fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7ff ff12 	bl	800282c <__NVIC_EnableIRQ>
}
 8002a08:	bf00      	nop
 8002a0a:	3708      	adds	r7, #8
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b082      	sub	sp, #8
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	4603      	mov	r3, r0
 8002a18:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7ff ff22 	bl	8002868 <__NVIC_DisableIRQ>
}
 8002a24:	bf00      	nop
 8002a26:	3708      	adds	r7, #8
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8002a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f7ff ff38 	bl	80028b0 <__NVIC_ClearPendingIRQ>
}
 8002a40:	bf00      	nop
 8002a42:	3708      	adds	r7, #8
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b089      	sub	sp, #36	; 0x24
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002a52:	2300      	movs	r3, #0
 8002a54:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002a56:	2300      	movs	r3, #0
 8002a58:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a5e:	2300      	movs	r3, #0
 8002a60:	61fb      	str	r3, [r7, #28]
 8002a62:	e16b      	b.n	8002d3c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a64:	2201      	movs	r2, #1
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	697a      	ldr	r2, [r7, #20]
 8002a74:	4013      	ands	r3, r2
 8002a76:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a78:	693a      	ldr	r2, [r7, #16]
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	429a      	cmp	r2, r3
 8002a7e:	f040 815a 	bne.w	8002d36 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	f003 0303 	and.w	r3, r3, #3
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d005      	beq.n	8002a9a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002a96:	2b02      	cmp	r3, #2
 8002a98:	d130      	bne.n	8002afc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	005b      	lsls	r3, r3, #1
 8002aa4:	2203      	movs	r2, #3
 8002aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aaa:	43db      	mvns	r3, r3
 8002aac:	69ba      	ldr	r2, [r7, #24]
 8002aae:	4013      	ands	r3, r2
 8002ab0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	68da      	ldr	r2, [r3, #12]
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	fa02 f303 	lsl.w	r3, r2, r3
 8002abe:	69ba      	ldr	r2, [r7, #24]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	69ba      	ldr	r2, [r7, #24]
 8002ac8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	685b      	ldr	r3, [r3, #4]
 8002ace:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad8:	43db      	mvns	r3, r3
 8002ada:	69ba      	ldr	r2, [r7, #24]
 8002adc:	4013      	ands	r3, r2
 8002ade:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	091b      	lsrs	r3, r3, #4
 8002ae6:	f003 0201 	and.w	r2, r3, #1
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	fa02 f303 	lsl.w	r3, r2, r3
 8002af0:	69ba      	ldr	r2, [r7, #24]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f003 0303 	and.w	r3, r3, #3
 8002b04:	2b03      	cmp	r3, #3
 8002b06:	d017      	beq.n	8002b38 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	68db      	ldr	r3, [r3, #12]
 8002b0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	005b      	lsls	r3, r3, #1
 8002b12:	2203      	movs	r2, #3
 8002b14:	fa02 f303 	lsl.w	r3, r2, r3
 8002b18:	43db      	mvns	r3, r3
 8002b1a:	69ba      	ldr	r2, [r7, #24]
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	689a      	ldr	r2, [r3, #8]
 8002b24:	69fb      	ldr	r3, [r7, #28]
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	69ba      	ldr	r2, [r7, #24]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	69ba      	ldr	r2, [r7, #24]
 8002b36:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	f003 0303 	and.w	r3, r3, #3
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d123      	bne.n	8002b8c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002b44:	69fb      	ldr	r3, [r7, #28]
 8002b46:	08da      	lsrs	r2, r3, #3
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	3208      	adds	r2, #8
 8002b4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b50:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002b52:	69fb      	ldr	r3, [r7, #28]
 8002b54:	f003 0307 	and.w	r3, r3, #7
 8002b58:	009b      	lsls	r3, r3, #2
 8002b5a:	220f      	movs	r2, #15
 8002b5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b60:	43db      	mvns	r3, r3
 8002b62:	69ba      	ldr	r2, [r7, #24]
 8002b64:	4013      	ands	r3, r2
 8002b66:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	691a      	ldr	r2, [r3, #16]
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	f003 0307 	and.w	r3, r3, #7
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	fa02 f303 	lsl.w	r3, r2, r3
 8002b78:	69ba      	ldr	r2, [r7, #24]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b7e:	69fb      	ldr	r3, [r7, #28]
 8002b80:	08da      	lsrs	r2, r3, #3
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	3208      	adds	r2, #8
 8002b86:	69b9      	ldr	r1, [r7, #24]
 8002b88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b92:	69fb      	ldr	r3, [r7, #28]
 8002b94:	005b      	lsls	r3, r3, #1
 8002b96:	2203      	movs	r2, #3
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	43db      	mvns	r3, r3
 8002b9e:	69ba      	ldr	r2, [r7, #24]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ba4:	683b      	ldr	r3, [r7, #0]
 8002ba6:	685b      	ldr	r3, [r3, #4]
 8002ba8:	f003 0203 	and.w	r2, r3, #3
 8002bac:	69fb      	ldr	r3, [r7, #28]
 8002bae:	005b      	lsls	r3, r3, #1
 8002bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb4:	69ba      	ldr	r2, [r7, #24]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	69ba      	ldr	r2, [r7, #24]
 8002bbe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	f000 80b4 	beq.w	8002d36 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bce:	2300      	movs	r3, #0
 8002bd0:	60fb      	str	r3, [r7, #12]
 8002bd2:	4b60      	ldr	r3, [pc, #384]	; (8002d54 <HAL_GPIO_Init+0x30c>)
 8002bd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bd6:	4a5f      	ldr	r2, [pc, #380]	; (8002d54 <HAL_GPIO_Init+0x30c>)
 8002bd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bdc:	6453      	str	r3, [r2, #68]	; 0x44
 8002bde:	4b5d      	ldr	r3, [pc, #372]	; (8002d54 <HAL_GPIO_Init+0x30c>)
 8002be0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002be2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002be6:	60fb      	str	r3, [r7, #12]
 8002be8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002bea:	4a5b      	ldr	r2, [pc, #364]	; (8002d58 <HAL_GPIO_Init+0x310>)
 8002bec:	69fb      	ldr	r3, [r7, #28]
 8002bee:	089b      	lsrs	r3, r3, #2
 8002bf0:	3302      	adds	r3, #2
 8002bf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	f003 0303 	and.w	r3, r3, #3
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	220f      	movs	r2, #15
 8002c02:	fa02 f303 	lsl.w	r3, r2, r3
 8002c06:	43db      	mvns	r3, r3
 8002c08:	69ba      	ldr	r2, [r7, #24]
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	4a52      	ldr	r2, [pc, #328]	; (8002d5c <HAL_GPIO_Init+0x314>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d02b      	beq.n	8002c6e <HAL_GPIO_Init+0x226>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4a51      	ldr	r2, [pc, #324]	; (8002d60 <HAL_GPIO_Init+0x318>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d025      	beq.n	8002c6a <HAL_GPIO_Init+0x222>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a50      	ldr	r2, [pc, #320]	; (8002d64 <HAL_GPIO_Init+0x31c>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d01f      	beq.n	8002c66 <HAL_GPIO_Init+0x21e>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4a4f      	ldr	r2, [pc, #316]	; (8002d68 <HAL_GPIO_Init+0x320>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d019      	beq.n	8002c62 <HAL_GPIO_Init+0x21a>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4a4e      	ldr	r2, [pc, #312]	; (8002d6c <HAL_GPIO_Init+0x324>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d013      	beq.n	8002c5e <HAL_GPIO_Init+0x216>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a4d      	ldr	r2, [pc, #308]	; (8002d70 <HAL_GPIO_Init+0x328>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d00d      	beq.n	8002c5a <HAL_GPIO_Init+0x212>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a4c      	ldr	r2, [pc, #304]	; (8002d74 <HAL_GPIO_Init+0x32c>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d007      	beq.n	8002c56 <HAL_GPIO_Init+0x20e>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a4b      	ldr	r2, [pc, #300]	; (8002d78 <HAL_GPIO_Init+0x330>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d101      	bne.n	8002c52 <HAL_GPIO_Init+0x20a>
 8002c4e:	2307      	movs	r3, #7
 8002c50:	e00e      	b.n	8002c70 <HAL_GPIO_Init+0x228>
 8002c52:	2308      	movs	r3, #8
 8002c54:	e00c      	b.n	8002c70 <HAL_GPIO_Init+0x228>
 8002c56:	2306      	movs	r3, #6
 8002c58:	e00a      	b.n	8002c70 <HAL_GPIO_Init+0x228>
 8002c5a:	2305      	movs	r3, #5
 8002c5c:	e008      	b.n	8002c70 <HAL_GPIO_Init+0x228>
 8002c5e:	2304      	movs	r3, #4
 8002c60:	e006      	b.n	8002c70 <HAL_GPIO_Init+0x228>
 8002c62:	2303      	movs	r3, #3
 8002c64:	e004      	b.n	8002c70 <HAL_GPIO_Init+0x228>
 8002c66:	2302      	movs	r3, #2
 8002c68:	e002      	b.n	8002c70 <HAL_GPIO_Init+0x228>
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e000      	b.n	8002c70 <HAL_GPIO_Init+0x228>
 8002c6e:	2300      	movs	r3, #0
 8002c70:	69fa      	ldr	r2, [r7, #28]
 8002c72:	f002 0203 	and.w	r2, r2, #3
 8002c76:	0092      	lsls	r2, r2, #2
 8002c78:	4093      	lsls	r3, r2
 8002c7a:	69ba      	ldr	r2, [r7, #24]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c80:	4935      	ldr	r1, [pc, #212]	; (8002d58 <HAL_GPIO_Init+0x310>)
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	089b      	lsrs	r3, r3, #2
 8002c86:	3302      	adds	r3, #2
 8002c88:	69ba      	ldr	r2, [r7, #24]
 8002c8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c8e:	4b3b      	ldr	r3, [pc, #236]	; (8002d7c <HAL_GPIO_Init+0x334>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c94:	693b      	ldr	r3, [r7, #16]
 8002c96:	43db      	mvns	r3, r3
 8002c98:	69ba      	ldr	r2, [r7, #24]
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d003      	beq.n	8002cb2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002caa:	69ba      	ldr	r2, [r7, #24]
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002cb2:	4a32      	ldr	r2, [pc, #200]	; (8002d7c <HAL_GPIO_Init+0x334>)
 8002cb4:	69bb      	ldr	r3, [r7, #24]
 8002cb6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002cb8:	4b30      	ldr	r3, [pc, #192]	; (8002d7c <HAL_GPIO_Init+0x334>)
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	43db      	mvns	r3, r3
 8002cc2:	69ba      	ldr	r2, [r7, #24]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d003      	beq.n	8002cdc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002cd4:	69ba      	ldr	r2, [r7, #24]
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	4313      	orrs	r3, r2
 8002cda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002cdc:	4a27      	ldr	r2, [pc, #156]	; (8002d7c <HAL_GPIO_Init+0x334>)
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ce2:	4b26      	ldr	r3, [pc, #152]	; (8002d7c <HAL_GPIO_Init+0x334>)
 8002ce4:	689b      	ldr	r3, [r3, #8]
 8002ce6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ce8:	693b      	ldr	r3, [r7, #16]
 8002cea:	43db      	mvns	r3, r3
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d003      	beq.n	8002d06 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002cfe:	69ba      	ldr	r2, [r7, #24]
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	4313      	orrs	r3, r2
 8002d04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d06:	4a1d      	ldr	r2, [pc, #116]	; (8002d7c <HAL_GPIO_Init+0x334>)
 8002d08:	69bb      	ldr	r3, [r7, #24]
 8002d0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d0c:	4b1b      	ldr	r3, [pc, #108]	; (8002d7c <HAL_GPIO_Init+0x334>)
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	43db      	mvns	r3, r3
 8002d16:	69ba      	ldr	r2, [r7, #24]
 8002d18:	4013      	ands	r3, r2
 8002d1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d1c:	683b      	ldr	r3, [r7, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d003      	beq.n	8002d30 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002d28:	69ba      	ldr	r2, [r7, #24]
 8002d2a:	693b      	ldr	r3, [r7, #16]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d30:	4a12      	ldr	r2, [pc, #72]	; (8002d7c <HAL_GPIO_Init+0x334>)
 8002d32:	69bb      	ldr	r3, [r7, #24]
 8002d34:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	3301      	adds	r3, #1
 8002d3a:	61fb      	str	r3, [r7, #28]
 8002d3c:	69fb      	ldr	r3, [r7, #28]
 8002d3e:	2b0f      	cmp	r3, #15
 8002d40:	f67f ae90 	bls.w	8002a64 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002d44:	bf00      	nop
 8002d46:	bf00      	nop
 8002d48:	3724      	adds	r7, #36	; 0x24
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	40023800 	.word	0x40023800
 8002d58:	40013800 	.word	0x40013800
 8002d5c:	40020000 	.word	0x40020000
 8002d60:	40020400 	.word	0x40020400
 8002d64:	40020800 	.word	0x40020800
 8002d68:	40020c00 	.word	0x40020c00
 8002d6c:	40021000 	.word	0x40021000
 8002d70:	40021400 	.word	0x40021400
 8002d74:	40021800 	.word	0x40021800
 8002d78:	40021c00 	.word	0x40021c00
 8002d7c:	40013c00 	.word	0x40013c00

08002d80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d80:	b480      	push	{r7}
 8002d82:	b083      	sub	sp, #12
 8002d84:	af00      	add	r7, sp, #0
 8002d86:	6078      	str	r0, [r7, #4]
 8002d88:	460b      	mov	r3, r1
 8002d8a:	807b      	strh	r3, [r7, #2]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d90:	787b      	ldrb	r3, [r7, #1]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d003      	beq.n	8002d9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d96:	887a      	ldrh	r2, [r7, #2]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d9c:	e003      	b.n	8002da6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d9e:	887b      	ldrh	r3, [r7, #2]
 8002da0:	041a      	lsls	r2, r3, #16
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	619a      	str	r2, [r3, #24]
}
 8002da6:	bf00      	nop
 8002da8:	370c      	adds	r7, #12
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr
	...

08002db4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	4603      	mov	r3, r0
 8002dbc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002dbe:	4b08      	ldr	r3, [pc, #32]	; (8002de0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002dc0:	695a      	ldr	r2, [r3, #20]
 8002dc2:	88fb      	ldrh	r3, [r7, #6]
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d006      	beq.n	8002dd8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002dca:	4a05      	ldr	r2, [pc, #20]	; (8002de0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002dcc:	88fb      	ldrh	r3, [r7, #6]
 8002dce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002dd0:	88fb      	ldrh	r3, [r7, #6]
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	f7fe fbfa 	bl	80015cc <HAL_GPIO_EXTI_Callback>
  }
}
 8002dd8:	bf00      	nop
 8002dda:	3708      	adds	r7, #8
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	40013c00 	.word	0x40013c00

08002de4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d101      	bne.n	8002df6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e12b      	b.n	800304e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dfc:	b2db      	uxtb	r3, r3
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d106      	bne.n	8002e10 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f7fe fdd2 	bl	80019b4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2224      	movs	r2, #36	; 0x24
 8002e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	681a      	ldr	r2, [r3, #0]
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f022 0201 	bic.w	r2, r2, #1
 8002e26:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e36:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e46:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e48:	f000 fd6c 	bl	8003924 <HAL_RCC_GetPCLK1Freq>
 8002e4c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	4a81      	ldr	r2, [pc, #516]	; (8003058 <HAL_I2C_Init+0x274>)
 8002e54:	4293      	cmp	r3, r2
 8002e56:	d807      	bhi.n	8002e68 <HAL_I2C_Init+0x84>
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	4a80      	ldr	r2, [pc, #512]	; (800305c <HAL_I2C_Init+0x278>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	bf94      	ite	ls
 8002e60:	2301      	movls	r3, #1
 8002e62:	2300      	movhi	r3, #0
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	e006      	b.n	8002e76 <HAL_I2C_Init+0x92>
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	4a7d      	ldr	r2, [pc, #500]	; (8003060 <HAL_I2C_Init+0x27c>)
 8002e6c:	4293      	cmp	r3, r2
 8002e6e:	bf94      	ite	ls
 8002e70:	2301      	movls	r3, #1
 8002e72:	2300      	movhi	r3, #0
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d001      	beq.n	8002e7e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e0e7      	b.n	800304e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	4a78      	ldr	r2, [pc, #480]	; (8003064 <HAL_I2C_Init+0x280>)
 8002e82:	fba2 2303 	umull	r2, r3, r2, r3
 8002e86:	0c9b      	lsrs	r3, r3, #18
 8002e88:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68ba      	ldr	r2, [r7, #8]
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	6a1b      	ldr	r3, [r3, #32]
 8002ea4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	4a6a      	ldr	r2, [pc, #424]	; (8003058 <HAL_I2C_Init+0x274>)
 8002eae:	4293      	cmp	r3, r2
 8002eb0:	d802      	bhi.n	8002eb8 <HAL_I2C_Init+0xd4>
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	3301      	adds	r3, #1
 8002eb6:	e009      	b.n	8002ecc <HAL_I2C_Init+0xe8>
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002ebe:	fb02 f303 	mul.w	r3, r2, r3
 8002ec2:	4a69      	ldr	r2, [pc, #420]	; (8003068 <HAL_I2C_Init+0x284>)
 8002ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ec8:	099b      	lsrs	r3, r3, #6
 8002eca:	3301      	adds	r3, #1
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	6812      	ldr	r2, [r2, #0]
 8002ed0:	430b      	orrs	r3, r1
 8002ed2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	69db      	ldr	r3, [r3, #28]
 8002eda:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002ede:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	495c      	ldr	r1, [pc, #368]	; (8003058 <HAL_I2C_Init+0x274>)
 8002ee8:	428b      	cmp	r3, r1
 8002eea:	d819      	bhi.n	8002f20 <HAL_I2C_Init+0x13c>
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	1e59      	subs	r1, r3, #1
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	005b      	lsls	r3, r3, #1
 8002ef6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002efa:	1c59      	adds	r1, r3, #1
 8002efc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002f00:	400b      	ands	r3, r1
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d00a      	beq.n	8002f1c <HAL_I2C_Init+0x138>
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	1e59      	subs	r1, r3, #1
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	685b      	ldr	r3, [r3, #4]
 8002f0e:	005b      	lsls	r3, r3, #1
 8002f10:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f14:	3301      	adds	r3, #1
 8002f16:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f1a:	e051      	b.n	8002fc0 <HAL_I2C_Init+0x1dc>
 8002f1c:	2304      	movs	r3, #4
 8002f1e:	e04f      	b.n	8002fc0 <HAL_I2C_Init+0x1dc>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d111      	bne.n	8002f4c <HAL_I2C_Init+0x168>
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	1e58      	subs	r0, r3, #1
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6859      	ldr	r1, [r3, #4]
 8002f30:	460b      	mov	r3, r1
 8002f32:	005b      	lsls	r3, r3, #1
 8002f34:	440b      	add	r3, r1
 8002f36:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	bf0c      	ite	eq
 8002f44:	2301      	moveq	r3, #1
 8002f46:	2300      	movne	r3, #0
 8002f48:	b2db      	uxtb	r3, r3
 8002f4a:	e012      	b.n	8002f72 <HAL_I2C_Init+0x18e>
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	1e58      	subs	r0, r3, #1
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	6859      	ldr	r1, [r3, #4]
 8002f54:	460b      	mov	r3, r1
 8002f56:	009b      	lsls	r3, r3, #2
 8002f58:	440b      	add	r3, r1
 8002f5a:	0099      	lsls	r1, r3, #2
 8002f5c:	440b      	add	r3, r1
 8002f5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f62:	3301      	adds	r3, #1
 8002f64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	bf0c      	ite	eq
 8002f6c:	2301      	moveq	r3, #1
 8002f6e:	2300      	movne	r3, #0
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d001      	beq.n	8002f7a <HAL_I2C_Init+0x196>
 8002f76:	2301      	movs	r3, #1
 8002f78:	e022      	b.n	8002fc0 <HAL_I2C_Init+0x1dc>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d10e      	bne.n	8002fa0 <HAL_I2C_Init+0x1bc>
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	1e58      	subs	r0, r3, #1
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6859      	ldr	r1, [r3, #4]
 8002f8a:	460b      	mov	r3, r1
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	440b      	add	r3, r1
 8002f90:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f94:	3301      	adds	r3, #1
 8002f96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f9e:	e00f      	b.n	8002fc0 <HAL_I2C_Init+0x1dc>
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	1e58      	subs	r0, r3, #1
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	6859      	ldr	r1, [r3, #4]
 8002fa8:	460b      	mov	r3, r1
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	440b      	add	r3, r1
 8002fae:	0099      	lsls	r1, r3, #2
 8002fb0:	440b      	add	r3, r1
 8002fb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fb6:	3301      	adds	r3, #1
 8002fb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fbc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002fc0:	6879      	ldr	r1, [r7, #4]
 8002fc2:	6809      	ldr	r1, [r1, #0]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	69da      	ldr	r2, [r3, #28]
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6a1b      	ldr	r3, [r3, #32]
 8002fda:	431a      	orrs	r2, r3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	430a      	orrs	r2, r1
 8002fe2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002fee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002ff2:	687a      	ldr	r2, [r7, #4]
 8002ff4:	6911      	ldr	r1, [r2, #16]
 8002ff6:	687a      	ldr	r2, [r7, #4]
 8002ff8:	68d2      	ldr	r2, [r2, #12]
 8002ffa:	4311      	orrs	r1, r2
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	6812      	ldr	r2, [r2, #0]
 8003000:	430b      	orrs	r3, r1
 8003002:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	68db      	ldr	r3, [r3, #12]
 800300a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	695a      	ldr	r2, [r3, #20]
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	699b      	ldr	r3, [r3, #24]
 8003016:	431a      	orrs	r2, r3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	430a      	orrs	r2, r1
 800301e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f042 0201 	orr.w	r2, r2, #1
 800302e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2200      	movs	r2, #0
 8003034:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2220      	movs	r2, #32
 800303a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2200      	movs	r2, #0
 8003042:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	2200      	movs	r2, #0
 8003048:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800304c:	2300      	movs	r3, #0
}
 800304e:	4618      	mov	r0, r3
 8003050:	3710      	adds	r7, #16
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	000186a0 	.word	0x000186a0
 800305c:	001e847f 	.word	0x001e847f
 8003060:	003d08ff 	.word	0x003d08ff
 8003064:	431bde83 	.word	0x431bde83
 8003068:	10624dd3 	.word	0x10624dd3

0800306c <HAL_PWR_EnableSleepOnExit>:
  *       Setting this bit is useful when the processor is expected to run only on
  *       interruptions handling.         
  * @retval None
  */
void HAL_PWR_EnableSleepOnExit(void)
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
  /* Set SLEEPONEXIT bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
 8003070:	4b05      	ldr	r3, [pc, #20]	; (8003088 <HAL_PWR_EnableSleepOnExit+0x1c>)
 8003072:	691b      	ldr	r3, [r3, #16]
 8003074:	4a04      	ldr	r2, [pc, #16]	; (8003088 <HAL_PWR_EnableSleepOnExit+0x1c>)
 8003076:	f043 0302 	orr.w	r3, r3, #2
 800307a:	6113      	str	r3, [r2, #16]
}
 800307c:	bf00      	nop
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop
 8003088:	e000ed00 	.word	0xe000ed00

0800308c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b086      	sub	sp, #24
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d101      	bne.n	800309e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e264      	b.n	8003568 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0301 	and.w	r3, r3, #1
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d075      	beq.n	8003196 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80030aa:	4ba3      	ldr	r3, [pc, #652]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	f003 030c 	and.w	r3, r3, #12
 80030b2:	2b04      	cmp	r3, #4
 80030b4:	d00c      	beq.n	80030d0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030b6:	4ba0      	ldr	r3, [pc, #640]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80030be:	2b08      	cmp	r3, #8
 80030c0:	d112      	bne.n	80030e8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80030c2:	4b9d      	ldr	r3, [pc, #628]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030ce:	d10b      	bne.n	80030e8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030d0:	4b99      	ldr	r3, [pc, #612]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d05b      	beq.n	8003194 <HAL_RCC_OscConfig+0x108>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d157      	bne.n	8003194 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	e23f      	b.n	8003568 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030f0:	d106      	bne.n	8003100 <HAL_RCC_OscConfig+0x74>
 80030f2:	4b91      	ldr	r3, [pc, #580]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a90      	ldr	r2, [pc, #576]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 80030f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030fc:	6013      	str	r3, [r2, #0]
 80030fe:	e01d      	b.n	800313c <HAL_RCC_OscConfig+0xb0>
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003108:	d10c      	bne.n	8003124 <HAL_RCC_OscConfig+0x98>
 800310a:	4b8b      	ldr	r3, [pc, #556]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a8a      	ldr	r2, [pc, #552]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 8003110:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003114:	6013      	str	r3, [r2, #0]
 8003116:	4b88      	ldr	r3, [pc, #544]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	4a87      	ldr	r2, [pc, #540]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 800311c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003120:	6013      	str	r3, [r2, #0]
 8003122:	e00b      	b.n	800313c <HAL_RCC_OscConfig+0xb0>
 8003124:	4b84      	ldr	r3, [pc, #528]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a83      	ldr	r2, [pc, #524]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 800312a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800312e:	6013      	str	r3, [r2, #0]
 8003130:	4b81      	ldr	r3, [pc, #516]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a80      	ldr	r2, [pc, #512]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 8003136:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800313a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d013      	beq.n	800316c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003144:	f7fe ff42 	bl	8001fcc <HAL_GetTick>
 8003148:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800314a:	e008      	b.n	800315e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800314c:	f7fe ff3e 	bl	8001fcc <HAL_GetTick>
 8003150:	4602      	mov	r2, r0
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	2b64      	cmp	r3, #100	; 0x64
 8003158:	d901      	bls.n	800315e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	e204      	b.n	8003568 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800315e:	4b76      	ldr	r3, [pc, #472]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d0f0      	beq.n	800314c <HAL_RCC_OscConfig+0xc0>
 800316a:	e014      	b.n	8003196 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800316c:	f7fe ff2e 	bl	8001fcc <HAL_GetTick>
 8003170:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003172:	e008      	b.n	8003186 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003174:	f7fe ff2a 	bl	8001fcc <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	693b      	ldr	r3, [r7, #16]
 800317c:	1ad3      	subs	r3, r2, r3
 800317e:	2b64      	cmp	r3, #100	; 0x64
 8003180:	d901      	bls.n	8003186 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e1f0      	b.n	8003568 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003186:	4b6c      	ldr	r3, [pc, #432]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d1f0      	bne.n	8003174 <HAL_RCC_OscConfig+0xe8>
 8003192:	e000      	b.n	8003196 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003194:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d063      	beq.n	800326a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80031a2:	4b65      	ldr	r3, [pc, #404]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 80031a4:	689b      	ldr	r3, [r3, #8]
 80031a6:	f003 030c 	and.w	r3, r3, #12
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d00b      	beq.n	80031c6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031ae:	4b62      	ldr	r3, [pc, #392]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 80031b0:	689b      	ldr	r3, [r3, #8]
 80031b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80031b6:	2b08      	cmp	r3, #8
 80031b8:	d11c      	bne.n	80031f4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80031ba:	4b5f      	ldr	r3, [pc, #380]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d116      	bne.n	80031f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031c6:	4b5c      	ldr	r3, [pc, #368]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 0302 	and.w	r3, r3, #2
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d005      	beq.n	80031de <HAL_RCC_OscConfig+0x152>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d001      	beq.n	80031de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80031da:	2301      	movs	r3, #1
 80031dc:	e1c4      	b.n	8003568 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031de:	4b56      	ldr	r3, [pc, #344]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	691b      	ldr	r3, [r3, #16]
 80031ea:	00db      	lsls	r3, r3, #3
 80031ec:	4952      	ldr	r1, [pc, #328]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 80031ee:	4313      	orrs	r3, r2
 80031f0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031f2:	e03a      	b.n	800326a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	68db      	ldr	r3, [r3, #12]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d020      	beq.n	800323e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031fc:	4b4f      	ldr	r3, [pc, #316]	; (800333c <HAL_RCC_OscConfig+0x2b0>)
 80031fe:	2201      	movs	r2, #1
 8003200:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003202:	f7fe fee3 	bl	8001fcc <HAL_GetTick>
 8003206:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003208:	e008      	b.n	800321c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800320a:	f7fe fedf 	bl	8001fcc <HAL_GetTick>
 800320e:	4602      	mov	r2, r0
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	2b02      	cmp	r3, #2
 8003216:	d901      	bls.n	800321c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	e1a5      	b.n	8003568 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800321c:	4b46      	ldr	r3, [pc, #280]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 0302 	and.w	r3, r3, #2
 8003224:	2b00      	cmp	r3, #0
 8003226:	d0f0      	beq.n	800320a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003228:	4b43      	ldr	r3, [pc, #268]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	691b      	ldr	r3, [r3, #16]
 8003234:	00db      	lsls	r3, r3, #3
 8003236:	4940      	ldr	r1, [pc, #256]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 8003238:	4313      	orrs	r3, r2
 800323a:	600b      	str	r3, [r1, #0]
 800323c:	e015      	b.n	800326a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800323e:	4b3f      	ldr	r3, [pc, #252]	; (800333c <HAL_RCC_OscConfig+0x2b0>)
 8003240:	2200      	movs	r2, #0
 8003242:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003244:	f7fe fec2 	bl	8001fcc <HAL_GetTick>
 8003248:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800324a:	e008      	b.n	800325e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800324c:	f7fe febe 	bl	8001fcc <HAL_GetTick>
 8003250:	4602      	mov	r2, r0
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	2b02      	cmp	r3, #2
 8003258:	d901      	bls.n	800325e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800325a:	2303      	movs	r3, #3
 800325c:	e184      	b.n	8003568 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800325e:	4b36      	ldr	r3, [pc, #216]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 0302 	and.w	r3, r3, #2
 8003266:	2b00      	cmp	r3, #0
 8003268:	d1f0      	bne.n	800324c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f003 0308 	and.w	r3, r3, #8
 8003272:	2b00      	cmp	r3, #0
 8003274:	d030      	beq.n	80032d8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	695b      	ldr	r3, [r3, #20]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d016      	beq.n	80032ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800327e:	4b30      	ldr	r3, [pc, #192]	; (8003340 <HAL_RCC_OscConfig+0x2b4>)
 8003280:	2201      	movs	r2, #1
 8003282:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003284:	f7fe fea2 	bl	8001fcc <HAL_GetTick>
 8003288:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800328a:	e008      	b.n	800329e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800328c:	f7fe fe9e 	bl	8001fcc <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	693b      	ldr	r3, [r7, #16]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	2b02      	cmp	r3, #2
 8003298:	d901      	bls.n	800329e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800329a:	2303      	movs	r3, #3
 800329c:	e164      	b.n	8003568 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800329e:	4b26      	ldr	r3, [pc, #152]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 80032a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032a2:	f003 0302 	and.w	r3, r3, #2
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d0f0      	beq.n	800328c <HAL_RCC_OscConfig+0x200>
 80032aa:	e015      	b.n	80032d8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032ac:	4b24      	ldr	r3, [pc, #144]	; (8003340 <HAL_RCC_OscConfig+0x2b4>)
 80032ae:	2200      	movs	r2, #0
 80032b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032b2:	f7fe fe8b 	bl	8001fcc <HAL_GetTick>
 80032b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032b8:	e008      	b.n	80032cc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80032ba:	f7fe fe87 	bl	8001fcc <HAL_GetTick>
 80032be:	4602      	mov	r2, r0
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	d901      	bls.n	80032cc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80032c8:	2303      	movs	r3, #3
 80032ca:	e14d      	b.n	8003568 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032cc:	4b1a      	ldr	r3, [pc, #104]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 80032ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032d0:	f003 0302 	and.w	r3, r3, #2
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d1f0      	bne.n	80032ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 0304 	and.w	r3, r3, #4
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	f000 80a0 	beq.w	8003426 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032e6:	2300      	movs	r3, #0
 80032e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032ea:	4b13      	ldr	r3, [pc, #76]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 80032ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d10f      	bne.n	8003316 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032f6:	2300      	movs	r3, #0
 80032f8:	60bb      	str	r3, [r7, #8]
 80032fa:	4b0f      	ldr	r3, [pc, #60]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 80032fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fe:	4a0e      	ldr	r2, [pc, #56]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 8003300:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003304:	6413      	str	r3, [r2, #64]	; 0x40
 8003306:	4b0c      	ldr	r3, [pc, #48]	; (8003338 <HAL_RCC_OscConfig+0x2ac>)
 8003308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800330e:	60bb      	str	r3, [r7, #8]
 8003310:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003312:	2301      	movs	r3, #1
 8003314:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003316:	4b0b      	ldr	r3, [pc, #44]	; (8003344 <HAL_RCC_OscConfig+0x2b8>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800331e:	2b00      	cmp	r3, #0
 8003320:	d121      	bne.n	8003366 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003322:	4b08      	ldr	r3, [pc, #32]	; (8003344 <HAL_RCC_OscConfig+0x2b8>)
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	4a07      	ldr	r2, [pc, #28]	; (8003344 <HAL_RCC_OscConfig+0x2b8>)
 8003328:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800332c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800332e:	f7fe fe4d 	bl	8001fcc <HAL_GetTick>
 8003332:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003334:	e011      	b.n	800335a <HAL_RCC_OscConfig+0x2ce>
 8003336:	bf00      	nop
 8003338:	40023800 	.word	0x40023800
 800333c:	42470000 	.word	0x42470000
 8003340:	42470e80 	.word	0x42470e80
 8003344:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003348:	f7fe fe40 	bl	8001fcc <HAL_GetTick>
 800334c:	4602      	mov	r2, r0
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	1ad3      	subs	r3, r2, r3
 8003352:	2b02      	cmp	r3, #2
 8003354:	d901      	bls.n	800335a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003356:	2303      	movs	r3, #3
 8003358:	e106      	b.n	8003568 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800335a:	4b85      	ldr	r3, [pc, #532]	; (8003570 <HAL_RCC_OscConfig+0x4e4>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003362:	2b00      	cmp	r3, #0
 8003364:	d0f0      	beq.n	8003348 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	689b      	ldr	r3, [r3, #8]
 800336a:	2b01      	cmp	r3, #1
 800336c:	d106      	bne.n	800337c <HAL_RCC_OscConfig+0x2f0>
 800336e:	4b81      	ldr	r3, [pc, #516]	; (8003574 <HAL_RCC_OscConfig+0x4e8>)
 8003370:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003372:	4a80      	ldr	r2, [pc, #512]	; (8003574 <HAL_RCC_OscConfig+0x4e8>)
 8003374:	f043 0301 	orr.w	r3, r3, #1
 8003378:	6713      	str	r3, [r2, #112]	; 0x70
 800337a:	e01c      	b.n	80033b6 <HAL_RCC_OscConfig+0x32a>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	689b      	ldr	r3, [r3, #8]
 8003380:	2b05      	cmp	r3, #5
 8003382:	d10c      	bne.n	800339e <HAL_RCC_OscConfig+0x312>
 8003384:	4b7b      	ldr	r3, [pc, #492]	; (8003574 <HAL_RCC_OscConfig+0x4e8>)
 8003386:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003388:	4a7a      	ldr	r2, [pc, #488]	; (8003574 <HAL_RCC_OscConfig+0x4e8>)
 800338a:	f043 0304 	orr.w	r3, r3, #4
 800338e:	6713      	str	r3, [r2, #112]	; 0x70
 8003390:	4b78      	ldr	r3, [pc, #480]	; (8003574 <HAL_RCC_OscConfig+0x4e8>)
 8003392:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003394:	4a77      	ldr	r2, [pc, #476]	; (8003574 <HAL_RCC_OscConfig+0x4e8>)
 8003396:	f043 0301 	orr.w	r3, r3, #1
 800339a:	6713      	str	r3, [r2, #112]	; 0x70
 800339c:	e00b      	b.n	80033b6 <HAL_RCC_OscConfig+0x32a>
 800339e:	4b75      	ldr	r3, [pc, #468]	; (8003574 <HAL_RCC_OscConfig+0x4e8>)
 80033a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033a2:	4a74      	ldr	r2, [pc, #464]	; (8003574 <HAL_RCC_OscConfig+0x4e8>)
 80033a4:	f023 0301 	bic.w	r3, r3, #1
 80033a8:	6713      	str	r3, [r2, #112]	; 0x70
 80033aa:	4b72      	ldr	r3, [pc, #456]	; (8003574 <HAL_RCC_OscConfig+0x4e8>)
 80033ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033ae:	4a71      	ldr	r2, [pc, #452]	; (8003574 <HAL_RCC_OscConfig+0x4e8>)
 80033b0:	f023 0304 	bic.w	r3, r3, #4
 80033b4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d015      	beq.n	80033ea <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033be:	f7fe fe05 	bl	8001fcc <HAL_GetTick>
 80033c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033c4:	e00a      	b.n	80033dc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033c6:	f7fe fe01 	bl	8001fcc <HAL_GetTick>
 80033ca:	4602      	mov	r2, r0
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	1ad3      	subs	r3, r2, r3
 80033d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d901      	bls.n	80033dc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80033d8:	2303      	movs	r3, #3
 80033da:	e0c5      	b.n	8003568 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033dc:	4b65      	ldr	r3, [pc, #404]	; (8003574 <HAL_RCC_OscConfig+0x4e8>)
 80033de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033e0:	f003 0302 	and.w	r3, r3, #2
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d0ee      	beq.n	80033c6 <HAL_RCC_OscConfig+0x33a>
 80033e8:	e014      	b.n	8003414 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033ea:	f7fe fdef 	bl	8001fcc <HAL_GetTick>
 80033ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033f0:	e00a      	b.n	8003408 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033f2:	f7fe fdeb 	bl	8001fcc <HAL_GetTick>
 80033f6:	4602      	mov	r2, r0
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003400:	4293      	cmp	r3, r2
 8003402:	d901      	bls.n	8003408 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	e0af      	b.n	8003568 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003408:	4b5a      	ldr	r3, [pc, #360]	; (8003574 <HAL_RCC_OscConfig+0x4e8>)
 800340a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800340c:	f003 0302 	and.w	r3, r3, #2
 8003410:	2b00      	cmp	r3, #0
 8003412:	d1ee      	bne.n	80033f2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003414:	7dfb      	ldrb	r3, [r7, #23]
 8003416:	2b01      	cmp	r3, #1
 8003418:	d105      	bne.n	8003426 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800341a:	4b56      	ldr	r3, [pc, #344]	; (8003574 <HAL_RCC_OscConfig+0x4e8>)
 800341c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800341e:	4a55      	ldr	r2, [pc, #340]	; (8003574 <HAL_RCC_OscConfig+0x4e8>)
 8003420:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003424:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	699b      	ldr	r3, [r3, #24]
 800342a:	2b00      	cmp	r3, #0
 800342c:	f000 809b 	beq.w	8003566 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003430:	4b50      	ldr	r3, [pc, #320]	; (8003574 <HAL_RCC_OscConfig+0x4e8>)
 8003432:	689b      	ldr	r3, [r3, #8]
 8003434:	f003 030c 	and.w	r3, r3, #12
 8003438:	2b08      	cmp	r3, #8
 800343a:	d05c      	beq.n	80034f6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	699b      	ldr	r3, [r3, #24]
 8003440:	2b02      	cmp	r3, #2
 8003442:	d141      	bne.n	80034c8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003444:	4b4c      	ldr	r3, [pc, #304]	; (8003578 <HAL_RCC_OscConfig+0x4ec>)
 8003446:	2200      	movs	r2, #0
 8003448:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800344a:	f7fe fdbf 	bl	8001fcc <HAL_GetTick>
 800344e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003450:	e008      	b.n	8003464 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003452:	f7fe fdbb 	bl	8001fcc <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	2b02      	cmp	r3, #2
 800345e:	d901      	bls.n	8003464 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003460:	2303      	movs	r3, #3
 8003462:	e081      	b.n	8003568 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003464:	4b43      	ldr	r3, [pc, #268]	; (8003574 <HAL_RCC_OscConfig+0x4e8>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1f0      	bne.n	8003452 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	69da      	ldr	r2, [r3, #28]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6a1b      	ldr	r3, [r3, #32]
 8003478:	431a      	orrs	r2, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800347e:	019b      	lsls	r3, r3, #6
 8003480:	431a      	orrs	r2, r3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003486:	085b      	lsrs	r3, r3, #1
 8003488:	3b01      	subs	r3, #1
 800348a:	041b      	lsls	r3, r3, #16
 800348c:	431a      	orrs	r2, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003492:	061b      	lsls	r3, r3, #24
 8003494:	4937      	ldr	r1, [pc, #220]	; (8003574 <HAL_RCC_OscConfig+0x4e8>)
 8003496:	4313      	orrs	r3, r2
 8003498:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800349a:	4b37      	ldr	r3, [pc, #220]	; (8003578 <HAL_RCC_OscConfig+0x4ec>)
 800349c:	2201      	movs	r2, #1
 800349e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034a0:	f7fe fd94 	bl	8001fcc <HAL_GetTick>
 80034a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034a6:	e008      	b.n	80034ba <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034a8:	f7fe fd90 	bl	8001fcc <HAL_GetTick>
 80034ac:	4602      	mov	r2, r0
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d901      	bls.n	80034ba <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80034b6:	2303      	movs	r3, #3
 80034b8:	e056      	b.n	8003568 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034ba:	4b2e      	ldr	r3, [pc, #184]	; (8003574 <HAL_RCC_OscConfig+0x4e8>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d0f0      	beq.n	80034a8 <HAL_RCC_OscConfig+0x41c>
 80034c6:	e04e      	b.n	8003566 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034c8:	4b2b      	ldr	r3, [pc, #172]	; (8003578 <HAL_RCC_OscConfig+0x4ec>)
 80034ca:	2200      	movs	r2, #0
 80034cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ce:	f7fe fd7d 	bl	8001fcc <HAL_GetTick>
 80034d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034d4:	e008      	b.n	80034e8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034d6:	f7fe fd79 	bl	8001fcc <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d901      	bls.n	80034e8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e03f      	b.n	8003568 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034e8:	4b22      	ldr	r3, [pc, #136]	; (8003574 <HAL_RCC_OscConfig+0x4e8>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d1f0      	bne.n	80034d6 <HAL_RCC_OscConfig+0x44a>
 80034f4:	e037      	b.n	8003566 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	699b      	ldr	r3, [r3, #24]
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d101      	bne.n	8003502 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e032      	b.n	8003568 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003502:	4b1c      	ldr	r3, [pc, #112]	; (8003574 <HAL_RCC_OscConfig+0x4e8>)
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	699b      	ldr	r3, [r3, #24]
 800350c:	2b01      	cmp	r3, #1
 800350e:	d028      	beq.n	8003562 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800351a:	429a      	cmp	r2, r3
 800351c:	d121      	bne.n	8003562 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003528:	429a      	cmp	r2, r3
 800352a:	d11a      	bne.n	8003562 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800352c:	68fa      	ldr	r2, [r7, #12]
 800352e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003532:	4013      	ands	r3, r2
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003538:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800353a:	4293      	cmp	r3, r2
 800353c:	d111      	bne.n	8003562 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003548:	085b      	lsrs	r3, r3, #1
 800354a:	3b01      	subs	r3, #1
 800354c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800354e:	429a      	cmp	r2, r3
 8003550:	d107      	bne.n	8003562 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800355c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800355e:	429a      	cmp	r2, r3
 8003560:	d001      	beq.n	8003566 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e000      	b.n	8003568 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003566:	2300      	movs	r3, #0
}
 8003568:	4618      	mov	r0, r3
 800356a:	3718      	adds	r7, #24
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}
 8003570:	40007000 	.word	0x40007000
 8003574:	40023800 	.word	0x40023800
 8003578:	42470060 	.word	0x42470060

0800357c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b084      	sub	sp, #16
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d101      	bne.n	8003590 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e0cc      	b.n	800372a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003590:	4b68      	ldr	r3, [pc, #416]	; (8003734 <HAL_RCC_ClockConfig+0x1b8>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0307 	and.w	r3, r3, #7
 8003598:	683a      	ldr	r2, [r7, #0]
 800359a:	429a      	cmp	r2, r3
 800359c:	d90c      	bls.n	80035b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800359e:	4b65      	ldr	r3, [pc, #404]	; (8003734 <HAL_RCC_ClockConfig+0x1b8>)
 80035a0:	683a      	ldr	r2, [r7, #0]
 80035a2:	b2d2      	uxtb	r2, r2
 80035a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035a6:	4b63      	ldr	r3, [pc, #396]	; (8003734 <HAL_RCC_ClockConfig+0x1b8>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0307 	and.w	r3, r3, #7
 80035ae:	683a      	ldr	r2, [r7, #0]
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d001      	beq.n	80035b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
 80035b6:	e0b8      	b.n	800372a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0302 	and.w	r3, r3, #2
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d020      	beq.n	8003606 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0304 	and.w	r3, r3, #4
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d005      	beq.n	80035dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035d0:	4b59      	ldr	r3, [pc, #356]	; (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	4a58      	ldr	r2, [pc, #352]	; (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 80035d6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80035da:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0308 	and.w	r3, r3, #8
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d005      	beq.n	80035f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035e8:	4b53      	ldr	r3, [pc, #332]	; (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 80035ea:	689b      	ldr	r3, [r3, #8]
 80035ec:	4a52      	ldr	r2, [pc, #328]	; (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 80035ee:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80035f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035f4:	4b50      	ldr	r3, [pc, #320]	; (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	494d      	ldr	r1, [pc, #308]	; (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 8003602:	4313      	orrs	r3, r2
 8003604:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	2b00      	cmp	r3, #0
 8003610:	d044      	beq.n	800369c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	2b01      	cmp	r3, #1
 8003618:	d107      	bne.n	800362a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800361a:	4b47      	ldr	r3, [pc, #284]	; (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d119      	bne.n	800365a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e07f      	b.n	800372a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	2b02      	cmp	r3, #2
 8003630:	d003      	beq.n	800363a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003636:	2b03      	cmp	r3, #3
 8003638:	d107      	bne.n	800364a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800363a:	4b3f      	ldr	r3, [pc, #252]	; (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003642:	2b00      	cmp	r3, #0
 8003644:	d109      	bne.n	800365a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e06f      	b.n	800372a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800364a:	4b3b      	ldr	r3, [pc, #236]	; (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	2b00      	cmp	r3, #0
 8003654:	d101      	bne.n	800365a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003656:	2301      	movs	r3, #1
 8003658:	e067      	b.n	800372a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800365a:	4b37      	ldr	r3, [pc, #220]	; (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	f023 0203 	bic.w	r2, r3, #3
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	4934      	ldr	r1, [pc, #208]	; (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 8003668:	4313      	orrs	r3, r2
 800366a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800366c:	f7fe fcae 	bl	8001fcc <HAL_GetTick>
 8003670:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003672:	e00a      	b.n	800368a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003674:	f7fe fcaa 	bl	8001fcc <HAL_GetTick>
 8003678:	4602      	mov	r2, r0
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	1ad3      	subs	r3, r2, r3
 800367e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003682:	4293      	cmp	r3, r2
 8003684:	d901      	bls.n	800368a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003686:	2303      	movs	r3, #3
 8003688:	e04f      	b.n	800372a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800368a:	4b2b      	ldr	r3, [pc, #172]	; (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 800368c:	689b      	ldr	r3, [r3, #8]
 800368e:	f003 020c 	and.w	r2, r3, #12
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	429a      	cmp	r2, r3
 800369a:	d1eb      	bne.n	8003674 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800369c:	4b25      	ldr	r3, [pc, #148]	; (8003734 <HAL_RCC_ClockConfig+0x1b8>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0307 	and.w	r3, r3, #7
 80036a4:	683a      	ldr	r2, [r7, #0]
 80036a6:	429a      	cmp	r2, r3
 80036a8:	d20c      	bcs.n	80036c4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036aa:	4b22      	ldr	r3, [pc, #136]	; (8003734 <HAL_RCC_ClockConfig+0x1b8>)
 80036ac:	683a      	ldr	r2, [r7, #0]
 80036ae:	b2d2      	uxtb	r2, r2
 80036b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036b2:	4b20      	ldr	r3, [pc, #128]	; (8003734 <HAL_RCC_ClockConfig+0x1b8>)
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f003 0307 	and.w	r3, r3, #7
 80036ba:	683a      	ldr	r2, [r7, #0]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d001      	beq.n	80036c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80036c0:	2301      	movs	r3, #1
 80036c2:	e032      	b.n	800372a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 0304 	and.w	r3, r3, #4
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d008      	beq.n	80036e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036d0:	4b19      	ldr	r3, [pc, #100]	; (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	4916      	ldr	r1, [pc, #88]	; (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 80036de:	4313      	orrs	r3, r2
 80036e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 0308 	and.w	r3, r3, #8
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d009      	beq.n	8003702 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036ee:	4b12      	ldr	r3, [pc, #72]	; (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	691b      	ldr	r3, [r3, #16]
 80036fa:	00db      	lsls	r3, r3, #3
 80036fc:	490e      	ldr	r1, [pc, #56]	; (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 80036fe:	4313      	orrs	r3, r2
 8003700:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003702:	f000 f821 	bl	8003748 <HAL_RCC_GetSysClockFreq>
 8003706:	4602      	mov	r2, r0
 8003708:	4b0b      	ldr	r3, [pc, #44]	; (8003738 <HAL_RCC_ClockConfig+0x1bc>)
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	091b      	lsrs	r3, r3, #4
 800370e:	f003 030f 	and.w	r3, r3, #15
 8003712:	490a      	ldr	r1, [pc, #40]	; (800373c <HAL_RCC_ClockConfig+0x1c0>)
 8003714:	5ccb      	ldrb	r3, [r1, r3]
 8003716:	fa22 f303 	lsr.w	r3, r2, r3
 800371a:	4a09      	ldr	r2, [pc, #36]	; (8003740 <HAL_RCC_ClockConfig+0x1c4>)
 800371c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800371e:	4b09      	ldr	r3, [pc, #36]	; (8003744 <HAL_RCC_ClockConfig+0x1c8>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4618      	mov	r0, r3
 8003724:	f7fe fa48 	bl	8001bb8 <HAL_InitTick>

  return HAL_OK;
 8003728:	2300      	movs	r3, #0
}
 800372a:	4618      	mov	r0, r3
 800372c:	3710      	adds	r7, #16
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	40023c00 	.word	0x40023c00
 8003738:	40023800 	.word	0x40023800
 800373c:	08007a80 	.word	0x08007a80
 8003740:	20000000 	.word	0x20000000
 8003744:	20000004 	.word	0x20000004

08003748 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003748:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800374c:	b084      	sub	sp, #16
 800374e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003750:	2300      	movs	r3, #0
 8003752:	607b      	str	r3, [r7, #4]
 8003754:	2300      	movs	r3, #0
 8003756:	60fb      	str	r3, [r7, #12]
 8003758:	2300      	movs	r3, #0
 800375a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800375c:	2300      	movs	r3, #0
 800375e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003760:	4b67      	ldr	r3, [pc, #412]	; (8003900 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003762:	689b      	ldr	r3, [r3, #8]
 8003764:	f003 030c 	and.w	r3, r3, #12
 8003768:	2b08      	cmp	r3, #8
 800376a:	d00d      	beq.n	8003788 <HAL_RCC_GetSysClockFreq+0x40>
 800376c:	2b08      	cmp	r3, #8
 800376e:	f200 80bd 	bhi.w	80038ec <HAL_RCC_GetSysClockFreq+0x1a4>
 8003772:	2b00      	cmp	r3, #0
 8003774:	d002      	beq.n	800377c <HAL_RCC_GetSysClockFreq+0x34>
 8003776:	2b04      	cmp	r3, #4
 8003778:	d003      	beq.n	8003782 <HAL_RCC_GetSysClockFreq+0x3a>
 800377a:	e0b7      	b.n	80038ec <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800377c:	4b61      	ldr	r3, [pc, #388]	; (8003904 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800377e:	60bb      	str	r3, [r7, #8]
       break;
 8003780:	e0b7      	b.n	80038f2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003782:	4b61      	ldr	r3, [pc, #388]	; (8003908 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003784:	60bb      	str	r3, [r7, #8]
      break;
 8003786:	e0b4      	b.n	80038f2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003788:	4b5d      	ldr	r3, [pc, #372]	; (8003900 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003790:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003792:	4b5b      	ldr	r3, [pc, #364]	; (8003900 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d04d      	beq.n	800383a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800379e:	4b58      	ldr	r3, [pc, #352]	; (8003900 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	099b      	lsrs	r3, r3, #6
 80037a4:	461a      	mov	r2, r3
 80037a6:	f04f 0300 	mov.w	r3, #0
 80037aa:	f240 10ff 	movw	r0, #511	; 0x1ff
 80037ae:	f04f 0100 	mov.w	r1, #0
 80037b2:	ea02 0800 	and.w	r8, r2, r0
 80037b6:	ea03 0901 	and.w	r9, r3, r1
 80037ba:	4640      	mov	r0, r8
 80037bc:	4649      	mov	r1, r9
 80037be:	f04f 0200 	mov.w	r2, #0
 80037c2:	f04f 0300 	mov.w	r3, #0
 80037c6:	014b      	lsls	r3, r1, #5
 80037c8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80037cc:	0142      	lsls	r2, r0, #5
 80037ce:	4610      	mov	r0, r2
 80037d0:	4619      	mov	r1, r3
 80037d2:	ebb0 0008 	subs.w	r0, r0, r8
 80037d6:	eb61 0109 	sbc.w	r1, r1, r9
 80037da:	f04f 0200 	mov.w	r2, #0
 80037de:	f04f 0300 	mov.w	r3, #0
 80037e2:	018b      	lsls	r3, r1, #6
 80037e4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80037e8:	0182      	lsls	r2, r0, #6
 80037ea:	1a12      	subs	r2, r2, r0
 80037ec:	eb63 0301 	sbc.w	r3, r3, r1
 80037f0:	f04f 0000 	mov.w	r0, #0
 80037f4:	f04f 0100 	mov.w	r1, #0
 80037f8:	00d9      	lsls	r1, r3, #3
 80037fa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80037fe:	00d0      	lsls	r0, r2, #3
 8003800:	4602      	mov	r2, r0
 8003802:	460b      	mov	r3, r1
 8003804:	eb12 0208 	adds.w	r2, r2, r8
 8003808:	eb43 0309 	adc.w	r3, r3, r9
 800380c:	f04f 0000 	mov.w	r0, #0
 8003810:	f04f 0100 	mov.w	r1, #0
 8003814:	0259      	lsls	r1, r3, #9
 8003816:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800381a:	0250      	lsls	r0, r2, #9
 800381c:	4602      	mov	r2, r0
 800381e:	460b      	mov	r3, r1
 8003820:	4610      	mov	r0, r2
 8003822:	4619      	mov	r1, r3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	461a      	mov	r2, r3
 8003828:	f04f 0300 	mov.w	r3, #0
 800382c:	f7fd fa0c 	bl	8000c48 <__aeabi_uldivmod>
 8003830:	4602      	mov	r2, r0
 8003832:	460b      	mov	r3, r1
 8003834:	4613      	mov	r3, r2
 8003836:	60fb      	str	r3, [r7, #12]
 8003838:	e04a      	b.n	80038d0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800383a:	4b31      	ldr	r3, [pc, #196]	; (8003900 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	099b      	lsrs	r3, r3, #6
 8003840:	461a      	mov	r2, r3
 8003842:	f04f 0300 	mov.w	r3, #0
 8003846:	f240 10ff 	movw	r0, #511	; 0x1ff
 800384a:	f04f 0100 	mov.w	r1, #0
 800384e:	ea02 0400 	and.w	r4, r2, r0
 8003852:	ea03 0501 	and.w	r5, r3, r1
 8003856:	4620      	mov	r0, r4
 8003858:	4629      	mov	r1, r5
 800385a:	f04f 0200 	mov.w	r2, #0
 800385e:	f04f 0300 	mov.w	r3, #0
 8003862:	014b      	lsls	r3, r1, #5
 8003864:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003868:	0142      	lsls	r2, r0, #5
 800386a:	4610      	mov	r0, r2
 800386c:	4619      	mov	r1, r3
 800386e:	1b00      	subs	r0, r0, r4
 8003870:	eb61 0105 	sbc.w	r1, r1, r5
 8003874:	f04f 0200 	mov.w	r2, #0
 8003878:	f04f 0300 	mov.w	r3, #0
 800387c:	018b      	lsls	r3, r1, #6
 800387e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003882:	0182      	lsls	r2, r0, #6
 8003884:	1a12      	subs	r2, r2, r0
 8003886:	eb63 0301 	sbc.w	r3, r3, r1
 800388a:	f04f 0000 	mov.w	r0, #0
 800388e:	f04f 0100 	mov.w	r1, #0
 8003892:	00d9      	lsls	r1, r3, #3
 8003894:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003898:	00d0      	lsls	r0, r2, #3
 800389a:	4602      	mov	r2, r0
 800389c:	460b      	mov	r3, r1
 800389e:	1912      	adds	r2, r2, r4
 80038a0:	eb45 0303 	adc.w	r3, r5, r3
 80038a4:	f04f 0000 	mov.w	r0, #0
 80038a8:	f04f 0100 	mov.w	r1, #0
 80038ac:	0299      	lsls	r1, r3, #10
 80038ae:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80038b2:	0290      	lsls	r0, r2, #10
 80038b4:	4602      	mov	r2, r0
 80038b6:	460b      	mov	r3, r1
 80038b8:	4610      	mov	r0, r2
 80038ba:	4619      	mov	r1, r3
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	461a      	mov	r2, r3
 80038c0:	f04f 0300 	mov.w	r3, #0
 80038c4:	f7fd f9c0 	bl	8000c48 <__aeabi_uldivmod>
 80038c8:	4602      	mov	r2, r0
 80038ca:	460b      	mov	r3, r1
 80038cc:	4613      	mov	r3, r2
 80038ce:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80038d0:	4b0b      	ldr	r3, [pc, #44]	; (8003900 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	0c1b      	lsrs	r3, r3, #16
 80038d6:	f003 0303 	and.w	r3, r3, #3
 80038da:	3301      	adds	r3, #1
 80038dc:	005b      	lsls	r3, r3, #1
 80038de:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80038e0:	68fa      	ldr	r2, [r7, #12]
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80038e8:	60bb      	str	r3, [r7, #8]
      break;
 80038ea:	e002      	b.n	80038f2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80038ec:	4b05      	ldr	r3, [pc, #20]	; (8003904 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80038ee:	60bb      	str	r3, [r7, #8]
      break;
 80038f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80038f2:	68bb      	ldr	r3, [r7, #8]
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	3710      	adds	r7, #16
 80038f8:	46bd      	mov	sp, r7
 80038fa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80038fe:	bf00      	nop
 8003900:	40023800 	.word	0x40023800
 8003904:	00f42400 	.word	0x00f42400
 8003908:	007a1200 	.word	0x007a1200

0800390c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800390c:	b480      	push	{r7}
 800390e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003910:	4b03      	ldr	r3, [pc, #12]	; (8003920 <HAL_RCC_GetHCLKFreq+0x14>)
 8003912:	681b      	ldr	r3, [r3, #0]
}
 8003914:	4618      	mov	r0, r3
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr
 800391e:	bf00      	nop
 8003920:	20000000 	.word	0x20000000

08003924 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003928:	f7ff fff0 	bl	800390c <HAL_RCC_GetHCLKFreq>
 800392c:	4602      	mov	r2, r0
 800392e:	4b05      	ldr	r3, [pc, #20]	; (8003944 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	0a9b      	lsrs	r3, r3, #10
 8003934:	f003 0307 	and.w	r3, r3, #7
 8003938:	4903      	ldr	r1, [pc, #12]	; (8003948 <HAL_RCC_GetPCLK1Freq+0x24>)
 800393a:	5ccb      	ldrb	r3, [r1, r3]
 800393c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003940:	4618      	mov	r0, r3
 8003942:	bd80      	pop	{r7, pc}
 8003944:	40023800 	.word	0x40023800
 8003948:	08007a90 	.word	0x08007a90

0800394c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003950:	f7ff ffdc 	bl	800390c <HAL_RCC_GetHCLKFreq>
 8003954:	4602      	mov	r2, r0
 8003956:	4b05      	ldr	r3, [pc, #20]	; (800396c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	0b5b      	lsrs	r3, r3, #13
 800395c:	f003 0307 	and.w	r3, r3, #7
 8003960:	4903      	ldr	r1, [pc, #12]	; (8003970 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003962:	5ccb      	ldrb	r3, [r1, r3]
 8003964:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003968:	4618      	mov	r0, r3
 800396a:	bd80      	pop	{r7, pc}
 800396c:	40023800 	.word	0x40023800
 8003970:	08007a90 	.word	0x08007a90

08003974 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003974:	b480      	push	{r7}
 8003976:	b083      	sub	sp, #12
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
 800397c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	220f      	movs	r2, #15
 8003982:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003984:	4b12      	ldr	r3, [pc, #72]	; (80039d0 <HAL_RCC_GetClockConfig+0x5c>)
 8003986:	689b      	ldr	r3, [r3, #8]
 8003988:	f003 0203 	and.w	r2, r3, #3
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003990:	4b0f      	ldr	r3, [pc, #60]	; (80039d0 <HAL_RCC_GetClockConfig+0x5c>)
 8003992:	689b      	ldr	r3, [r3, #8]
 8003994:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800399c:	4b0c      	ldr	r3, [pc, #48]	; (80039d0 <HAL_RCC_GetClockConfig+0x5c>)
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80039a8:	4b09      	ldr	r3, [pc, #36]	; (80039d0 <HAL_RCC_GetClockConfig+0x5c>)
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	08db      	lsrs	r3, r3, #3
 80039ae:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80039b6:	4b07      	ldr	r3, [pc, #28]	; (80039d4 <HAL_RCC_GetClockConfig+0x60>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0207 	and.w	r2, r3, #7
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	601a      	str	r2, [r3, #0]
}
 80039c2:	bf00      	nop
 80039c4:	370c      	adds	r7, #12
 80039c6:	46bd      	mov	sp, r7
 80039c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop
 80039d0:	40023800 	.word	0x40023800
 80039d4:	40023c00 	.word	0x40023c00

080039d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d101      	bne.n	80039ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e041      	b.n	8003a6e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d106      	bne.n	8003a04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f7fe f820 	bl	8001a44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2202      	movs	r2, #2
 8003a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	3304      	adds	r3, #4
 8003a14:	4619      	mov	r1, r3
 8003a16:	4610      	mov	r0, r2
 8003a18:	f000 fa96 	bl	8003f48 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2201      	movs	r2, #1
 8003a20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2201      	movs	r2, #1
 8003a28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2201      	movs	r2, #1
 8003a30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2201      	movs	r2, #1
 8003a38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2201      	movs	r2, #1
 8003a48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2201      	movs	r2, #1
 8003a50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2201      	movs	r2, #1
 8003a68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3708      	adds	r7, #8
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
	...

08003a78 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b085      	sub	sp, #20
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d001      	beq.n	8003a90 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003a8c:	2301      	movs	r3, #1
 8003a8e:	e04e      	b.n	8003b2e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2202      	movs	r2, #2
 8003a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	68da      	ldr	r2, [r3, #12]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f042 0201 	orr.w	r2, r2, #1
 8003aa6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a23      	ldr	r2, [pc, #140]	; (8003b3c <HAL_TIM_Base_Start_IT+0xc4>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d022      	beq.n	8003af8 <HAL_TIM_Base_Start_IT+0x80>
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003aba:	d01d      	beq.n	8003af8 <HAL_TIM_Base_Start_IT+0x80>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a1f      	ldr	r2, [pc, #124]	; (8003b40 <HAL_TIM_Base_Start_IT+0xc8>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d018      	beq.n	8003af8 <HAL_TIM_Base_Start_IT+0x80>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	4a1e      	ldr	r2, [pc, #120]	; (8003b44 <HAL_TIM_Base_Start_IT+0xcc>)
 8003acc:	4293      	cmp	r3, r2
 8003ace:	d013      	beq.n	8003af8 <HAL_TIM_Base_Start_IT+0x80>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a1c      	ldr	r2, [pc, #112]	; (8003b48 <HAL_TIM_Base_Start_IT+0xd0>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d00e      	beq.n	8003af8 <HAL_TIM_Base_Start_IT+0x80>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a1b      	ldr	r2, [pc, #108]	; (8003b4c <HAL_TIM_Base_Start_IT+0xd4>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d009      	beq.n	8003af8 <HAL_TIM_Base_Start_IT+0x80>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a19      	ldr	r2, [pc, #100]	; (8003b50 <HAL_TIM_Base_Start_IT+0xd8>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d004      	beq.n	8003af8 <HAL_TIM_Base_Start_IT+0x80>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a18      	ldr	r2, [pc, #96]	; (8003b54 <HAL_TIM_Base_Start_IT+0xdc>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d111      	bne.n	8003b1c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	f003 0307 	and.w	r3, r3, #7
 8003b02:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	2b06      	cmp	r3, #6
 8003b08:	d010      	beq.n	8003b2c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f042 0201 	orr.w	r2, r2, #1
 8003b18:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b1a:	e007      	b.n	8003b2c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	681a      	ldr	r2, [r3, #0]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f042 0201 	orr.w	r2, r2, #1
 8003b2a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3714      	adds	r7, #20
 8003b32:	46bd      	mov	sp, r7
 8003b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b38:	4770      	bx	lr
 8003b3a:	bf00      	nop
 8003b3c:	40010000 	.word	0x40010000
 8003b40:	40000400 	.word	0x40000400
 8003b44:	40000800 	.word	0x40000800
 8003b48:	40000c00 	.word	0x40000c00
 8003b4c:	40010400 	.word	0x40010400
 8003b50:	40014000 	.word	0x40014000
 8003b54:	40001800 	.word	0x40001800

08003b58 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b082      	sub	sp, #8
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	691b      	ldr	r3, [r3, #16]
 8003b66:	f003 0302 	and.w	r3, r3, #2
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	d122      	bne.n	8003bb4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	f003 0302 	and.w	r3, r3, #2
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	d11b      	bne.n	8003bb4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f06f 0202 	mvn.w	r2, #2
 8003b84:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	f003 0303 	and.w	r3, r3, #3
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d003      	beq.n	8003ba2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003b9a:	6878      	ldr	r0, [r7, #4]
 8003b9c:	f000 f9b5 	bl	8003f0a <HAL_TIM_IC_CaptureCallback>
 8003ba0:	e005      	b.n	8003bae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	f000 f9a7 	bl	8003ef6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f000 f9b8 	bl	8003f1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	691b      	ldr	r3, [r3, #16]
 8003bba:	f003 0304 	and.w	r3, r3, #4
 8003bbe:	2b04      	cmp	r3, #4
 8003bc0:	d122      	bne.n	8003c08 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	f003 0304 	and.w	r3, r3, #4
 8003bcc:	2b04      	cmp	r3, #4
 8003bce:	d11b      	bne.n	8003c08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f06f 0204 	mvn.w	r2, #4
 8003bd8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2202      	movs	r2, #2
 8003bde:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	699b      	ldr	r3, [r3, #24]
 8003be6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d003      	beq.n	8003bf6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f000 f98b 	bl	8003f0a <HAL_TIM_IC_CaptureCallback>
 8003bf4:	e005      	b.n	8003c02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	f000 f97d 	bl	8003ef6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	f000 f98e 	bl	8003f1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2200      	movs	r2, #0
 8003c06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	691b      	ldr	r3, [r3, #16]
 8003c0e:	f003 0308 	and.w	r3, r3, #8
 8003c12:	2b08      	cmp	r3, #8
 8003c14:	d122      	bne.n	8003c5c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	68db      	ldr	r3, [r3, #12]
 8003c1c:	f003 0308 	and.w	r3, r3, #8
 8003c20:	2b08      	cmp	r3, #8
 8003c22:	d11b      	bne.n	8003c5c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f06f 0208 	mvn.w	r2, #8
 8003c2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2204      	movs	r2, #4
 8003c32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	69db      	ldr	r3, [r3, #28]
 8003c3a:	f003 0303 	and.w	r3, r3, #3
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d003      	beq.n	8003c4a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f000 f961 	bl	8003f0a <HAL_TIM_IC_CaptureCallback>
 8003c48:	e005      	b.n	8003c56 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f000 f953 	bl	8003ef6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f000 f964 	bl	8003f1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	691b      	ldr	r3, [r3, #16]
 8003c62:	f003 0310 	and.w	r3, r3, #16
 8003c66:	2b10      	cmp	r3, #16
 8003c68:	d122      	bne.n	8003cb0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	f003 0310 	and.w	r3, r3, #16
 8003c74:	2b10      	cmp	r3, #16
 8003c76:	d11b      	bne.n	8003cb0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f06f 0210 	mvn.w	r2, #16
 8003c80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2208      	movs	r2, #8
 8003c86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	69db      	ldr	r3, [r3, #28]
 8003c8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d003      	beq.n	8003c9e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	f000 f937 	bl	8003f0a <HAL_TIM_IC_CaptureCallback>
 8003c9c:	e005      	b.n	8003caa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f000 f929 	bl	8003ef6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f000 f93a 	bl	8003f1e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2200      	movs	r2, #0
 8003cae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	691b      	ldr	r3, [r3, #16]
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	2b01      	cmp	r3, #1
 8003cbc:	d10e      	bne.n	8003cdc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	f003 0301 	and.w	r3, r3, #1
 8003cc8:	2b01      	cmp	r3, #1
 8003cca:	d107      	bne.n	8003cdc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f06f 0201 	mvn.w	r2, #1
 8003cd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f7fd fdc0 	bl	800185c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	691b      	ldr	r3, [r3, #16]
 8003ce2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ce6:	2b80      	cmp	r3, #128	; 0x80
 8003ce8:	d10e      	bne.n	8003d08 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	68db      	ldr	r3, [r3, #12]
 8003cf0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cf4:	2b80      	cmp	r3, #128	; 0x80
 8003cf6:	d107      	bne.n	8003d08 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003d00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 fae0 	bl	80042c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	691b      	ldr	r3, [r3, #16]
 8003d0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d12:	2b40      	cmp	r3, #64	; 0x40
 8003d14:	d10e      	bne.n	8003d34 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d20:	2b40      	cmp	r3, #64	; 0x40
 8003d22:	d107      	bne.n	8003d34 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003d2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f000 f8ff 	bl	8003f32 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	691b      	ldr	r3, [r3, #16]
 8003d3a:	f003 0320 	and.w	r3, r3, #32
 8003d3e:	2b20      	cmp	r3, #32
 8003d40:	d10e      	bne.n	8003d60 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	f003 0320 	and.w	r3, r3, #32
 8003d4c:	2b20      	cmp	r3, #32
 8003d4e:	d107      	bne.n	8003d60 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f06f 0220 	mvn.w	r2, #32
 8003d58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003d5a:	6878      	ldr	r0, [r7, #4]
 8003d5c:	f000 faaa 	bl	80042b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003d60:	bf00      	nop
 8003d62:	3708      	adds	r7, #8
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
 8003d70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d72:	2300      	movs	r3, #0
 8003d74:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d101      	bne.n	8003d84 <HAL_TIM_ConfigClockSource+0x1c>
 8003d80:	2302      	movs	r3, #2
 8003d82:	e0b4      	b.n	8003eee <HAL_TIM_ConfigClockSource+0x186>
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2201      	movs	r2, #1
 8003d88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2202      	movs	r2, #2
 8003d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003da2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003daa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	68ba      	ldr	r2, [r7, #8]
 8003db2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dbc:	d03e      	beq.n	8003e3c <HAL_TIM_ConfigClockSource+0xd4>
 8003dbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dc2:	f200 8087 	bhi.w	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dca:	f000 8086 	beq.w	8003eda <HAL_TIM_ConfigClockSource+0x172>
 8003dce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dd2:	d87f      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dd4:	2b70      	cmp	r3, #112	; 0x70
 8003dd6:	d01a      	beq.n	8003e0e <HAL_TIM_ConfigClockSource+0xa6>
 8003dd8:	2b70      	cmp	r3, #112	; 0x70
 8003dda:	d87b      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ddc:	2b60      	cmp	r3, #96	; 0x60
 8003dde:	d050      	beq.n	8003e82 <HAL_TIM_ConfigClockSource+0x11a>
 8003de0:	2b60      	cmp	r3, #96	; 0x60
 8003de2:	d877      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003de4:	2b50      	cmp	r3, #80	; 0x50
 8003de6:	d03c      	beq.n	8003e62 <HAL_TIM_ConfigClockSource+0xfa>
 8003de8:	2b50      	cmp	r3, #80	; 0x50
 8003dea:	d873      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dec:	2b40      	cmp	r3, #64	; 0x40
 8003dee:	d058      	beq.n	8003ea2 <HAL_TIM_ConfigClockSource+0x13a>
 8003df0:	2b40      	cmp	r3, #64	; 0x40
 8003df2:	d86f      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003df4:	2b30      	cmp	r3, #48	; 0x30
 8003df6:	d064      	beq.n	8003ec2 <HAL_TIM_ConfigClockSource+0x15a>
 8003df8:	2b30      	cmp	r3, #48	; 0x30
 8003dfa:	d86b      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003dfc:	2b20      	cmp	r3, #32
 8003dfe:	d060      	beq.n	8003ec2 <HAL_TIM_ConfigClockSource+0x15a>
 8003e00:	2b20      	cmp	r3, #32
 8003e02:	d867      	bhi.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d05c      	beq.n	8003ec2 <HAL_TIM_ConfigClockSource+0x15a>
 8003e08:	2b10      	cmp	r3, #16
 8003e0a:	d05a      	beq.n	8003ec2 <HAL_TIM_ConfigClockSource+0x15a>
 8003e0c:	e062      	b.n	8003ed4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6818      	ldr	r0, [r3, #0]
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	6899      	ldr	r1, [r3, #8]
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	685a      	ldr	r2, [r3, #4]
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	f000 f9ad 	bl	800417c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003e30:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	68ba      	ldr	r2, [r7, #8]
 8003e38:	609a      	str	r2, [r3, #8]
      break;
 8003e3a:	e04f      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6818      	ldr	r0, [r3, #0]
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	6899      	ldr	r1, [r3, #8]
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685a      	ldr	r2, [r3, #4]
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	f000 f996 	bl	800417c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	689a      	ldr	r2, [r3, #8]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e5e:	609a      	str	r2, [r3, #8]
      break;
 8003e60:	e03c      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6818      	ldr	r0, [r3, #0]
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	6859      	ldr	r1, [r3, #4]
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	461a      	mov	r2, r3
 8003e70:	f000 f90a 	bl	8004088 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	2150      	movs	r1, #80	; 0x50
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	f000 f963 	bl	8004146 <TIM_ITRx_SetConfig>
      break;
 8003e80:	e02c      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6818      	ldr	r0, [r3, #0]
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	6859      	ldr	r1, [r3, #4]
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	461a      	mov	r2, r3
 8003e90:	f000 f929 	bl	80040e6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	2160      	movs	r1, #96	; 0x60
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	f000 f953 	bl	8004146 <TIM_ITRx_SetConfig>
      break;
 8003ea0:	e01c      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6818      	ldr	r0, [r3, #0]
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	6859      	ldr	r1, [r3, #4]
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	461a      	mov	r2, r3
 8003eb0:	f000 f8ea 	bl	8004088 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2140      	movs	r1, #64	; 0x40
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f000 f943 	bl	8004146 <TIM_ITRx_SetConfig>
      break;
 8003ec0:	e00c      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4619      	mov	r1, r3
 8003ecc:	4610      	mov	r0, r2
 8003ece:	f000 f93a 	bl	8004146 <TIM_ITRx_SetConfig>
      break;
 8003ed2:	e003      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ed8:	e000      	b.n	8003edc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003eda:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003eec:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3710      	adds	r7, #16
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}

08003ef6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ef6:	b480      	push	{r7}
 8003ef8:	b083      	sub	sp, #12
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003efe:	bf00      	nop
 8003f00:	370c      	adds	r7, #12
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr

08003f0a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003f0a:	b480      	push	{r7}
 8003f0c:	b083      	sub	sp, #12
 8003f0e:	af00      	add	r7, sp, #0
 8003f10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003f12:	bf00      	nop
 8003f14:	370c      	adds	r7, #12
 8003f16:	46bd      	mov	sp, r7
 8003f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1c:	4770      	bx	lr

08003f1e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003f1e:	b480      	push	{r7}
 8003f20:	b083      	sub	sp, #12
 8003f22:	af00      	add	r7, sp, #0
 8003f24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f26:	bf00      	nop
 8003f28:	370c      	adds	r7, #12
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f30:	4770      	bx	lr

08003f32 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f32:	b480      	push	{r7}
 8003f34:	b083      	sub	sp, #12
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f3a:	bf00      	nop
 8003f3c:	370c      	adds	r7, #12
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f44:	4770      	bx	lr
	...

08003f48 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b085      	sub	sp, #20
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	4a40      	ldr	r2, [pc, #256]	; (800405c <TIM_Base_SetConfig+0x114>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d013      	beq.n	8003f88 <TIM_Base_SetConfig+0x40>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f66:	d00f      	beq.n	8003f88 <TIM_Base_SetConfig+0x40>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	4a3d      	ldr	r2, [pc, #244]	; (8004060 <TIM_Base_SetConfig+0x118>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d00b      	beq.n	8003f88 <TIM_Base_SetConfig+0x40>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	4a3c      	ldr	r2, [pc, #240]	; (8004064 <TIM_Base_SetConfig+0x11c>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d007      	beq.n	8003f88 <TIM_Base_SetConfig+0x40>
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	4a3b      	ldr	r2, [pc, #236]	; (8004068 <TIM_Base_SetConfig+0x120>)
 8003f7c:	4293      	cmp	r3, r2
 8003f7e:	d003      	beq.n	8003f88 <TIM_Base_SetConfig+0x40>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	4a3a      	ldr	r2, [pc, #232]	; (800406c <TIM_Base_SetConfig+0x124>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d108      	bne.n	8003f9a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f8e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	68fa      	ldr	r2, [r7, #12]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a2f      	ldr	r2, [pc, #188]	; (800405c <TIM_Base_SetConfig+0x114>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d02b      	beq.n	8003ffa <TIM_Base_SetConfig+0xb2>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fa8:	d027      	beq.n	8003ffa <TIM_Base_SetConfig+0xb2>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a2c      	ldr	r2, [pc, #176]	; (8004060 <TIM_Base_SetConfig+0x118>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d023      	beq.n	8003ffa <TIM_Base_SetConfig+0xb2>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4a2b      	ldr	r2, [pc, #172]	; (8004064 <TIM_Base_SetConfig+0x11c>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d01f      	beq.n	8003ffa <TIM_Base_SetConfig+0xb2>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a2a      	ldr	r2, [pc, #168]	; (8004068 <TIM_Base_SetConfig+0x120>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d01b      	beq.n	8003ffa <TIM_Base_SetConfig+0xb2>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4a29      	ldr	r2, [pc, #164]	; (800406c <TIM_Base_SetConfig+0x124>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d017      	beq.n	8003ffa <TIM_Base_SetConfig+0xb2>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a28      	ldr	r2, [pc, #160]	; (8004070 <TIM_Base_SetConfig+0x128>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d013      	beq.n	8003ffa <TIM_Base_SetConfig+0xb2>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a27      	ldr	r2, [pc, #156]	; (8004074 <TIM_Base_SetConfig+0x12c>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d00f      	beq.n	8003ffa <TIM_Base_SetConfig+0xb2>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a26      	ldr	r2, [pc, #152]	; (8004078 <TIM_Base_SetConfig+0x130>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d00b      	beq.n	8003ffa <TIM_Base_SetConfig+0xb2>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a25      	ldr	r2, [pc, #148]	; (800407c <TIM_Base_SetConfig+0x134>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d007      	beq.n	8003ffa <TIM_Base_SetConfig+0xb2>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4a24      	ldr	r2, [pc, #144]	; (8004080 <TIM_Base_SetConfig+0x138>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d003      	beq.n	8003ffa <TIM_Base_SetConfig+0xb2>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a23      	ldr	r2, [pc, #140]	; (8004084 <TIM_Base_SetConfig+0x13c>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d108      	bne.n	800400c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004000:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004002:	683b      	ldr	r3, [r7, #0]
 8004004:	68db      	ldr	r3, [r3, #12]
 8004006:	68fa      	ldr	r2, [r7, #12]
 8004008:	4313      	orrs	r3, r2
 800400a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	695b      	ldr	r3, [r3, #20]
 8004016:	4313      	orrs	r3, r2
 8004018:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	68fa      	ldr	r2, [r7, #12]
 800401e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	689a      	ldr	r2, [r3, #8]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	4a0a      	ldr	r2, [pc, #40]	; (800405c <TIM_Base_SetConfig+0x114>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d003      	beq.n	8004040 <TIM_Base_SetConfig+0xf8>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	4a0c      	ldr	r2, [pc, #48]	; (800406c <TIM_Base_SetConfig+0x124>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d103      	bne.n	8004048 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	691a      	ldr	r2, [r3, #16]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2201      	movs	r2, #1
 800404c:	615a      	str	r2, [r3, #20]
}
 800404e:	bf00      	nop
 8004050:	3714      	adds	r7, #20
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr
 800405a:	bf00      	nop
 800405c:	40010000 	.word	0x40010000
 8004060:	40000400 	.word	0x40000400
 8004064:	40000800 	.word	0x40000800
 8004068:	40000c00 	.word	0x40000c00
 800406c:	40010400 	.word	0x40010400
 8004070:	40014000 	.word	0x40014000
 8004074:	40014400 	.word	0x40014400
 8004078:	40014800 	.word	0x40014800
 800407c:	40001800 	.word	0x40001800
 8004080:	40001c00 	.word	0x40001c00
 8004084:	40002000 	.word	0x40002000

08004088 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004088:	b480      	push	{r7}
 800408a:	b087      	sub	sp, #28
 800408c:	af00      	add	r7, sp, #0
 800408e:	60f8      	str	r0, [r7, #12]
 8004090:	60b9      	str	r1, [r7, #8]
 8004092:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6a1b      	ldr	r3, [r3, #32]
 8004098:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	6a1b      	ldr	r3, [r3, #32]
 800409e:	f023 0201 	bic.w	r2, r3, #1
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	699b      	ldr	r3, [r3, #24]
 80040aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80040b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	011b      	lsls	r3, r3, #4
 80040b8:	693a      	ldr	r2, [r7, #16]
 80040ba:	4313      	orrs	r3, r2
 80040bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	f023 030a 	bic.w	r3, r3, #10
 80040c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80040c6:	697a      	ldr	r2, [r7, #20]
 80040c8:	68bb      	ldr	r3, [r7, #8]
 80040ca:	4313      	orrs	r3, r2
 80040cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	693a      	ldr	r2, [r7, #16]
 80040d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	697a      	ldr	r2, [r7, #20]
 80040d8:	621a      	str	r2, [r3, #32]
}
 80040da:	bf00      	nop
 80040dc:	371c      	adds	r7, #28
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr

080040e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80040e6:	b480      	push	{r7}
 80040e8:	b087      	sub	sp, #28
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	60f8      	str	r0, [r7, #12]
 80040ee:	60b9      	str	r1, [r7, #8]
 80040f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6a1b      	ldr	r3, [r3, #32]
 80040f6:	f023 0210 	bic.w	r2, r3, #16
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	699b      	ldr	r3, [r3, #24]
 8004102:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	6a1b      	ldr	r3, [r3, #32]
 8004108:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004110:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	031b      	lsls	r3, r3, #12
 8004116:	697a      	ldr	r2, [r7, #20]
 8004118:	4313      	orrs	r3, r2
 800411a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800411c:	693b      	ldr	r3, [r7, #16]
 800411e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004122:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004124:	68bb      	ldr	r3, [r7, #8]
 8004126:	011b      	lsls	r3, r3, #4
 8004128:	693a      	ldr	r2, [r7, #16]
 800412a:	4313      	orrs	r3, r2
 800412c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	697a      	ldr	r2, [r7, #20]
 8004132:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	693a      	ldr	r2, [r7, #16]
 8004138:	621a      	str	r2, [r3, #32]
}
 800413a:	bf00      	nop
 800413c:	371c      	adds	r7, #28
 800413e:	46bd      	mov	sp, r7
 8004140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004144:	4770      	bx	lr

08004146 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004146:	b480      	push	{r7}
 8004148:	b085      	sub	sp, #20
 800414a:	af00      	add	r7, sp, #0
 800414c:	6078      	str	r0, [r7, #4]
 800414e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	689b      	ldr	r3, [r3, #8]
 8004154:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800415c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800415e:	683a      	ldr	r2, [r7, #0]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	4313      	orrs	r3, r2
 8004164:	f043 0307 	orr.w	r3, r3, #7
 8004168:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	68fa      	ldr	r2, [r7, #12]
 800416e:	609a      	str	r2, [r3, #8]
}
 8004170:	bf00      	nop
 8004172:	3714      	adds	r7, #20
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr

0800417c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800417c:	b480      	push	{r7}
 800417e:	b087      	sub	sp, #28
 8004180:	af00      	add	r7, sp, #0
 8004182:	60f8      	str	r0, [r7, #12]
 8004184:	60b9      	str	r1, [r7, #8]
 8004186:	607a      	str	r2, [r7, #4]
 8004188:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	689b      	ldr	r3, [r3, #8]
 800418e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004196:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	021a      	lsls	r2, r3, #8
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	431a      	orrs	r2, r3
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	697a      	ldr	r2, [r7, #20]
 80041a6:	4313      	orrs	r3, r2
 80041a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	697a      	ldr	r2, [r7, #20]
 80041ae:	609a      	str	r2, [r3, #8]
}
 80041b0:	bf00      	nop
 80041b2:	371c      	adds	r7, #28
 80041b4:	46bd      	mov	sp, r7
 80041b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ba:	4770      	bx	lr

080041bc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80041bc:	b480      	push	{r7}
 80041be:	b085      	sub	sp, #20
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
 80041c4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d101      	bne.n	80041d4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80041d0:	2302      	movs	r3, #2
 80041d2:	e05a      	b.n	800428a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2202      	movs	r2, #2
 80041e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	68fa      	ldr	r2, [r7, #12]
 8004202:	4313      	orrs	r3, r2
 8004204:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	68fa      	ldr	r2, [r7, #12]
 800420c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a21      	ldr	r2, [pc, #132]	; (8004298 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d022      	beq.n	800425e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004220:	d01d      	beq.n	800425e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a1d      	ldr	r2, [pc, #116]	; (800429c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d018      	beq.n	800425e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a1b      	ldr	r2, [pc, #108]	; (80042a0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d013      	beq.n	800425e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a1a      	ldr	r2, [pc, #104]	; (80042a4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d00e      	beq.n	800425e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a18      	ldr	r2, [pc, #96]	; (80042a8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d009      	beq.n	800425e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a17      	ldr	r2, [pc, #92]	; (80042ac <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d004      	beq.n	800425e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	4a15      	ldr	r2, [pc, #84]	; (80042b0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800425a:	4293      	cmp	r3, r2
 800425c:	d10c      	bne.n	8004278 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004264:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	68ba      	ldr	r2, [r7, #8]
 800426c:	4313      	orrs	r3, r2
 800426e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	68ba      	ldr	r2, [r7, #8]
 8004276:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2201      	movs	r2, #1
 800427c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2200      	movs	r2, #0
 8004284:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004288:	2300      	movs	r3, #0
}
 800428a:	4618      	mov	r0, r3
 800428c:	3714      	adds	r7, #20
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr
 8004296:	bf00      	nop
 8004298:	40010000 	.word	0x40010000
 800429c:	40000400 	.word	0x40000400
 80042a0:	40000800 	.word	0x40000800
 80042a4:	40000c00 	.word	0x40000c00
 80042a8:	40010400 	.word	0x40010400
 80042ac:	40014000 	.word	0x40014000
 80042b0:	40001800 	.word	0x40001800

080042b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80042bc:	bf00      	nop
 80042be:	370c      	adds	r7, #12
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr

080042c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80042d0:	bf00      	nop
 80042d2:	370c      	adds	r7, #12
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr

080042dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042dc:	b580      	push	{r7, lr}
 80042de:	b082      	sub	sp, #8
 80042e0:	af00      	add	r7, sp, #0
 80042e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d101      	bne.n	80042ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042ea:	2301      	movs	r3, #1
 80042ec:	e03f      	b.n	800436e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042f4:	b2db      	uxtb	r3, r3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d106      	bne.n	8004308 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2200      	movs	r2, #0
 80042fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f7fd fbda 	bl	8001abc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	2224      	movs	r2, #36	; 0x24
 800430c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	68da      	ldr	r2, [r3, #12]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800431e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004320:	6878      	ldr	r0, [r7, #4]
 8004322:	f000 f929 	bl	8004578 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	691a      	ldr	r2, [r3, #16]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004334:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	695a      	ldr	r2, [r3, #20]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004344:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	68da      	ldr	r2, [r3, #12]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004354:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2200      	movs	r2, #0
 800435a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2220      	movs	r2, #32
 8004360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2220      	movs	r2, #32
 8004368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800436c:	2300      	movs	r3, #0
}
 800436e:	4618      	mov	r0, r3
 8004370:	3708      	adds	r7, #8
 8004372:	46bd      	mov	sp, r7
 8004374:	bd80      	pop	{r7, pc}

08004376 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004376:	b580      	push	{r7, lr}
 8004378:	b08a      	sub	sp, #40	; 0x28
 800437a:	af02      	add	r7, sp, #8
 800437c:	60f8      	str	r0, [r7, #12]
 800437e:	60b9      	str	r1, [r7, #8]
 8004380:	603b      	str	r3, [r7, #0]
 8004382:	4613      	mov	r3, r2
 8004384:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004386:	2300      	movs	r3, #0
 8004388:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b20      	cmp	r3, #32
 8004394:	d17c      	bne.n	8004490 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d002      	beq.n	80043a2 <HAL_UART_Transmit+0x2c>
 800439c:	88fb      	ldrh	r3, [r7, #6]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d101      	bne.n	80043a6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e075      	b.n	8004492 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d101      	bne.n	80043b4 <HAL_UART_Transmit+0x3e>
 80043b0:	2302      	movs	r3, #2
 80043b2:	e06e      	b.n	8004492 <HAL_UART_Transmit+0x11c>
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2201      	movs	r2, #1
 80043b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2200      	movs	r2, #0
 80043c0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	2221      	movs	r2, #33	; 0x21
 80043c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043ca:	f7fd fdff 	bl	8001fcc <HAL_GetTick>
 80043ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	88fa      	ldrh	r2, [r7, #6]
 80043d4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	88fa      	ldrh	r2, [r7, #6]
 80043da:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	689b      	ldr	r3, [r3, #8]
 80043e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043e4:	d108      	bne.n	80043f8 <HAL_UART_Transmit+0x82>
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	691b      	ldr	r3, [r3, #16]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d104      	bne.n	80043f8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80043ee:	2300      	movs	r3, #0
 80043f0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	61bb      	str	r3, [r7, #24]
 80043f6:	e003      	b.n	8004400 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80043fc:	2300      	movs	r3, #0
 80043fe:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2200      	movs	r2, #0
 8004404:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004408:	e02a      	b.n	8004460 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	9300      	str	r3, [sp, #0]
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	2200      	movs	r2, #0
 8004412:	2180      	movs	r1, #128	; 0x80
 8004414:	68f8      	ldr	r0, [r7, #12]
 8004416:	f000 f840 	bl	800449a <UART_WaitOnFlagUntilTimeout>
 800441a:	4603      	mov	r3, r0
 800441c:	2b00      	cmp	r3, #0
 800441e:	d001      	beq.n	8004424 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004420:	2303      	movs	r3, #3
 8004422:	e036      	b.n	8004492 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d10b      	bne.n	8004442 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800442a:	69bb      	ldr	r3, [r7, #24]
 800442c:	881b      	ldrh	r3, [r3, #0]
 800442e:	461a      	mov	r2, r3
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004438:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800443a:	69bb      	ldr	r3, [r7, #24]
 800443c:	3302      	adds	r3, #2
 800443e:	61bb      	str	r3, [r7, #24]
 8004440:	e007      	b.n	8004452 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004442:	69fb      	ldr	r3, [r7, #28]
 8004444:	781a      	ldrb	r2, [r3, #0]
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	3301      	adds	r3, #1
 8004450:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004456:	b29b      	uxth	r3, r3
 8004458:	3b01      	subs	r3, #1
 800445a:	b29a      	uxth	r2, r3
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004464:	b29b      	uxth	r3, r3
 8004466:	2b00      	cmp	r3, #0
 8004468:	d1cf      	bne.n	800440a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	9300      	str	r3, [sp, #0]
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	2200      	movs	r2, #0
 8004472:	2140      	movs	r1, #64	; 0x40
 8004474:	68f8      	ldr	r0, [r7, #12]
 8004476:	f000 f810 	bl	800449a <UART_WaitOnFlagUntilTimeout>
 800447a:	4603      	mov	r3, r0
 800447c:	2b00      	cmp	r3, #0
 800447e:	d001      	beq.n	8004484 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004480:	2303      	movs	r3, #3
 8004482:	e006      	b.n	8004492 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2220      	movs	r2, #32
 8004488:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800448c:	2300      	movs	r3, #0
 800448e:	e000      	b.n	8004492 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004490:	2302      	movs	r3, #2
  }
}
 8004492:	4618      	mov	r0, r3
 8004494:	3720      	adds	r7, #32
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}

0800449a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800449a:	b580      	push	{r7, lr}
 800449c:	b090      	sub	sp, #64	; 0x40
 800449e:	af00      	add	r7, sp, #0
 80044a0:	60f8      	str	r0, [r7, #12]
 80044a2:	60b9      	str	r1, [r7, #8]
 80044a4:	603b      	str	r3, [r7, #0]
 80044a6:	4613      	mov	r3, r2
 80044a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044aa:	e050      	b.n	800454e <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044b2:	d04c      	beq.n	800454e <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80044b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d007      	beq.n	80044ca <UART_WaitOnFlagUntilTimeout+0x30>
 80044ba:	f7fd fd87 	bl	8001fcc <HAL_GetTick>
 80044be:	4602      	mov	r2, r0
 80044c0:	683b      	ldr	r3, [r7, #0]
 80044c2:	1ad3      	subs	r3, r2, r3
 80044c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d241      	bcs.n	800454e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	330c      	adds	r3, #12
 80044d0:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044d4:	e853 3f00 	ldrex	r3, [r3]
 80044d8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80044da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044dc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80044e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	330c      	adds	r3, #12
 80044e8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80044ea:	637a      	str	r2, [r7, #52]	; 0x34
 80044ec:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ee:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80044f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80044f2:	e841 2300 	strex	r3, r2, [r1]
 80044f6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80044f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d1e5      	bne.n	80044ca <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	3314      	adds	r3, #20
 8004504:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	e853 3f00 	ldrex	r3, [r3]
 800450c:	613b      	str	r3, [r7, #16]
   return(result);
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	f023 0301 	bic.w	r3, r3, #1
 8004514:	63bb      	str	r3, [r7, #56]	; 0x38
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	3314      	adds	r3, #20
 800451c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800451e:	623a      	str	r2, [r7, #32]
 8004520:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004522:	69f9      	ldr	r1, [r7, #28]
 8004524:	6a3a      	ldr	r2, [r7, #32]
 8004526:	e841 2300 	strex	r3, r2, [r1]
 800452a:	61bb      	str	r3, [r7, #24]
   return(result);
 800452c:	69bb      	ldr	r3, [r7, #24]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d1e5      	bne.n	80044fe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2220      	movs	r2, #32
 8004536:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2220      	movs	r2, #32
 800453e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2200      	movs	r2, #0
 8004546:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800454a:	2303      	movs	r3, #3
 800454c:	e00f      	b.n	800456e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	681a      	ldr	r2, [r3, #0]
 8004554:	68bb      	ldr	r3, [r7, #8]
 8004556:	4013      	ands	r3, r2
 8004558:	68ba      	ldr	r2, [r7, #8]
 800455a:	429a      	cmp	r2, r3
 800455c:	bf0c      	ite	eq
 800455e:	2301      	moveq	r3, #1
 8004560:	2300      	movne	r3, #0
 8004562:	b2db      	uxtb	r3, r3
 8004564:	461a      	mov	r2, r3
 8004566:	79fb      	ldrb	r3, [r7, #7]
 8004568:	429a      	cmp	r2, r3
 800456a:	d09f      	beq.n	80044ac <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800456c:	2300      	movs	r3, #0
}
 800456e:	4618      	mov	r0, r3
 8004570:	3740      	adds	r7, #64	; 0x40
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
	...

08004578 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800457c:	b09f      	sub	sp, #124	; 0x7c
 800457e:	af00      	add	r7, sp, #0
 8004580:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004582:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	691b      	ldr	r3, [r3, #16]
 8004588:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800458c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800458e:	68d9      	ldr	r1, [r3, #12]
 8004590:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	ea40 0301 	orr.w	r3, r0, r1
 8004598:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800459a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800459c:	689a      	ldr	r2, [r3, #8]
 800459e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045a0:	691b      	ldr	r3, [r3, #16]
 80045a2:	431a      	orrs	r2, r3
 80045a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045a6:	695b      	ldr	r3, [r3, #20]
 80045a8:	431a      	orrs	r2, r3
 80045aa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045ac:	69db      	ldr	r3, [r3, #28]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80045b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80045bc:	f021 010c 	bic.w	r1, r1, #12
 80045c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80045c6:	430b      	orrs	r3, r1
 80045c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80045ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	695b      	ldr	r3, [r3, #20]
 80045d0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80045d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045d6:	6999      	ldr	r1, [r3, #24]
 80045d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045da:	681a      	ldr	r2, [r3, #0]
 80045dc:	ea40 0301 	orr.w	r3, r0, r1
 80045e0:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80045e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	4bc5      	ldr	r3, [pc, #788]	; (80048fc <UART_SetConfig+0x384>)
 80045e8:	429a      	cmp	r2, r3
 80045ea:	d004      	beq.n	80045f6 <UART_SetConfig+0x7e>
 80045ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	4bc3      	ldr	r3, [pc, #780]	; (8004900 <UART_SetConfig+0x388>)
 80045f2:	429a      	cmp	r2, r3
 80045f4:	d103      	bne.n	80045fe <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80045f6:	f7ff f9a9 	bl	800394c <HAL_RCC_GetPCLK2Freq>
 80045fa:	6778      	str	r0, [r7, #116]	; 0x74
 80045fc:	e002      	b.n	8004604 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80045fe:	f7ff f991 	bl	8003924 <HAL_RCC_GetPCLK1Freq>
 8004602:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004604:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004606:	69db      	ldr	r3, [r3, #28]
 8004608:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800460c:	f040 80b6 	bne.w	800477c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004610:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004612:	461c      	mov	r4, r3
 8004614:	f04f 0500 	mov.w	r5, #0
 8004618:	4622      	mov	r2, r4
 800461a:	462b      	mov	r3, r5
 800461c:	1891      	adds	r1, r2, r2
 800461e:	6439      	str	r1, [r7, #64]	; 0x40
 8004620:	415b      	adcs	r3, r3
 8004622:	647b      	str	r3, [r7, #68]	; 0x44
 8004624:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004628:	1912      	adds	r2, r2, r4
 800462a:	eb45 0303 	adc.w	r3, r5, r3
 800462e:	f04f 0000 	mov.w	r0, #0
 8004632:	f04f 0100 	mov.w	r1, #0
 8004636:	00d9      	lsls	r1, r3, #3
 8004638:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800463c:	00d0      	lsls	r0, r2, #3
 800463e:	4602      	mov	r2, r0
 8004640:	460b      	mov	r3, r1
 8004642:	1911      	adds	r1, r2, r4
 8004644:	6639      	str	r1, [r7, #96]	; 0x60
 8004646:	416b      	adcs	r3, r5
 8004648:	667b      	str	r3, [r7, #100]	; 0x64
 800464a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800464c:	685b      	ldr	r3, [r3, #4]
 800464e:	461a      	mov	r2, r3
 8004650:	f04f 0300 	mov.w	r3, #0
 8004654:	1891      	adds	r1, r2, r2
 8004656:	63b9      	str	r1, [r7, #56]	; 0x38
 8004658:	415b      	adcs	r3, r3
 800465a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800465c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004660:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004664:	f7fc faf0 	bl	8000c48 <__aeabi_uldivmod>
 8004668:	4602      	mov	r2, r0
 800466a:	460b      	mov	r3, r1
 800466c:	4ba5      	ldr	r3, [pc, #660]	; (8004904 <UART_SetConfig+0x38c>)
 800466e:	fba3 2302 	umull	r2, r3, r3, r2
 8004672:	095b      	lsrs	r3, r3, #5
 8004674:	011e      	lsls	r6, r3, #4
 8004676:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004678:	461c      	mov	r4, r3
 800467a:	f04f 0500 	mov.w	r5, #0
 800467e:	4622      	mov	r2, r4
 8004680:	462b      	mov	r3, r5
 8004682:	1891      	adds	r1, r2, r2
 8004684:	6339      	str	r1, [r7, #48]	; 0x30
 8004686:	415b      	adcs	r3, r3
 8004688:	637b      	str	r3, [r7, #52]	; 0x34
 800468a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800468e:	1912      	adds	r2, r2, r4
 8004690:	eb45 0303 	adc.w	r3, r5, r3
 8004694:	f04f 0000 	mov.w	r0, #0
 8004698:	f04f 0100 	mov.w	r1, #0
 800469c:	00d9      	lsls	r1, r3, #3
 800469e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80046a2:	00d0      	lsls	r0, r2, #3
 80046a4:	4602      	mov	r2, r0
 80046a6:	460b      	mov	r3, r1
 80046a8:	1911      	adds	r1, r2, r4
 80046aa:	65b9      	str	r1, [r7, #88]	; 0x58
 80046ac:	416b      	adcs	r3, r5
 80046ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80046b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	461a      	mov	r2, r3
 80046b6:	f04f 0300 	mov.w	r3, #0
 80046ba:	1891      	adds	r1, r2, r2
 80046bc:	62b9      	str	r1, [r7, #40]	; 0x28
 80046be:	415b      	adcs	r3, r3
 80046c0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80046c6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80046ca:	f7fc fabd 	bl	8000c48 <__aeabi_uldivmod>
 80046ce:	4602      	mov	r2, r0
 80046d0:	460b      	mov	r3, r1
 80046d2:	4b8c      	ldr	r3, [pc, #560]	; (8004904 <UART_SetConfig+0x38c>)
 80046d4:	fba3 1302 	umull	r1, r3, r3, r2
 80046d8:	095b      	lsrs	r3, r3, #5
 80046da:	2164      	movs	r1, #100	; 0x64
 80046dc:	fb01 f303 	mul.w	r3, r1, r3
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	00db      	lsls	r3, r3, #3
 80046e4:	3332      	adds	r3, #50	; 0x32
 80046e6:	4a87      	ldr	r2, [pc, #540]	; (8004904 <UART_SetConfig+0x38c>)
 80046e8:	fba2 2303 	umull	r2, r3, r2, r3
 80046ec:	095b      	lsrs	r3, r3, #5
 80046ee:	005b      	lsls	r3, r3, #1
 80046f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80046f4:	441e      	add	r6, r3
 80046f6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80046f8:	4618      	mov	r0, r3
 80046fa:	f04f 0100 	mov.w	r1, #0
 80046fe:	4602      	mov	r2, r0
 8004700:	460b      	mov	r3, r1
 8004702:	1894      	adds	r4, r2, r2
 8004704:	623c      	str	r4, [r7, #32]
 8004706:	415b      	adcs	r3, r3
 8004708:	627b      	str	r3, [r7, #36]	; 0x24
 800470a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800470e:	1812      	adds	r2, r2, r0
 8004710:	eb41 0303 	adc.w	r3, r1, r3
 8004714:	f04f 0400 	mov.w	r4, #0
 8004718:	f04f 0500 	mov.w	r5, #0
 800471c:	00dd      	lsls	r5, r3, #3
 800471e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004722:	00d4      	lsls	r4, r2, #3
 8004724:	4622      	mov	r2, r4
 8004726:	462b      	mov	r3, r5
 8004728:	1814      	adds	r4, r2, r0
 800472a:	653c      	str	r4, [r7, #80]	; 0x50
 800472c:	414b      	adcs	r3, r1
 800472e:	657b      	str	r3, [r7, #84]	; 0x54
 8004730:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004732:	685b      	ldr	r3, [r3, #4]
 8004734:	461a      	mov	r2, r3
 8004736:	f04f 0300 	mov.w	r3, #0
 800473a:	1891      	adds	r1, r2, r2
 800473c:	61b9      	str	r1, [r7, #24]
 800473e:	415b      	adcs	r3, r3
 8004740:	61fb      	str	r3, [r7, #28]
 8004742:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004746:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800474a:	f7fc fa7d 	bl	8000c48 <__aeabi_uldivmod>
 800474e:	4602      	mov	r2, r0
 8004750:	460b      	mov	r3, r1
 8004752:	4b6c      	ldr	r3, [pc, #432]	; (8004904 <UART_SetConfig+0x38c>)
 8004754:	fba3 1302 	umull	r1, r3, r3, r2
 8004758:	095b      	lsrs	r3, r3, #5
 800475a:	2164      	movs	r1, #100	; 0x64
 800475c:	fb01 f303 	mul.w	r3, r1, r3
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	00db      	lsls	r3, r3, #3
 8004764:	3332      	adds	r3, #50	; 0x32
 8004766:	4a67      	ldr	r2, [pc, #412]	; (8004904 <UART_SetConfig+0x38c>)
 8004768:	fba2 2303 	umull	r2, r3, r2, r3
 800476c:	095b      	lsrs	r3, r3, #5
 800476e:	f003 0207 	and.w	r2, r3, #7
 8004772:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4432      	add	r2, r6
 8004778:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800477a:	e0b9      	b.n	80048f0 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800477c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800477e:	461c      	mov	r4, r3
 8004780:	f04f 0500 	mov.w	r5, #0
 8004784:	4622      	mov	r2, r4
 8004786:	462b      	mov	r3, r5
 8004788:	1891      	adds	r1, r2, r2
 800478a:	6139      	str	r1, [r7, #16]
 800478c:	415b      	adcs	r3, r3
 800478e:	617b      	str	r3, [r7, #20]
 8004790:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004794:	1912      	adds	r2, r2, r4
 8004796:	eb45 0303 	adc.w	r3, r5, r3
 800479a:	f04f 0000 	mov.w	r0, #0
 800479e:	f04f 0100 	mov.w	r1, #0
 80047a2:	00d9      	lsls	r1, r3, #3
 80047a4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80047a8:	00d0      	lsls	r0, r2, #3
 80047aa:	4602      	mov	r2, r0
 80047ac:	460b      	mov	r3, r1
 80047ae:	eb12 0804 	adds.w	r8, r2, r4
 80047b2:	eb43 0905 	adc.w	r9, r3, r5
 80047b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	4618      	mov	r0, r3
 80047bc:	f04f 0100 	mov.w	r1, #0
 80047c0:	f04f 0200 	mov.w	r2, #0
 80047c4:	f04f 0300 	mov.w	r3, #0
 80047c8:	008b      	lsls	r3, r1, #2
 80047ca:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80047ce:	0082      	lsls	r2, r0, #2
 80047d0:	4640      	mov	r0, r8
 80047d2:	4649      	mov	r1, r9
 80047d4:	f7fc fa38 	bl	8000c48 <__aeabi_uldivmod>
 80047d8:	4602      	mov	r2, r0
 80047da:	460b      	mov	r3, r1
 80047dc:	4b49      	ldr	r3, [pc, #292]	; (8004904 <UART_SetConfig+0x38c>)
 80047de:	fba3 2302 	umull	r2, r3, r3, r2
 80047e2:	095b      	lsrs	r3, r3, #5
 80047e4:	011e      	lsls	r6, r3, #4
 80047e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80047e8:	4618      	mov	r0, r3
 80047ea:	f04f 0100 	mov.w	r1, #0
 80047ee:	4602      	mov	r2, r0
 80047f0:	460b      	mov	r3, r1
 80047f2:	1894      	adds	r4, r2, r2
 80047f4:	60bc      	str	r4, [r7, #8]
 80047f6:	415b      	adcs	r3, r3
 80047f8:	60fb      	str	r3, [r7, #12]
 80047fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80047fe:	1812      	adds	r2, r2, r0
 8004800:	eb41 0303 	adc.w	r3, r1, r3
 8004804:	f04f 0400 	mov.w	r4, #0
 8004808:	f04f 0500 	mov.w	r5, #0
 800480c:	00dd      	lsls	r5, r3, #3
 800480e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004812:	00d4      	lsls	r4, r2, #3
 8004814:	4622      	mov	r2, r4
 8004816:	462b      	mov	r3, r5
 8004818:	1814      	adds	r4, r2, r0
 800481a:	64bc      	str	r4, [r7, #72]	; 0x48
 800481c:	414b      	adcs	r3, r1
 800481e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004820:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	4618      	mov	r0, r3
 8004826:	f04f 0100 	mov.w	r1, #0
 800482a:	f04f 0200 	mov.w	r2, #0
 800482e:	f04f 0300 	mov.w	r3, #0
 8004832:	008b      	lsls	r3, r1, #2
 8004834:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004838:	0082      	lsls	r2, r0, #2
 800483a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800483e:	f7fc fa03 	bl	8000c48 <__aeabi_uldivmod>
 8004842:	4602      	mov	r2, r0
 8004844:	460b      	mov	r3, r1
 8004846:	4b2f      	ldr	r3, [pc, #188]	; (8004904 <UART_SetConfig+0x38c>)
 8004848:	fba3 1302 	umull	r1, r3, r3, r2
 800484c:	095b      	lsrs	r3, r3, #5
 800484e:	2164      	movs	r1, #100	; 0x64
 8004850:	fb01 f303 	mul.w	r3, r1, r3
 8004854:	1ad3      	subs	r3, r2, r3
 8004856:	011b      	lsls	r3, r3, #4
 8004858:	3332      	adds	r3, #50	; 0x32
 800485a:	4a2a      	ldr	r2, [pc, #168]	; (8004904 <UART_SetConfig+0x38c>)
 800485c:	fba2 2303 	umull	r2, r3, r2, r3
 8004860:	095b      	lsrs	r3, r3, #5
 8004862:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004866:	441e      	add	r6, r3
 8004868:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800486a:	4618      	mov	r0, r3
 800486c:	f04f 0100 	mov.w	r1, #0
 8004870:	4602      	mov	r2, r0
 8004872:	460b      	mov	r3, r1
 8004874:	1894      	adds	r4, r2, r2
 8004876:	603c      	str	r4, [r7, #0]
 8004878:	415b      	adcs	r3, r3
 800487a:	607b      	str	r3, [r7, #4]
 800487c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004880:	1812      	adds	r2, r2, r0
 8004882:	eb41 0303 	adc.w	r3, r1, r3
 8004886:	f04f 0400 	mov.w	r4, #0
 800488a:	f04f 0500 	mov.w	r5, #0
 800488e:	00dd      	lsls	r5, r3, #3
 8004890:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004894:	00d4      	lsls	r4, r2, #3
 8004896:	4622      	mov	r2, r4
 8004898:	462b      	mov	r3, r5
 800489a:	eb12 0a00 	adds.w	sl, r2, r0
 800489e:	eb43 0b01 	adc.w	fp, r3, r1
 80048a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	4618      	mov	r0, r3
 80048a8:	f04f 0100 	mov.w	r1, #0
 80048ac:	f04f 0200 	mov.w	r2, #0
 80048b0:	f04f 0300 	mov.w	r3, #0
 80048b4:	008b      	lsls	r3, r1, #2
 80048b6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80048ba:	0082      	lsls	r2, r0, #2
 80048bc:	4650      	mov	r0, sl
 80048be:	4659      	mov	r1, fp
 80048c0:	f7fc f9c2 	bl	8000c48 <__aeabi_uldivmod>
 80048c4:	4602      	mov	r2, r0
 80048c6:	460b      	mov	r3, r1
 80048c8:	4b0e      	ldr	r3, [pc, #56]	; (8004904 <UART_SetConfig+0x38c>)
 80048ca:	fba3 1302 	umull	r1, r3, r3, r2
 80048ce:	095b      	lsrs	r3, r3, #5
 80048d0:	2164      	movs	r1, #100	; 0x64
 80048d2:	fb01 f303 	mul.w	r3, r1, r3
 80048d6:	1ad3      	subs	r3, r2, r3
 80048d8:	011b      	lsls	r3, r3, #4
 80048da:	3332      	adds	r3, #50	; 0x32
 80048dc:	4a09      	ldr	r2, [pc, #36]	; (8004904 <UART_SetConfig+0x38c>)
 80048de:	fba2 2303 	umull	r2, r3, r2, r3
 80048e2:	095b      	lsrs	r3, r3, #5
 80048e4:	f003 020f 	and.w	r2, r3, #15
 80048e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4432      	add	r2, r6
 80048ee:	609a      	str	r2, [r3, #8]
}
 80048f0:	bf00      	nop
 80048f2:	377c      	adds	r7, #124	; 0x7c
 80048f4:	46bd      	mov	sp, r7
 80048f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048fa:	bf00      	nop
 80048fc:	40011000 	.word	0x40011000
 8004900:	40011400 	.word	0x40011400
 8004904:	51eb851f 	.word	0x51eb851f

08004908 <__errno>:
 8004908:	4b01      	ldr	r3, [pc, #4]	; (8004910 <__errno+0x8>)
 800490a:	6818      	ldr	r0, [r3, #0]
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	2000000c 	.word	0x2000000c

08004914 <__libc_init_array>:
 8004914:	b570      	push	{r4, r5, r6, lr}
 8004916:	4d0d      	ldr	r5, [pc, #52]	; (800494c <__libc_init_array+0x38>)
 8004918:	4c0d      	ldr	r4, [pc, #52]	; (8004950 <__libc_init_array+0x3c>)
 800491a:	1b64      	subs	r4, r4, r5
 800491c:	10a4      	asrs	r4, r4, #2
 800491e:	2600      	movs	r6, #0
 8004920:	42a6      	cmp	r6, r4
 8004922:	d109      	bne.n	8004938 <__libc_init_array+0x24>
 8004924:	4d0b      	ldr	r5, [pc, #44]	; (8004954 <__libc_init_array+0x40>)
 8004926:	4c0c      	ldr	r4, [pc, #48]	; (8004958 <__libc_init_array+0x44>)
 8004928:	f003 f81c 	bl	8007964 <_init>
 800492c:	1b64      	subs	r4, r4, r5
 800492e:	10a4      	asrs	r4, r4, #2
 8004930:	2600      	movs	r6, #0
 8004932:	42a6      	cmp	r6, r4
 8004934:	d105      	bne.n	8004942 <__libc_init_array+0x2e>
 8004936:	bd70      	pop	{r4, r5, r6, pc}
 8004938:	f855 3b04 	ldr.w	r3, [r5], #4
 800493c:	4798      	blx	r3
 800493e:	3601      	adds	r6, #1
 8004940:	e7ee      	b.n	8004920 <__libc_init_array+0xc>
 8004942:	f855 3b04 	ldr.w	r3, [r5], #4
 8004946:	4798      	blx	r3
 8004948:	3601      	adds	r6, #1
 800494a:	e7f2      	b.n	8004932 <__libc_init_array+0x1e>
 800494c:	08007e84 	.word	0x08007e84
 8004950:	08007e84 	.word	0x08007e84
 8004954:	08007e84 	.word	0x08007e84
 8004958:	08007e88 	.word	0x08007e88

0800495c <memset>:
 800495c:	4402      	add	r2, r0
 800495e:	4603      	mov	r3, r0
 8004960:	4293      	cmp	r3, r2
 8004962:	d100      	bne.n	8004966 <memset+0xa>
 8004964:	4770      	bx	lr
 8004966:	f803 1b01 	strb.w	r1, [r3], #1
 800496a:	e7f9      	b.n	8004960 <memset+0x4>

0800496c <__cvt>:
 800496c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004970:	ec55 4b10 	vmov	r4, r5, d0
 8004974:	2d00      	cmp	r5, #0
 8004976:	460e      	mov	r6, r1
 8004978:	4619      	mov	r1, r3
 800497a:	462b      	mov	r3, r5
 800497c:	bfbb      	ittet	lt
 800497e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004982:	461d      	movlt	r5, r3
 8004984:	2300      	movge	r3, #0
 8004986:	232d      	movlt	r3, #45	; 0x2d
 8004988:	700b      	strb	r3, [r1, #0]
 800498a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800498c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004990:	4691      	mov	r9, r2
 8004992:	f023 0820 	bic.w	r8, r3, #32
 8004996:	bfbc      	itt	lt
 8004998:	4622      	movlt	r2, r4
 800499a:	4614      	movlt	r4, r2
 800499c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80049a0:	d005      	beq.n	80049ae <__cvt+0x42>
 80049a2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80049a6:	d100      	bne.n	80049aa <__cvt+0x3e>
 80049a8:	3601      	adds	r6, #1
 80049aa:	2102      	movs	r1, #2
 80049ac:	e000      	b.n	80049b0 <__cvt+0x44>
 80049ae:	2103      	movs	r1, #3
 80049b0:	ab03      	add	r3, sp, #12
 80049b2:	9301      	str	r3, [sp, #4]
 80049b4:	ab02      	add	r3, sp, #8
 80049b6:	9300      	str	r3, [sp, #0]
 80049b8:	ec45 4b10 	vmov	d0, r4, r5
 80049bc:	4653      	mov	r3, sl
 80049be:	4632      	mov	r2, r6
 80049c0:	f000 ff12 	bl	80057e8 <_dtoa_r>
 80049c4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80049c8:	4607      	mov	r7, r0
 80049ca:	d102      	bne.n	80049d2 <__cvt+0x66>
 80049cc:	f019 0f01 	tst.w	r9, #1
 80049d0:	d022      	beq.n	8004a18 <__cvt+0xac>
 80049d2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80049d6:	eb07 0906 	add.w	r9, r7, r6
 80049da:	d110      	bne.n	80049fe <__cvt+0x92>
 80049dc:	783b      	ldrb	r3, [r7, #0]
 80049de:	2b30      	cmp	r3, #48	; 0x30
 80049e0:	d10a      	bne.n	80049f8 <__cvt+0x8c>
 80049e2:	2200      	movs	r2, #0
 80049e4:	2300      	movs	r3, #0
 80049e6:	4620      	mov	r0, r4
 80049e8:	4629      	mov	r1, r5
 80049ea:	f7fc f86d 	bl	8000ac8 <__aeabi_dcmpeq>
 80049ee:	b918      	cbnz	r0, 80049f8 <__cvt+0x8c>
 80049f0:	f1c6 0601 	rsb	r6, r6, #1
 80049f4:	f8ca 6000 	str.w	r6, [sl]
 80049f8:	f8da 3000 	ldr.w	r3, [sl]
 80049fc:	4499      	add	r9, r3
 80049fe:	2200      	movs	r2, #0
 8004a00:	2300      	movs	r3, #0
 8004a02:	4620      	mov	r0, r4
 8004a04:	4629      	mov	r1, r5
 8004a06:	f7fc f85f 	bl	8000ac8 <__aeabi_dcmpeq>
 8004a0a:	b108      	cbz	r0, 8004a10 <__cvt+0xa4>
 8004a0c:	f8cd 900c 	str.w	r9, [sp, #12]
 8004a10:	2230      	movs	r2, #48	; 0x30
 8004a12:	9b03      	ldr	r3, [sp, #12]
 8004a14:	454b      	cmp	r3, r9
 8004a16:	d307      	bcc.n	8004a28 <__cvt+0xbc>
 8004a18:	9b03      	ldr	r3, [sp, #12]
 8004a1a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004a1c:	1bdb      	subs	r3, r3, r7
 8004a1e:	4638      	mov	r0, r7
 8004a20:	6013      	str	r3, [r2, #0]
 8004a22:	b004      	add	sp, #16
 8004a24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a28:	1c59      	adds	r1, r3, #1
 8004a2a:	9103      	str	r1, [sp, #12]
 8004a2c:	701a      	strb	r2, [r3, #0]
 8004a2e:	e7f0      	b.n	8004a12 <__cvt+0xa6>

08004a30 <__exponent>:
 8004a30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a32:	4603      	mov	r3, r0
 8004a34:	2900      	cmp	r1, #0
 8004a36:	bfb8      	it	lt
 8004a38:	4249      	neglt	r1, r1
 8004a3a:	f803 2b02 	strb.w	r2, [r3], #2
 8004a3e:	bfb4      	ite	lt
 8004a40:	222d      	movlt	r2, #45	; 0x2d
 8004a42:	222b      	movge	r2, #43	; 0x2b
 8004a44:	2909      	cmp	r1, #9
 8004a46:	7042      	strb	r2, [r0, #1]
 8004a48:	dd2a      	ble.n	8004aa0 <__exponent+0x70>
 8004a4a:	f10d 0407 	add.w	r4, sp, #7
 8004a4e:	46a4      	mov	ip, r4
 8004a50:	270a      	movs	r7, #10
 8004a52:	46a6      	mov	lr, r4
 8004a54:	460a      	mov	r2, r1
 8004a56:	fb91 f6f7 	sdiv	r6, r1, r7
 8004a5a:	fb07 1516 	mls	r5, r7, r6, r1
 8004a5e:	3530      	adds	r5, #48	; 0x30
 8004a60:	2a63      	cmp	r2, #99	; 0x63
 8004a62:	f104 34ff 	add.w	r4, r4, #4294967295
 8004a66:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004a6a:	4631      	mov	r1, r6
 8004a6c:	dcf1      	bgt.n	8004a52 <__exponent+0x22>
 8004a6e:	3130      	adds	r1, #48	; 0x30
 8004a70:	f1ae 0502 	sub.w	r5, lr, #2
 8004a74:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004a78:	1c44      	adds	r4, r0, #1
 8004a7a:	4629      	mov	r1, r5
 8004a7c:	4561      	cmp	r1, ip
 8004a7e:	d30a      	bcc.n	8004a96 <__exponent+0x66>
 8004a80:	f10d 0209 	add.w	r2, sp, #9
 8004a84:	eba2 020e 	sub.w	r2, r2, lr
 8004a88:	4565      	cmp	r5, ip
 8004a8a:	bf88      	it	hi
 8004a8c:	2200      	movhi	r2, #0
 8004a8e:	4413      	add	r3, r2
 8004a90:	1a18      	subs	r0, r3, r0
 8004a92:	b003      	add	sp, #12
 8004a94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004a9a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004a9e:	e7ed      	b.n	8004a7c <__exponent+0x4c>
 8004aa0:	2330      	movs	r3, #48	; 0x30
 8004aa2:	3130      	adds	r1, #48	; 0x30
 8004aa4:	7083      	strb	r3, [r0, #2]
 8004aa6:	70c1      	strb	r1, [r0, #3]
 8004aa8:	1d03      	adds	r3, r0, #4
 8004aaa:	e7f1      	b.n	8004a90 <__exponent+0x60>

08004aac <_printf_float>:
 8004aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ab0:	ed2d 8b02 	vpush	{d8}
 8004ab4:	b08d      	sub	sp, #52	; 0x34
 8004ab6:	460c      	mov	r4, r1
 8004ab8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004abc:	4616      	mov	r6, r2
 8004abe:	461f      	mov	r7, r3
 8004ac0:	4605      	mov	r5, r0
 8004ac2:	f001 fe35 	bl	8006730 <_localeconv_r>
 8004ac6:	f8d0 a000 	ldr.w	sl, [r0]
 8004aca:	4650      	mov	r0, sl
 8004acc:	f7fb fb80 	bl	80001d0 <strlen>
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	930a      	str	r3, [sp, #40]	; 0x28
 8004ad4:	6823      	ldr	r3, [r4, #0]
 8004ad6:	9305      	str	r3, [sp, #20]
 8004ad8:	f8d8 3000 	ldr.w	r3, [r8]
 8004adc:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004ae0:	3307      	adds	r3, #7
 8004ae2:	f023 0307 	bic.w	r3, r3, #7
 8004ae6:	f103 0208 	add.w	r2, r3, #8
 8004aea:	f8c8 2000 	str.w	r2, [r8]
 8004aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004af2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004af6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004afa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004afe:	9307      	str	r3, [sp, #28]
 8004b00:	f8cd 8018 	str.w	r8, [sp, #24]
 8004b04:	ee08 0a10 	vmov	s16, r0
 8004b08:	4b9f      	ldr	r3, [pc, #636]	; (8004d88 <_printf_float+0x2dc>)
 8004b0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b0e:	f04f 32ff 	mov.w	r2, #4294967295
 8004b12:	f7fc f80b 	bl	8000b2c <__aeabi_dcmpun>
 8004b16:	bb88      	cbnz	r0, 8004b7c <_printf_float+0xd0>
 8004b18:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b1c:	4b9a      	ldr	r3, [pc, #616]	; (8004d88 <_printf_float+0x2dc>)
 8004b1e:	f04f 32ff 	mov.w	r2, #4294967295
 8004b22:	f7fb ffe5 	bl	8000af0 <__aeabi_dcmple>
 8004b26:	bb48      	cbnz	r0, 8004b7c <_printf_float+0xd0>
 8004b28:	2200      	movs	r2, #0
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	4640      	mov	r0, r8
 8004b2e:	4649      	mov	r1, r9
 8004b30:	f7fb ffd4 	bl	8000adc <__aeabi_dcmplt>
 8004b34:	b110      	cbz	r0, 8004b3c <_printf_float+0x90>
 8004b36:	232d      	movs	r3, #45	; 0x2d
 8004b38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b3c:	4b93      	ldr	r3, [pc, #588]	; (8004d8c <_printf_float+0x2e0>)
 8004b3e:	4894      	ldr	r0, [pc, #592]	; (8004d90 <_printf_float+0x2e4>)
 8004b40:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004b44:	bf94      	ite	ls
 8004b46:	4698      	movls	r8, r3
 8004b48:	4680      	movhi	r8, r0
 8004b4a:	2303      	movs	r3, #3
 8004b4c:	6123      	str	r3, [r4, #16]
 8004b4e:	9b05      	ldr	r3, [sp, #20]
 8004b50:	f023 0204 	bic.w	r2, r3, #4
 8004b54:	6022      	str	r2, [r4, #0]
 8004b56:	f04f 0900 	mov.w	r9, #0
 8004b5a:	9700      	str	r7, [sp, #0]
 8004b5c:	4633      	mov	r3, r6
 8004b5e:	aa0b      	add	r2, sp, #44	; 0x2c
 8004b60:	4621      	mov	r1, r4
 8004b62:	4628      	mov	r0, r5
 8004b64:	f000 f9d8 	bl	8004f18 <_printf_common>
 8004b68:	3001      	adds	r0, #1
 8004b6a:	f040 8090 	bne.w	8004c8e <_printf_float+0x1e2>
 8004b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8004b72:	b00d      	add	sp, #52	; 0x34
 8004b74:	ecbd 8b02 	vpop	{d8}
 8004b78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b7c:	4642      	mov	r2, r8
 8004b7e:	464b      	mov	r3, r9
 8004b80:	4640      	mov	r0, r8
 8004b82:	4649      	mov	r1, r9
 8004b84:	f7fb ffd2 	bl	8000b2c <__aeabi_dcmpun>
 8004b88:	b140      	cbz	r0, 8004b9c <_printf_float+0xf0>
 8004b8a:	464b      	mov	r3, r9
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	bfbc      	itt	lt
 8004b90:	232d      	movlt	r3, #45	; 0x2d
 8004b92:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004b96:	487f      	ldr	r0, [pc, #508]	; (8004d94 <_printf_float+0x2e8>)
 8004b98:	4b7f      	ldr	r3, [pc, #508]	; (8004d98 <_printf_float+0x2ec>)
 8004b9a:	e7d1      	b.n	8004b40 <_printf_float+0x94>
 8004b9c:	6863      	ldr	r3, [r4, #4]
 8004b9e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004ba2:	9206      	str	r2, [sp, #24]
 8004ba4:	1c5a      	adds	r2, r3, #1
 8004ba6:	d13f      	bne.n	8004c28 <_printf_float+0x17c>
 8004ba8:	2306      	movs	r3, #6
 8004baa:	6063      	str	r3, [r4, #4]
 8004bac:	9b05      	ldr	r3, [sp, #20]
 8004bae:	6861      	ldr	r1, [r4, #4]
 8004bb0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	9303      	str	r3, [sp, #12]
 8004bb8:	ab0a      	add	r3, sp, #40	; 0x28
 8004bba:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004bbe:	ab09      	add	r3, sp, #36	; 0x24
 8004bc0:	ec49 8b10 	vmov	d0, r8, r9
 8004bc4:	9300      	str	r3, [sp, #0]
 8004bc6:	6022      	str	r2, [r4, #0]
 8004bc8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004bcc:	4628      	mov	r0, r5
 8004bce:	f7ff fecd 	bl	800496c <__cvt>
 8004bd2:	9b06      	ldr	r3, [sp, #24]
 8004bd4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004bd6:	2b47      	cmp	r3, #71	; 0x47
 8004bd8:	4680      	mov	r8, r0
 8004bda:	d108      	bne.n	8004bee <_printf_float+0x142>
 8004bdc:	1cc8      	adds	r0, r1, #3
 8004bde:	db02      	blt.n	8004be6 <_printf_float+0x13a>
 8004be0:	6863      	ldr	r3, [r4, #4]
 8004be2:	4299      	cmp	r1, r3
 8004be4:	dd41      	ble.n	8004c6a <_printf_float+0x1be>
 8004be6:	f1ab 0b02 	sub.w	fp, fp, #2
 8004bea:	fa5f fb8b 	uxtb.w	fp, fp
 8004bee:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004bf2:	d820      	bhi.n	8004c36 <_printf_float+0x18a>
 8004bf4:	3901      	subs	r1, #1
 8004bf6:	465a      	mov	r2, fp
 8004bf8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004bfc:	9109      	str	r1, [sp, #36]	; 0x24
 8004bfe:	f7ff ff17 	bl	8004a30 <__exponent>
 8004c02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c04:	1813      	adds	r3, r2, r0
 8004c06:	2a01      	cmp	r2, #1
 8004c08:	4681      	mov	r9, r0
 8004c0a:	6123      	str	r3, [r4, #16]
 8004c0c:	dc02      	bgt.n	8004c14 <_printf_float+0x168>
 8004c0e:	6822      	ldr	r2, [r4, #0]
 8004c10:	07d2      	lsls	r2, r2, #31
 8004c12:	d501      	bpl.n	8004c18 <_printf_float+0x16c>
 8004c14:	3301      	adds	r3, #1
 8004c16:	6123      	str	r3, [r4, #16]
 8004c18:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d09c      	beq.n	8004b5a <_printf_float+0xae>
 8004c20:	232d      	movs	r3, #45	; 0x2d
 8004c22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004c26:	e798      	b.n	8004b5a <_printf_float+0xae>
 8004c28:	9a06      	ldr	r2, [sp, #24]
 8004c2a:	2a47      	cmp	r2, #71	; 0x47
 8004c2c:	d1be      	bne.n	8004bac <_printf_float+0x100>
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d1bc      	bne.n	8004bac <_printf_float+0x100>
 8004c32:	2301      	movs	r3, #1
 8004c34:	e7b9      	b.n	8004baa <_printf_float+0xfe>
 8004c36:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004c3a:	d118      	bne.n	8004c6e <_printf_float+0x1c2>
 8004c3c:	2900      	cmp	r1, #0
 8004c3e:	6863      	ldr	r3, [r4, #4]
 8004c40:	dd0b      	ble.n	8004c5a <_printf_float+0x1ae>
 8004c42:	6121      	str	r1, [r4, #16]
 8004c44:	b913      	cbnz	r3, 8004c4c <_printf_float+0x1a0>
 8004c46:	6822      	ldr	r2, [r4, #0]
 8004c48:	07d0      	lsls	r0, r2, #31
 8004c4a:	d502      	bpl.n	8004c52 <_printf_float+0x1a6>
 8004c4c:	3301      	adds	r3, #1
 8004c4e:	440b      	add	r3, r1
 8004c50:	6123      	str	r3, [r4, #16]
 8004c52:	65a1      	str	r1, [r4, #88]	; 0x58
 8004c54:	f04f 0900 	mov.w	r9, #0
 8004c58:	e7de      	b.n	8004c18 <_printf_float+0x16c>
 8004c5a:	b913      	cbnz	r3, 8004c62 <_printf_float+0x1b6>
 8004c5c:	6822      	ldr	r2, [r4, #0]
 8004c5e:	07d2      	lsls	r2, r2, #31
 8004c60:	d501      	bpl.n	8004c66 <_printf_float+0x1ba>
 8004c62:	3302      	adds	r3, #2
 8004c64:	e7f4      	b.n	8004c50 <_printf_float+0x1a4>
 8004c66:	2301      	movs	r3, #1
 8004c68:	e7f2      	b.n	8004c50 <_printf_float+0x1a4>
 8004c6a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004c6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c70:	4299      	cmp	r1, r3
 8004c72:	db05      	blt.n	8004c80 <_printf_float+0x1d4>
 8004c74:	6823      	ldr	r3, [r4, #0]
 8004c76:	6121      	str	r1, [r4, #16]
 8004c78:	07d8      	lsls	r0, r3, #31
 8004c7a:	d5ea      	bpl.n	8004c52 <_printf_float+0x1a6>
 8004c7c:	1c4b      	adds	r3, r1, #1
 8004c7e:	e7e7      	b.n	8004c50 <_printf_float+0x1a4>
 8004c80:	2900      	cmp	r1, #0
 8004c82:	bfd4      	ite	le
 8004c84:	f1c1 0202 	rsble	r2, r1, #2
 8004c88:	2201      	movgt	r2, #1
 8004c8a:	4413      	add	r3, r2
 8004c8c:	e7e0      	b.n	8004c50 <_printf_float+0x1a4>
 8004c8e:	6823      	ldr	r3, [r4, #0]
 8004c90:	055a      	lsls	r2, r3, #21
 8004c92:	d407      	bmi.n	8004ca4 <_printf_float+0x1f8>
 8004c94:	6923      	ldr	r3, [r4, #16]
 8004c96:	4642      	mov	r2, r8
 8004c98:	4631      	mov	r1, r6
 8004c9a:	4628      	mov	r0, r5
 8004c9c:	47b8      	blx	r7
 8004c9e:	3001      	adds	r0, #1
 8004ca0:	d12c      	bne.n	8004cfc <_printf_float+0x250>
 8004ca2:	e764      	b.n	8004b6e <_printf_float+0xc2>
 8004ca4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004ca8:	f240 80e0 	bls.w	8004e6c <_printf_float+0x3c0>
 8004cac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	f7fb ff08 	bl	8000ac8 <__aeabi_dcmpeq>
 8004cb8:	2800      	cmp	r0, #0
 8004cba:	d034      	beq.n	8004d26 <_printf_float+0x27a>
 8004cbc:	4a37      	ldr	r2, [pc, #220]	; (8004d9c <_printf_float+0x2f0>)
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	4631      	mov	r1, r6
 8004cc2:	4628      	mov	r0, r5
 8004cc4:	47b8      	blx	r7
 8004cc6:	3001      	adds	r0, #1
 8004cc8:	f43f af51 	beq.w	8004b6e <_printf_float+0xc2>
 8004ccc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	db02      	blt.n	8004cda <_printf_float+0x22e>
 8004cd4:	6823      	ldr	r3, [r4, #0]
 8004cd6:	07d8      	lsls	r0, r3, #31
 8004cd8:	d510      	bpl.n	8004cfc <_printf_float+0x250>
 8004cda:	ee18 3a10 	vmov	r3, s16
 8004cde:	4652      	mov	r2, sl
 8004ce0:	4631      	mov	r1, r6
 8004ce2:	4628      	mov	r0, r5
 8004ce4:	47b8      	blx	r7
 8004ce6:	3001      	adds	r0, #1
 8004ce8:	f43f af41 	beq.w	8004b6e <_printf_float+0xc2>
 8004cec:	f04f 0800 	mov.w	r8, #0
 8004cf0:	f104 091a 	add.w	r9, r4, #26
 8004cf4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004cf6:	3b01      	subs	r3, #1
 8004cf8:	4543      	cmp	r3, r8
 8004cfa:	dc09      	bgt.n	8004d10 <_printf_float+0x264>
 8004cfc:	6823      	ldr	r3, [r4, #0]
 8004cfe:	079b      	lsls	r3, r3, #30
 8004d00:	f100 8105 	bmi.w	8004f0e <_printf_float+0x462>
 8004d04:	68e0      	ldr	r0, [r4, #12]
 8004d06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004d08:	4298      	cmp	r0, r3
 8004d0a:	bfb8      	it	lt
 8004d0c:	4618      	movlt	r0, r3
 8004d0e:	e730      	b.n	8004b72 <_printf_float+0xc6>
 8004d10:	2301      	movs	r3, #1
 8004d12:	464a      	mov	r2, r9
 8004d14:	4631      	mov	r1, r6
 8004d16:	4628      	mov	r0, r5
 8004d18:	47b8      	blx	r7
 8004d1a:	3001      	adds	r0, #1
 8004d1c:	f43f af27 	beq.w	8004b6e <_printf_float+0xc2>
 8004d20:	f108 0801 	add.w	r8, r8, #1
 8004d24:	e7e6      	b.n	8004cf4 <_printf_float+0x248>
 8004d26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	dc39      	bgt.n	8004da0 <_printf_float+0x2f4>
 8004d2c:	4a1b      	ldr	r2, [pc, #108]	; (8004d9c <_printf_float+0x2f0>)
 8004d2e:	2301      	movs	r3, #1
 8004d30:	4631      	mov	r1, r6
 8004d32:	4628      	mov	r0, r5
 8004d34:	47b8      	blx	r7
 8004d36:	3001      	adds	r0, #1
 8004d38:	f43f af19 	beq.w	8004b6e <_printf_float+0xc2>
 8004d3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004d40:	4313      	orrs	r3, r2
 8004d42:	d102      	bne.n	8004d4a <_printf_float+0x29e>
 8004d44:	6823      	ldr	r3, [r4, #0]
 8004d46:	07d9      	lsls	r1, r3, #31
 8004d48:	d5d8      	bpl.n	8004cfc <_printf_float+0x250>
 8004d4a:	ee18 3a10 	vmov	r3, s16
 8004d4e:	4652      	mov	r2, sl
 8004d50:	4631      	mov	r1, r6
 8004d52:	4628      	mov	r0, r5
 8004d54:	47b8      	blx	r7
 8004d56:	3001      	adds	r0, #1
 8004d58:	f43f af09 	beq.w	8004b6e <_printf_float+0xc2>
 8004d5c:	f04f 0900 	mov.w	r9, #0
 8004d60:	f104 0a1a 	add.w	sl, r4, #26
 8004d64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d66:	425b      	negs	r3, r3
 8004d68:	454b      	cmp	r3, r9
 8004d6a:	dc01      	bgt.n	8004d70 <_printf_float+0x2c4>
 8004d6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d6e:	e792      	b.n	8004c96 <_printf_float+0x1ea>
 8004d70:	2301      	movs	r3, #1
 8004d72:	4652      	mov	r2, sl
 8004d74:	4631      	mov	r1, r6
 8004d76:	4628      	mov	r0, r5
 8004d78:	47b8      	blx	r7
 8004d7a:	3001      	adds	r0, #1
 8004d7c:	f43f aef7 	beq.w	8004b6e <_printf_float+0xc2>
 8004d80:	f109 0901 	add.w	r9, r9, #1
 8004d84:	e7ee      	b.n	8004d64 <_printf_float+0x2b8>
 8004d86:	bf00      	nop
 8004d88:	7fefffff 	.word	0x7fefffff
 8004d8c:	08007a9c 	.word	0x08007a9c
 8004d90:	08007aa0 	.word	0x08007aa0
 8004d94:	08007aa8 	.word	0x08007aa8
 8004d98:	08007aa4 	.word	0x08007aa4
 8004d9c:	08007aac 	.word	0x08007aac
 8004da0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004da2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004da4:	429a      	cmp	r2, r3
 8004da6:	bfa8      	it	ge
 8004da8:	461a      	movge	r2, r3
 8004daa:	2a00      	cmp	r2, #0
 8004dac:	4691      	mov	r9, r2
 8004dae:	dc37      	bgt.n	8004e20 <_printf_float+0x374>
 8004db0:	f04f 0b00 	mov.w	fp, #0
 8004db4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004db8:	f104 021a 	add.w	r2, r4, #26
 8004dbc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004dbe:	9305      	str	r3, [sp, #20]
 8004dc0:	eba3 0309 	sub.w	r3, r3, r9
 8004dc4:	455b      	cmp	r3, fp
 8004dc6:	dc33      	bgt.n	8004e30 <_printf_float+0x384>
 8004dc8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	db3b      	blt.n	8004e48 <_printf_float+0x39c>
 8004dd0:	6823      	ldr	r3, [r4, #0]
 8004dd2:	07da      	lsls	r2, r3, #31
 8004dd4:	d438      	bmi.n	8004e48 <_printf_float+0x39c>
 8004dd6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004dd8:	9b05      	ldr	r3, [sp, #20]
 8004dda:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004ddc:	1ad3      	subs	r3, r2, r3
 8004dde:	eba2 0901 	sub.w	r9, r2, r1
 8004de2:	4599      	cmp	r9, r3
 8004de4:	bfa8      	it	ge
 8004de6:	4699      	movge	r9, r3
 8004de8:	f1b9 0f00 	cmp.w	r9, #0
 8004dec:	dc35      	bgt.n	8004e5a <_printf_float+0x3ae>
 8004dee:	f04f 0800 	mov.w	r8, #0
 8004df2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004df6:	f104 0a1a 	add.w	sl, r4, #26
 8004dfa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004dfe:	1a9b      	subs	r3, r3, r2
 8004e00:	eba3 0309 	sub.w	r3, r3, r9
 8004e04:	4543      	cmp	r3, r8
 8004e06:	f77f af79 	ble.w	8004cfc <_printf_float+0x250>
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	4652      	mov	r2, sl
 8004e0e:	4631      	mov	r1, r6
 8004e10:	4628      	mov	r0, r5
 8004e12:	47b8      	blx	r7
 8004e14:	3001      	adds	r0, #1
 8004e16:	f43f aeaa 	beq.w	8004b6e <_printf_float+0xc2>
 8004e1a:	f108 0801 	add.w	r8, r8, #1
 8004e1e:	e7ec      	b.n	8004dfa <_printf_float+0x34e>
 8004e20:	4613      	mov	r3, r2
 8004e22:	4631      	mov	r1, r6
 8004e24:	4642      	mov	r2, r8
 8004e26:	4628      	mov	r0, r5
 8004e28:	47b8      	blx	r7
 8004e2a:	3001      	adds	r0, #1
 8004e2c:	d1c0      	bne.n	8004db0 <_printf_float+0x304>
 8004e2e:	e69e      	b.n	8004b6e <_printf_float+0xc2>
 8004e30:	2301      	movs	r3, #1
 8004e32:	4631      	mov	r1, r6
 8004e34:	4628      	mov	r0, r5
 8004e36:	9205      	str	r2, [sp, #20]
 8004e38:	47b8      	blx	r7
 8004e3a:	3001      	adds	r0, #1
 8004e3c:	f43f ae97 	beq.w	8004b6e <_printf_float+0xc2>
 8004e40:	9a05      	ldr	r2, [sp, #20]
 8004e42:	f10b 0b01 	add.w	fp, fp, #1
 8004e46:	e7b9      	b.n	8004dbc <_printf_float+0x310>
 8004e48:	ee18 3a10 	vmov	r3, s16
 8004e4c:	4652      	mov	r2, sl
 8004e4e:	4631      	mov	r1, r6
 8004e50:	4628      	mov	r0, r5
 8004e52:	47b8      	blx	r7
 8004e54:	3001      	adds	r0, #1
 8004e56:	d1be      	bne.n	8004dd6 <_printf_float+0x32a>
 8004e58:	e689      	b.n	8004b6e <_printf_float+0xc2>
 8004e5a:	9a05      	ldr	r2, [sp, #20]
 8004e5c:	464b      	mov	r3, r9
 8004e5e:	4442      	add	r2, r8
 8004e60:	4631      	mov	r1, r6
 8004e62:	4628      	mov	r0, r5
 8004e64:	47b8      	blx	r7
 8004e66:	3001      	adds	r0, #1
 8004e68:	d1c1      	bne.n	8004dee <_printf_float+0x342>
 8004e6a:	e680      	b.n	8004b6e <_printf_float+0xc2>
 8004e6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004e6e:	2a01      	cmp	r2, #1
 8004e70:	dc01      	bgt.n	8004e76 <_printf_float+0x3ca>
 8004e72:	07db      	lsls	r3, r3, #31
 8004e74:	d538      	bpl.n	8004ee8 <_printf_float+0x43c>
 8004e76:	2301      	movs	r3, #1
 8004e78:	4642      	mov	r2, r8
 8004e7a:	4631      	mov	r1, r6
 8004e7c:	4628      	mov	r0, r5
 8004e7e:	47b8      	blx	r7
 8004e80:	3001      	adds	r0, #1
 8004e82:	f43f ae74 	beq.w	8004b6e <_printf_float+0xc2>
 8004e86:	ee18 3a10 	vmov	r3, s16
 8004e8a:	4652      	mov	r2, sl
 8004e8c:	4631      	mov	r1, r6
 8004e8e:	4628      	mov	r0, r5
 8004e90:	47b8      	blx	r7
 8004e92:	3001      	adds	r0, #1
 8004e94:	f43f ae6b 	beq.w	8004b6e <_printf_float+0xc2>
 8004e98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	f7fb fe12 	bl	8000ac8 <__aeabi_dcmpeq>
 8004ea4:	b9d8      	cbnz	r0, 8004ede <_printf_float+0x432>
 8004ea6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ea8:	f108 0201 	add.w	r2, r8, #1
 8004eac:	3b01      	subs	r3, #1
 8004eae:	4631      	mov	r1, r6
 8004eb0:	4628      	mov	r0, r5
 8004eb2:	47b8      	blx	r7
 8004eb4:	3001      	adds	r0, #1
 8004eb6:	d10e      	bne.n	8004ed6 <_printf_float+0x42a>
 8004eb8:	e659      	b.n	8004b6e <_printf_float+0xc2>
 8004eba:	2301      	movs	r3, #1
 8004ebc:	4652      	mov	r2, sl
 8004ebe:	4631      	mov	r1, r6
 8004ec0:	4628      	mov	r0, r5
 8004ec2:	47b8      	blx	r7
 8004ec4:	3001      	adds	r0, #1
 8004ec6:	f43f ae52 	beq.w	8004b6e <_printf_float+0xc2>
 8004eca:	f108 0801 	add.w	r8, r8, #1
 8004ece:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ed0:	3b01      	subs	r3, #1
 8004ed2:	4543      	cmp	r3, r8
 8004ed4:	dcf1      	bgt.n	8004eba <_printf_float+0x40e>
 8004ed6:	464b      	mov	r3, r9
 8004ed8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004edc:	e6dc      	b.n	8004c98 <_printf_float+0x1ec>
 8004ede:	f04f 0800 	mov.w	r8, #0
 8004ee2:	f104 0a1a 	add.w	sl, r4, #26
 8004ee6:	e7f2      	b.n	8004ece <_printf_float+0x422>
 8004ee8:	2301      	movs	r3, #1
 8004eea:	4642      	mov	r2, r8
 8004eec:	e7df      	b.n	8004eae <_printf_float+0x402>
 8004eee:	2301      	movs	r3, #1
 8004ef0:	464a      	mov	r2, r9
 8004ef2:	4631      	mov	r1, r6
 8004ef4:	4628      	mov	r0, r5
 8004ef6:	47b8      	blx	r7
 8004ef8:	3001      	adds	r0, #1
 8004efa:	f43f ae38 	beq.w	8004b6e <_printf_float+0xc2>
 8004efe:	f108 0801 	add.w	r8, r8, #1
 8004f02:	68e3      	ldr	r3, [r4, #12]
 8004f04:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004f06:	1a5b      	subs	r3, r3, r1
 8004f08:	4543      	cmp	r3, r8
 8004f0a:	dcf0      	bgt.n	8004eee <_printf_float+0x442>
 8004f0c:	e6fa      	b.n	8004d04 <_printf_float+0x258>
 8004f0e:	f04f 0800 	mov.w	r8, #0
 8004f12:	f104 0919 	add.w	r9, r4, #25
 8004f16:	e7f4      	b.n	8004f02 <_printf_float+0x456>

08004f18 <_printf_common>:
 8004f18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f1c:	4616      	mov	r6, r2
 8004f1e:	4699      	mov	r9, r3
 8004f20:	688a      	ldr	r2, [r1, #8]
 8004f22:	690b      	ldr	r3, [r1, #16]
 8004f24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	bfb8      	it	lt
 8004f2c:	4613      	movlt	r3, r2
 8004f2e:	6033      	str	r3, [r6, #0]
 8004f30:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004f34:	4607      	mov	r7, r0
 8004f36:	460c      	mov	r4, r1
 8004f38:	b10a      	cbz	r2, 8004f3e <_printf_common+0x26>
 8004f3a:	3301      	adds	r3, #1
 8004f3c:	6033      	str	r3, [r6, #0]
 8004f3e:	6823      	ldr	r3, [r4, #0]
 8004f40:	0699      	lsls	r1, r3, #26
 8004f42:	bf42      	ittt	mi
 8004f44:	6833      	ldrmi	r3, [r6, #0]
 8004f46:	3302      	addmi	r3, #2
 8004f48:	6033      	strmi	r3, [r6, #0]
 8004f4a:	6825      	ldr	r5, [r4, #0]
 8004f4c:	f015 0506 	ands.w	r5, r5, #6
 8004f50:	d106      	bne.n	8004f60 <_printf_common+0x48>
 8004f52:	f104 0a19 	add.w	sl, r4, #25
 8004f56:	68e3      	ldr	r3, [r4, #12]
 8004f58:	6832      	ldr	r2, [r6, #0]
 8004f5a:	1a9b      	subs	r3, r3, r2
 8004f5c:	42ab      	cmp	r3, r5
 8004f5e:	dc26      	bgt.n	8004fae <_printf_common+0x96>
 8004f60:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004f64:	1e13      	subs	r3, r2, #0
 8004f66:	6822      	ldr	r2, [r4, #0]
 8004f68:	bf18      	it	ne
 8004f6a:	2301      	movne	r3, #1
 8004f6c:	0692      	lsls	r2, r2, #26
 8004f6e:	d42b      	bmi.n	8004fc8 <_printf_common+0xb0>
 8004f70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004f74:	4649      	mov	r1, r9
 8004f76:	4638      	mov	r0, r7
 8004f78:	47c0      	blx	r8
 8004f7a:	3001      	adds	r0, #1
 8004f7c:	d01e      	beq.n	8004fbc <_printf_common+0xa4>
 8004f7e:	6823      	ldr	r3, [r4, #0]
 8004f80:	68e5      	ldr	r5, [r4, #12]
 8004f82:	6832      	ldr	r2, [r6, #0]
 8004f84:	f003 0306 	and.w	r3, r3, #6
 8004f88:	2b04      	cmp	r3, #4
 8004f8a:	bf08      	it	eq
 8004f8c:	1aad      	subeq	r5, r5, r2
 8004f8e:	68a3      	ldr	r3, [r4, #8]
 8004f90:	6922      	ldr	r2, [r4, #16]
 8004f92:	bf0c      	ite	eq
 8004f94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f98:	2500      	movne	r5, #0
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	bfc4      	itt	gt
 8004f9e:	1a9b      	subgt	r3, r3, r2
 8004fa0:	18ed      	addgt	r5, r5, r3
 8004fa2:	2600      	movs	r6, #0
 8004fa4:	341a      	adds	r4, #26
 8004fa6:	42b5      	cmp	r5, r6
 8004fa8:	d11a      	bne.n	8004fe0 <_printf_common+0xc8>
 8004faa:	2000      	movs	r0, #0
 8004fac:	e008      	b.n	8004fc0 <_printf_common+0xa8>
 8004fae:	2301      	movs	r3, #1
 8004fb0:	4652      	mov	r2, sl
 8004fb2:	4649      	mov	r1, r9
 8004fb4:	4638      	mov	r0, r7
 8004fb6:	47c0      	blx	r8
 8004fb8:	3001      	adds	r0, #1
 8004fba:	d103      	bne.n	8004fc4 <_printf_common+0xac>
 8004fbc:	f04f 30ff 	mov.w	r0, #4294967295
 8004fc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fc4:	3501      	adds	r5, #1
 8004fc6:	e7c6      	b.n	8004f56 <_printf_common+0x3e>
 8004fc8:	18e1      	adds	r1, r4, r3
 8004fca:	1c5a      	adds	r2, r3, #1
 8004fcc:	2030      	movs	r0, #48	; 0x30
 8004fce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004fd2:	4422      	add	r2, r4
 8004fd4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004fd8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004fdc:	3302      	adds	r3, #2
 8004fde:	e7c7      	b.n	8004f70 <_printf_common+0x58>
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	4622      	mov	r2, r4
 8004fe4:	4649      	mov	r1, r9
 8004fe6:	4638      	mov	r0, r7
 8004fe8:	47c0      	blx	r8
 8004fea:	3001      	adds	r0, #1
 8004fec:	d0e6      	beq.n	8004fbc <_printf_common+0xa4>
 8004fee:	3601      	adds	r6, #1
 8004ff0:	e7d9      	b.n	8004fa6 <_printf_common+0x8e>
	...

08004ff4 <_printf_i>:
 8004ff4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ff8:	460c      	mov	r4, r1
 8004ffa:	4691      	mov	r9, r2
 8004ffc:	7e27      	ldrb	r7, [r4, #24]
 8004ffe:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005000:	2f78      	cmp	r7, #120	; 0x78
 8005002:	4680      	mov	r8, r0
 8005004:	469a      	mov	sl, r3
 8005006:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800500a:	d807      	bhi.n	800501c <_printf_i+0x28>
 800500c:	2f62      	cmp	r7, #98	; 0x62
 800500e:	d80a      	bhi.n	8005026 <_printf_i+0x32>
 8005010:	2f00      	cmp	r7, #0
 8005012:	f000 80d8 	beq.w	80051c6 <_printf_i+0x1d2>
 8005016:	2f58      	cmp	r7, #88	; 0x58
 8005018:	f000 80a3 	beq.w	8005162 <_printf_i+0x16e>
 800501c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005020:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005024:	e03a      	b.n	800509c <_printf_i+0xa8>
 8005026:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800502a:	2b15      	cmp	r3, #21
 800502c:	d8f6      	bhi.n	800501c <_printf_i+0x28>
 800502e:	a001      	add	r0, pc, #4	; (adr r0, 8005034 <_printf_i+0x40>)
 8005030:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005034:	0800508d 	.word	0x0800508d
 8005038:	080050a1 	.word	0x080050a1
 800503c:	0800501d 	.word	0x0800501d
 8005040:	0800501d 	.word	0x0800501d
 8005044:	0800501d 	.word	0x0800501d
 8005048:	0800501d 	.word	0x0800501d
 800504c:	080050a1 	.word	0x080050a1
 8005050:	0800501d 	.word	0x0800501d
 8005054:	0800501d 	.word	0x0800501d
 8005058:	0800501d 	.word	0x0800501d
 800505c:	0800501d 	.word	0x0800501d
 8005060:	080051ad 	.word	0x080051ad
 8005064:	080050d1 	.word	0x080050d1
 8005068:	0800518f 	.word	0x0800518f
 800506c:	0800501d 	.word	0x0800501d
 8005070:	0800501d 	.word	0x0800501d
 8005074:	080051cf 	.word	0x080051cf
 8005078:	0800501d 	.word	0x0800501d
 800507c:	080050d1 	.word	0x080050d1
 8005080:	0800501d 	.word	0x0800501d
 8005084:	0800501d 	.word	0x0800501d
 8005088:	08005197 	.word	0x08005197
 800508c:	680b      	ldr	r3, [r1, #0]
 800508e:	1d1a      	adds	r2, r3, #4
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	600a      	str	r2, [r1, #0]
 8005094:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005098:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800509c:	2301      	movs	r3, #1
 800509e:	e0a3      	b.n	80051e8 <_printf_i+0x1f4>
 80050a0:	6825      	ldr	r5, [r4, #0]
 80050a2:	6808      	ldr	r0, [r1, #0]
 80050a4:	062e      	lsls	r6, r5, #24
 80050a6:	f100 0304 	add.w	r3, r0, #4
 80050aa:	d50a      	bpl.n	80050c2 <_printf_i+0xce>
 80050ac:	6805      	ldr	r5, [r0, #0]
 80050ae:	600b      	str	r3, [r1, #0]
 80050b0:	2d00      	cmp	r5, #0
 80050b2:	da03      	bge.n	80050bc <_printf_i+0xc8>
 80050b4:	232d      	movs	r3, #45	; 0x2d
 80050b6:	426d      	negs	r5, r5
 80050b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80050bc:	485e      	ldr	r0, [pc, #376]	; (8005238 <_printf_i+0x244>)
 80050be:	230a      	movs	r3, #10
 80050c0:	e019      	b.n	80050f6 <_printf_i+0x102>
 80050c2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80050c6:	6805      	ldr	r5, [r0, #0]
 80050c8:	600b      	str	r3, [r1, #0]
 80050ca:	bf18      	it	ne
 80050cc:	b22d      	sxthne	r5, r5
 80050ce:	e7ef      	b.n	80050b0 <_printf_i+0xbc>
 80050d0:	680b      	ldr	r3, [r1, #0]
 80050d2:	6825      	ldr	r5, [r4, #0]
 80050d4:	1d18      	adds	r0, r3, #4
 80050d6:	6008      	str	r0, [r1, #0]
 80050d8:	0628      	lsls	r0, r5, #24
 80050da:	d501      	bpl.n	80050e0 <_printf_i+0xec>
 80050dc:	681d      	ldr	r5, [r3, #0]
 80050de:	e002      	b.n	80050e6 <_printf_i+0xf2>
 80050e0:	0669      	lsls	r1, r5, #25
 80050e2:	d5fb      	bpl.n	80050dc <_printf_i+0xe8>
 80050e4:	881d      	ldrh	r5, [r3, #0]
 80050e6:	4854      	ldr	r0, [pc, #336]	; (8005238 <_printf_i+0x244>)
 80050e8:	2f6f      	cmp	r7, #111	; 0x6f
 80050ea:	bf0c      	ite	eq
 80050ec:	2308      	moveq	r3, #8
 80050ee:	230a      	movne	r3, #10
 80050f0:	2100      	movs	r1, #0
 80050f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80050f6:	6866      	ldr	r6, [r4, #4]
 80050f8:	60a6      	str	r6, [r4, #8]
 80050fa:	2e00      	cmp	r6, #0
 80050fc:	bfa2      	ittt	ge
 80050fe:	6821      	ldrge	r1, [r4, #0]
 8005100:	f021 0104 	bicge.w	r1, r1, #4
 8005104:	6021      	strge	r1, [r4, #0]
 8005106:	b90d      	cbnz	r5, 800510c <_printf_i+0x118>
 8005108:	2e00      	cmp	r6, #0
 800510a:	d04d      	beq.n	80051a8 <_printf_i+0x1b4>
 800510c:	4616      	mov	r6, r2
 800510e:	fbb5 f1f3 	udiv	r1, r5, r3
 8005112:	fb03 5711 	mls	r7, r3, r1, r5
 8005116:	5dc7      	ldrb	r7, [r0, r7]
 8005118:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800511c:	462f      	mov	r7, r5
 800511e:	42bb      	cmp	r3, r7
 8005120:	460d      	mov	r5, r1
 8005122:	d9f4      	bls.n	800510e <_printf_i+0x11a>
 8005124:	2b08      	cmp	r3, #8
 8005126:	d10b      	bne.n	8005140 <_printf_i+0x14c>
 8005128:	6823      	ldr	r3, [r4, #0]
 800512a:	07df      	lsls	r7, r3, #31
 800512c:	d508      	bpl.n	8005140 <_printf_i+0x14c>
 800512e:	6923      	ldr	r3, [r4, #16]
 8005130:	6861      	ldr	r1, [r4, #4]
 8005132:	4299      	cmp	r1, r3
 8005134:	bfde      	ittt	le
 8005136:	2330      	movle	r3, #48	; 0x30
 8005138:	f806 3c01 	strble.w	r3, [r6, #-1]
 800513c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005140:	1b92      	subs	r2, r2, r6
 8005142:	6122      	str	r2, [r4, #16]
 8005144:	f8cd a000 	str.w	sl, [sp]
 8005148:	464b      	mov	r3, r9
 800514a:	aa03      	add	r2, sp, #12
 800514c:	4621      	mov	r1, r4
 800514e:	4640      	mov	r0, r8
 8005150:	f7ff fee2 	bl	8004f18 <_printf_common>
 8005154:	3001      	adds	r0, #1
 8005156:	d14c      	bne.n	80051f2 <_printf_i+0x1fe>
 8005158:	f04f 30ff 	mov.w	r0, #4294967295
 800515c:	b004      	add	sp, #16
 800515e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005162:	4835      	ldr	r0, [pc, #212]	; (8005238 <_printf_i+0x244>)
 8005164:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005168:	6823      	ldr	r3, [r4, #0]
 800516a:	680e      	ldr	r6, [r1, #0]
 800516c:	061f      	lsls	r7, r3, #24
 800516e:	f856 5b04 	ldr.w	r5, [r6], #4
 8005172:	600e      	str	r6, [r1, #0]
 8005174:	d514      	bpl.n	80051a0 <_printf_i+0x1ac>
 8005176:	07d9      	lsls	r1, r3, #31
 8005178:	bf44      	itt	mi
 800517a:	f043 0320 	orrmi.w	r3, r3, #32
 800517e:	6023      	strmi	r3, [r4, #0]
 8005180:	b91d      	cbnz	r5, 800518a <_printf_i+0x196>
 8005182:	6823      	ldr	r3, [r4, #0]
 8005184:	f023 0320 	bic.w	r3, r3, #32
 8005188:	6023      	str	r3, [r4, #0]
 800518a:	2310      	movs	r3, #16
 800518c:	e7b0      	b.n	80050f0 <_printf_i+0xfc>
 800518e:	6823      	ldr	r3, [r4, #0]
 8005190:	f043 0320 	orr.w	r3, r3, #32
 8005194:	6023      	str	r3, [r4, #0]
 8005196:	2378      	movs	r3, #120	; 0x78
 8005198:	4828      	ldr	r0, [pc, #160]	; (800523c <_printf_i+0x248>)
 800519a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800519e:	e7e3      	b.n	8005168 <_printf_i+0x174>
 80051a0:	065e      	lsls	r6, r3, #25
 80051a2:	bf48      	it	mi
 80051a4:	b2ad      	uxthmi	r5, r5
 80051a6:	e7e6      	b.n	8005176 <_printf_i+0x182>
 80051a8:	4616      	mov	r6, r2
 80051aa:	e7bb      	b.n	8005124 <_printf_i+0x130>
 80051ac:	680b      	ldr	r3, [r1, #0]
 80051ae:	6826      	ldr	r6, [r4, #0]
 80051b0:	6960      	ldr	r0, [r4, #20]
 80051b2:	1d1d      	adds	r5, r3, #4
 80051b4:	600d      	str	r5, [r1, #0]
 80051b6:	0635      	lsls	r5, r6, #24
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	d501      	bpl.n	80051c0 <_printf_i+0x1cc>
 80051bc:	6018      	str	r0, [r3, #0]
 80051be:	e002      	b.n	80051c6 <_printf_i+0x1d2>
 80051c0:	0671      	lsls	r1, r6, #25
 80051c2:	d5fb      	bpl.n	80051bc <_printf_i+0x1c8>
 80051c4:	8018      	strh	r0, [r3, #0]
 80051c6:	2300      	movs	r3, #0
 80051c8:	6123      	str	r3, [r4, #16]
 80051ca:	4616      	mov	r6, r2
 80051cc:	e7ba      	b.n	8005144 <_printf_i+0x150>
 80051ce:	680b      	ldr	r3, [r1, #0]
 80051d0:	1d1a      	adds	r2, r3, #4
 80051d2:	600a      	str	r2, [r1, #0]
 80051d4:	681e      	ldr	r6, [r3, #0]
 80051d6:	6862      	ldr	r2, [r4, #4]
 80051d8:	2100      	movs	r1, #0
 80051da:	4630      	mov	r0, r6
 80051dc:	f7fb f800 	bl	80001e0 <memchr>
 80051e0:	b108      	cbz	r0, 80051e6 <_printf_i+0x1f2>
 80051e2:	1b80      	subs	r0, r0, r6
 80051e4:	6060      	str	r0, [r4, #4]
 80051e6:	6863      	ldr	r3, [r4, #4]
 80051e8:	6123      	str	r3, [r4, #16]
 80051ea:	2300      	movs	r3, #0
 80051ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051f0:	e7a8      	b.n	8005144 <_printf_i+0x150>
 80051f2:	6923      	ldr	r3, [r4, #16]
 80051f4:	4632      	mov	r2, r6
 80051f6:	4649      	mov	r1, r9
 80051f8:	4640      	mov	r0, r8
 80051fa:	47d0      	blx	sl
 80051fc:	3001      	adds	r0, #1
 80051fe:	d0ab      	beq.n	8005158 <_printf_i+0x164>
 8005200:	6823      	ldr	r3, [r4, #0]
 8005202:	079b      	lsls	r3, r3, #30
 8005204:	d413      	bmi.n	800522e <_printf_i+0x23a>
 8005206:	68e0      	ldr	r0, [r4, #12]
 8005208:	9b03      	ldr	r3, [sp, #12]
 800520a:	4298      	cmp	r0, r3
 800520c:	bfb8      	it	lt
 800520e:	4618      	movlt	r0, r3
 8005210:	e7a4      	b.n	800515c <_printf_i+0x168>
 8005212:	2301      	movs	r3, #1
 8005214:	4632      	mov	r2, r6
 8005216:	4649      	mov	r1, r9
 8005218:	4640      	mov	r0, r8
 800521a:	47d0      	blx	sl
 800521c:	3001      	adds	r0, #1
 800521e:	d09b      	beq.n	8005158 <_printf_i+0x164>
 8005220:	3501      	adds	r5, #1
 8005222:	68e3      	ldr	r3, [r4, #12]
 8005224:	9903      	ldr	r1, [sp, #12]
 8005226:	1a5b      	subs	r3, r3, r1
 8005228:	42ab      	cmp	r3, r5
 800522a:	dcf2      	bgt.n	8005212 <_printf_i+0x21e>
 800522c:	e7eb      	b.n	8005206 <_printf_i+0x212>
 800522e:	2500      	movs	r5, #0
 8005230:	f104 0619 	add.w	r6, r4, #25
 8005234:	e7f5      	b.n	8005222 <_printf_i+0x22e>
 8005236:	bf00      	nop
 8005238:	08007aae 	.word	0x08007aae
 800523c:	08007abf 	.word	0x08007abf

08005240 <iprintf>:
 8005240:	b40f      	push	{r0, r1, r2, r3}
 8005242:	4b0a      	ldr	r3, [pc, #40]	; (800526c <iprintf+0x2c>)
 8005244:	b513      	push	{r0, r1, r4, lr}
 8005246:	681c      	ldr	r4, [r3, #0]
 8005248:	b124      	cbz	r4, 8005254 <iprintf+0x14>
 800524a:	69a3      	ldr	r3, [r4, #24]
 800524c:	b913      	cbnz	r3, 8005254 <iprintf+0x14>
 800524e:	4620      	mov	r0, r4
 8005250:	f001 f9d0 	bl	80065f4 <__sinit>
 8005254:	ab05      	add	r3, sp, #20
 8005256:	9a04      	ldr	r2, [sp, #16]
 8005258:	68a1      	ldr	r1, [r4, #8]
 800525a:	9301      	str	r3, [sp, #4]
 800525c:	4620      	mov	r0, r4
 800525e:	f002 f8a7 	bl	80073b0 <_vfiprintf_r>
 8005262:	b002      	add	sp, #8
 8005264:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005268:	b004      	add	sp, #16
 800526a:	4770      	bx	lr
 800526c:	2000000c 	.word	0x2000000c

08005270 <_puts_r>:
 8005270:	b570      	push	{r4, r5, r6, lr}
 8005272:	460e      	mov	r6, r1
 8005274:	4605      	mov	r5, r0
 8005276:	b118      	cbz	r0, 8005280 <_puts_r+0x10>
 8005278:	6983      	ldr	r3, [r0, #24]
 800527a:	b90b      	cbnz	r3, 8005280 <_puts_r+0x10>
 800527c:	f001 f9ba 	bl	80065f4 <__sinit>
 8005280:	69ab      	ldr	r3, [r5, #24]
 8005282:	68ac      	ldr	r4, [r5, #8]
 8005284:	b913      	cbnz	r3, 800528c <_puts_r+0x1c>
 8005286:	4628      	mov	r0, r5
 8005288:	f001 f9b4 	bl	80065f4 <__sinit>
 800528c:	4b2c      	ldr	r3, [pc, #176]	; (8005340 <_puts_r+0xd0>)
 800528e:	429c      	cmp	r4, r3
 8005290:	d120      	bne.n	80052d4 <_puts_r+0x64>
 8005292:	686c      	ldr	r4, [r5, #4]
 8005294:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005296:	07db      	lsls	r3, r3, #31
 8005298:	d405      	bmi.n	80052a6 <_puts_r+0x36>
 800529a:	89a3      	ldrh	r3, [r4, #12]
 800529c:	0598      	lsls	r0, r3, #22
 800529e:	d402      	bmi.n	80052a6 <_puts_r+0x36>
 80052a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80052a2:	f001 fa4a 	bl	800673a <__retarget_lock_acquire_recursive>
 80052a6:	89a3      	ldrh	r3, [r4, #12]
 80052a8:	0719      	lsls	r1, r3, #28
 80052aa:	d51d      	bpl.n	80052e8 <_puts_r+0x78>
 80052ac:	6923      	ldr	r3, [r4, #16]
 80052ae:	b1db      	cbz	r3, 80052e8 <_puts_r+0x78>
 80052b0:	3e01      	subs	r6, #1
 80052b2:	68a3      	ldr	r3, [r4, #8]
 80052b4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80052b8:	3b01      	subs	r3, #1
 80052ba:	60a3      	str	r3, [r4, #8]
 80052bc:	bb39      	cbnz	r1, 800530e <_puts_r+0x9e>
 80052be:	2b00      	cmp	r3, #0
 80052c0:	da38      	bge.n	8005334 <_puts_r+0xc4>
 80052c2:	4622      	mov	r2, r4
 80052c4:	210a      	movs	r1, #10
 80052c6:	4628      	mov	r0, r5
 80052c8:	f000 f942 	bl	8005550 <__swbuf_r>
 80052cc:	3001      	adds	r0, #1
 80052ce:	d011      	beq.n	80052f4 <_puts_r+0x84>
 80052d0:	250a      	movs	r5, #10
 80052d2:	e011      	b.n	80052f8 <_puts_r+0x88>
 80052d4:	4b1b      	ldr	r3, [pc, #108]	; (8005344 <_puts_r+0xd4>)
 80052d6:	429c      	cmp	r4, r3
 80052d8:	d101      	bne.n	80052de <_puts_r+0x6e>
 80052da:	68ac      	ldr	r4, [r5, #8]
 80052dc:	e7da      	b.n	8005294 <_puts_r+0x24>
 80052de:	4b1a      	ldr	r3, [pc, #104]	; (8005348 <_puts_r+0xd8>)
 80052e0:	429c      	cmp	r4, r3
 80052e2:	bf08      	it	eq
 80052e4:	68ec      	ldreq	r4, [r5, #12]
 80052e6:	e7d5      	b.n	8005294 <_puts_r+0x24>
 80052e8:	4621      	mov	r1, r4
 80052ea:	4628      	mov	r0, r5
 80052ec:	f000 f982 	bl	80055f4 <__swsetup_r>
 80052f0:	2800      	cmp	r0, #0
 80052f2:	d0dd      	beq.n	80052b0 <_puts_r+0x40>
 80052f4:	f04f 35ff 	mov.w	r5, #4294967295
 80052f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80052fa:	07da      	lsls	r2, r3, #31
 80052fc:	d405      	bmi.n	800530a <_puts_r+0x9a>
 80052fe:	89a3      	ldrh	r3, [r4, #12]
 8005300:	059b      	lsls	r3, r3, #22
 8005302:	d402      	bmi.n	800530a <_puts_r+0x9a>
 8005304:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005306:	f001 fa19 	bl	800673c <__retarget_lock_release_recursive>
 800530a:	4628      	mov	r0, r5
 800530c:	bd70      	pop	{r4, r5, r6, pc}
 800530e:	2b00      	cmp	r3, #0
 8005310:	da04      	bge.n	800531c <_puts_r+0xac>
 8005312:	69a2      	ldr	r2, [r4, #24]
 8005314:	429a      	cmp	r2, r3
 8005316:	dc06      	bgt.n	8005326 <_puts_r+0xb6>
 8005318:	290a      	cmp	r1, #10
 800531a:	d004      	beq.n	8005326 <_puts_r+0xb6>
 800531c:	6823      	ldr	r3, [r4, #0]
 800531e:	1c5a      	adds	r2, r3, #1
 8005320:	6022      	str	r2, [r4, #0]
 8005322:	7019      	strb	r1, [r3, #0]
 8005324:	e7c5      	b.n	80052b2 <_puts_r+0x42>
 8005326:	4622      	mov	r2, r4
 8005328:	4628      	mov	r0, r5
 800532a:	f000 f911 	bl	8005550 <__swbuf_r>
 800532e:	3001      	adds	r0, #1
 8005330:	d1bf      	bne.n	80052b2 <_puts_r+0x42>
 8005332:	e7df      	b.n	80052f4 <_puts_r+0x84>
 8005334:	6823      	ldr	r3, [r4, #0]
 8005336:	250a      	movs	r5, #10
 8005338:	1c5a      	adds	r2, r3, #1
 800533a:	6022      	str	r2, [r4, #0]
 800533c:	701d      	strb	r5, [r3, #0]
 800533e:	e7db      	b.n	80052f8 <_puts_r+0x88>
 8005340:	08007b84 	.word	0x08007b84
 8005344:	08007ba4 	.word	0x08007ba4
 8005348:	08007b64 	.word	0x08007b64

0800534c <puts>:
 800534c:	4b02      	ldr	r3, [pc, #8]	; (8005358 <puts+0xc>)
 800534e:	4601      	mov	r1, r0
 8005350:	6818      	ldr	r0, [r3, #0]
 8005352:	f7ff bf8d 	b.w	8005270 <_puts_r>
 8005356:	bf00      	nop
 8005358:	2000000c 	.word	0x2000000c

0800535c <setvbuf>:
 800535c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005360:	461d      	mov	r5, r3
 8005362:	4b5d      	ldr	r3, [pc, #372]	; (80054d8 <setvbuf+0x17c>)
 8005364:	681f      	ldr	r7, [r3, #0]
 8005366:	4604      	mov	r4, r0
 8005368:	460e      	mov	r6, r1
 800536a:	4690      	mov	r8, r2
 800536c:	b127      	cbz	r7, 8005378 <setvbuf+0x1c>
 800536e:	69bb      	ldr	r3, [r7, #24]
 8005370:	b913      	cbnz	r3, 8005378 <setvbuf+0x1c>
 8005372:	4638      	mov	r0, r7
 8005374:	f001 f93e 	bl	80065f4 <__sinit>
 8005378:	4b58      	ldr	r3, [pc, #352]	; (80054dc <setvbuf+0x180>)
 800537a:	429c      	cmp	r4, r3
 800537c:	d167      	bne.n	800544e <setvbuf+0xf2>
 800537e:	687c      	ldr	r4, [r7, #4]
 8005380:	f1b8 0f02 	cmp.w	r8, #2
 8005384:	d006      	beq.n	8005394 <setvbuf+0x38>
 8005386:	f1b8 0f01 	cmp.w	r8, #1
 800538a:	f200 809f 	bhi.w	80054cc <setvbuf+0x170>
 800538e:	2d00      	cmp	r5, #0
 8005390:	f2c0 809c 	blt.w	80054cc <setvbuf+0x170>
 8005394:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005396:	07db      	lsls	r3, r3, #31
 8005398:	d405      	bmi.n	80053a6 <setvbuf+0x4a>
 800539a:	89a3      	ldrh	r3, [r4, #12]
 800539c:	0598      	lsls	r0, r3, #22
 800539e:	d402      	bmi.n	80053a6 <setvbuf+0x4a>
 80053a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80053a2:	f001 f9ca 	bl	800673a <__retarget_lock_acquire_recursive>
 80053a6:	4621      	mov	r1, r4
 80053a8:	4638      	mov	r0, r7
 80053aa:	f001 f88f 	bl	80064cc <_fflush_r>
 80053ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80053b0:	b141      	cbz	r1, 80053c4 <setvbuf+0x68>
 80053b2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80053b6:	4299      	cmp	r1, r3
 80053b8:	d002      	beq.n	80053c0 <setvbuf+0x64>
 80053ba:	4638      	mov	r0, r7
 80053bc:	f001 fdc8 	bl	8006f50 <_free_r>
 80053c0:	2300      	movs	r3, #0
 80053c2:	6363      	str	r3, [r4, #52]	; 0x34
 80053c4:	2300      	movs	r3, #0
 80053c6:	61a3      	str	r3, [r4, #24]
 80053c8:	6063      	str	r3, [r4, #4]
 80053ca:	89a3      	ldrh	r3, [r4, #12]
 80053cc:	0619      	lsls	r1, r3, #24
 80053ce:	d503      	bpl.n	80053d8 <setvbuf+0x7c>
 80053d0:	6921      	ldr	r1, [r4, #16]
 80053d2:	4638      	mov	r0, r7
 80053d4:	f001 fdbc 	bl	8006f50 <_free_r>
 80053d8:	89a3      	ldrh	r3, [r4, #12]
 80053da:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80053de:	f023 0303 	bic.w	r3, r3, #3
 80053e2:	f1b8 0f02 	cmp.w	r8, #2
 80053e6:	81a3      	strh	r3, [r4, #12]
 80053e8:	d06c      	beq.n	80054c4 <setvbuf+0x168>
 80053ea:	ab01      	add	r3, sp, #4
 80053ec:	466a      	mov	r2, sp
 80053ee:	4621      	mov	r1, r4
 80053f0:	4638      	mov	r0, r7
 80053f2:	f001 f9a4 	bl	800673e <__swhatbuf_r>
 80053f6:	89a3      	ldrh	r3, [r4, #12]
 80053f8:	4318      	orrs	r0, r3
 80053fa:	81a0      	strh	r0, [r4, #12]
 80053fc:	2d00      	cmp	r5, #0
 80053fe:	d130      	bne.n	8005462 <setvbuf+0x106>
 8005400:	9d00      	ldr	r5, [sp, #0]
 8005402:	4628      	mov	r0, r5
 8005404:	f001 fa00 	bl	8006808 <malloc>
 8005408:	4606      	mov	r6, r0
 800540a:	2800      	cmp	r0, #0
 800540c:	d155      	bne.n	80054ba <setvbuf+0x15e>
 800540e:	f8dd 9000 	ldr.w	r9, [sp]
 8005412:	45a9      	cmp	r9, r5
 8005414:	d14a      	bne.n	80054ac <setvbuf+0x150>
 8005416:	f04f 35ff 	mov.w	r5, #4294967295
 800541a:	2200      	movs	r2, #0
 800541c:	60a2      	str	r2, [r4, #8]
 800541e:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8005422:	6022      	str	r2, [r4, #0]
 8005424:	6122      	str	r2, [r4, #16]
 8005426:	2201      	movs	r2, #1
 8005428:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800542c:	6162      	str	r2, [r4, #20]
 800542e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005430:	f043 0302 	orr.w	r3, r3, #2
 8005434:	07d2      	lsls	r2, r2, #31
 8005436:	81a3      	strh	r3, [r4, #12]
 8005438:	d405      	bmi.n	8005446 <setvbuf+0xea>
 800543a:	f413 7f00 	tst.w	r3, #512	; 0x200
 800543e:	d102      	bne.n	8005446 <setvbuf+0xea>
 8005440:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005442:	f001 f97b 	bl	800673c <__retarget_lock_release_recursive>
 8005446:	4628      	mov	r0, r5
 8005448:	b003      	add	sp, #12
 800544a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800544e:	4b24      	ldr	r3, [pc, #144]	; (80054e0 <setvbuf+0x184>)
 8005450:	429c      	cmp	r4, r3
 8005452:	d101      	bne.n	8005458 <setvbuf+0xfc>
 8005454:	68bc      	ldr	r4, [r7, #8]
 8005456:	e793      	b.n	8005380 <setvbuf+0x24>
 8005458:	4b22      	ldr	r3, [pc, #136]	; (80054e4 <setvbuf+0x188>)
 800545a:	429c      	cmp	r4, r3
 800545c:	bf08      	it	eq
 800545e:	68fc      	ldreq	r4, [r7, #12]
 8005460:	e78e      	b.n	8005380 <setvbuf+0x24>
 8005462:	2e00      	cmp	r6, #0
 8005464:	d0cd      	beq.n	8005402 <setvbuf+0xa6>
 8005466:	69bb      	ldr	r3, [r7, #24]
 8005468:	b913      	cbnz	r3, 8005470 <setvbuf+0x114>
 800546a:	4638      	mov	r0, r7
 800546c:	f001 f8c2 	bl	80065f4 <__sinit>
 8005470:	f1b8 0f01 	cmp.w	r8, #1
 8005474:	bf08      	it	eq
 8005476:	89a3      	ldrheq	r3, [r4, #12]
 8005478:	6026      	str	r6, [r4, #0]
 800547a:	bf04      	itt	eq
 800547c:	f043 0301 	orreq.w	r3, r3, #1
 8005480:	81a3      	strheq	r3, [r4, #12]
 8005482:	89a2      	ldrh	r2, [r4, #12]
 8005484:	f012 0308 	ands.w	r3, r2, #8
 8005488:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800548c:	d01c      	beq.n	80054c8 <setvbuf+0x16c>
 800548e:	07d3      	lsls	r3, r2, #31
 8005490:	bf41      	itttt	mi
 8005492:	2300      	movmi	r3, #0
 8005494:	426d      	negmi	r5, r5
 8005496:	60a3      	strmi	r3, [r4, #8]
 8005498:	61a5      	strmi	r5, [r4, #24]
 800549a:	bf58      	it	pl
 800549c:	60a5      	strpl	r5, [r4, #8]
 800549e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80054a0:	f015 0501 	ands.w	r5, r5, #1
 80054a4:	d115      	bne.n	80054d2 <setvbuf+0x176>
 80054a6:	f412 7f00 	tst.w	r2, #512	; 0x200
 80054aa:	e7c8      	b.n	800543e <setvbuf+0xe2>
 80054ac:	4648      	mov	r0, r9
 80054ae:	f001 f9ab 	bl	8006808 <malloc>
 80054b2:	4606      	mov	r6, r0
 80054b4:	2800      	cmp	r0, #0
 80054b6:	d0ae      	beq.n	8005416 <setvbuf+0xba>
 80054b8:	464d      	mov	r5, r9
 80054ba:	89a3      	ldrh	r3, [r4, #12]
 80054bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054c0:	81a3      	strh	r3, [r4, #12]
 80054c2:	e7d0      	b.n	8005466 <setvbuf+0x10a>
 80054c4:	2500      	movs	r5, #0
 80054c6:	e7a8      	b.n	800541a <setvbuf+0xbe>
 80054c8:	60a3      	str	r3, [r4, #8]
 80054ca:	e7e8      	b.n	800549e <setvbuf+0x142>
 80054cc:	f04f 35ff 	mov.w	r5, #4294967295
 80054d0:	e7b9      	b.n	8005446 <setvbuf+0xea>
 80054d2:	2500      	movs	r5, #0
 80054d4:	e7b7      	b.n	8005446 <setvbuf+0xea>
 80054d6:	bf00      	nop
 80054d8:	2000000c 	.word	0x2000000c
 80054dc:	08007b84 	.word	0x08007b84
 80054e0:	08007ba4 	.word	0x08007ba4
 80054e4:	08007b64 	.word	0x08007b64

080054e8 <sniprintf>:
 80054e8:	b40c      	push	{r2, r3}
 80054ea:	b530      	push	{r4, r5, lr}
 80054ec:	4b17      	ldr	r3, [pc, #92]	; (800554c <sniprintf+0x64>)
 80054ee:	1e0c      	subs	r4, r1, #0
 80054f0:	681d      	ldr	r5, [r3, #0]
 80054f2:	b09d      	sub	sp, #116	; 0x74
 80054f4:	da08      	bge.n	8005508 <sniprintf+0x20>
 80054f6:	238b      	movs	r3, #139	; 0x8b
 80054f8:	602b      	str	r3, [r5, #0]
 80054fa:	f04f 30ff 	mov.w	r0, #4294967295
 80054fe:	b01d      	add	sp, #116	; 0x74
 8005500:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005504:	b002      	add	sp, #8
 8005506:	4770      	bx	lr
 8005508:	f44f 7302 	mov.w	r3, #520	; 0x208
 800550c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005510:	bf14      	ite	ne
 8005512:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005516:	4623      	moveq	r3, r4
 8005518:	9304      	str	r3, [sp, #16]
 800551a:	9307      	str	r3, [sp, #28]
 800551c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005520:	9002      	str	r0, [sp, #8]
 8005522:	9006      	str	r0, [sp, #24]
 8005524:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005528:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800552a:	ab21      	add	r3, sp, #132	; 0x84
 800552c:	a902      	add	r1, sp, #8
 800552e:	4628      	mov	r0, r5
 8005530:	9301      	str	r3, [sp, #4]
 8005532:	f001 fe13 	bl	800715c <_svfiprintf_r>
 8005536:	1c43      	adds	r3, r0, #1
 8005538:	bfbc      	itt	lt
 800553a:	238b      	movlt	r3, #139	; 0x8b
 800553c:	602b      	strlt	r3, [r5, #0]
 800553e:	2c00      	cmp	r4, #0
 8005540:	d0dd      	beq.n	80054fe <sniprintf+0x16>
 8005542:	9b02      	ldr	r3, [sp, #8]
 8005544:	2200      	movs	r2, #0
 8005546:	701a      	strb	r2, [r3, #0]
 8005548:	e7d9      	b.n	80054fe <sniprintf+0x16>
 800554a:	bf00      	nop
 800554c:	2000000c 	.word	0x2000000c

08005550 <__swbuf_r>:
 8005550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005552:	460e      	mov	r6, r1
 8005554:	4614      	mov	r4, r2
 8005556:	4605      	mov	r5, r0
 8005558:	b118      	cbz	r0, 8005562 <__swbuf_r+0x12>
 800555a:	6983      	ldr	r3, [r0, #24]
 800555c:	b90b      	cbnz	r3, 8005562 <__swbuf_r+0x12>
 800555e:	f001 f849 	bl	80065f4 <__sinit>
 8005562:	4b21      	ldr	r3, [pc, #132]	; (80055e8 <__swbuf_r+0x98>)
 8005564:	429c      	cmp	r4, r3
 8005566:	d12b      	bne.n	80055c0 <__swbuf_r+0x70>
 8005568:	686c      	ldr	r4, [r5, #4]
 800556a:	69a3      	ldr	r3, [r4, #24]
 800556c:	60a3      	str	r3, [r4, #8]
 800556e:	89a3      	ldrh	r3, [r4, #12]
 8005570:	071a      	lsls	r2, r3, #28
 8005572:	d52f      	bpl.n	80055d4 <__swbuf_r+0x84>
 8005574:	6923      	ldr	r3, [r4, #16]
 8005576:	b36b      	cbz	r3, 80055d4 <__swbuf_r+0x84>
 8005578:	6923      	ldr	r3, [r4, #16]
 800557a:	6820      	ldr	r0, [r4, #0]
 800557c:	1ac0      	subs	r0, r0, r3
 800557e:	6963      	ldr	r3, [r4, #20]
 8005580:	b2f6      	uxtb	r6, r6
 8005582:	4283      	cmp	r3, r0
 8005584:	4637      	mov	r7, r6
 8005586:	dc04      	bgt.n	8005592 <__swbuf_r+0x42>
 8005588:	4621      	mov	r1, r4
 800558a:	4628      	mov	r0, r5
 800558c:	f000 ff9e 	bl	80064cc <_fflush_r>
 8005590:	bb30      	cbnz	r0, 80055e0 <__swbuf_r+0x90>
 8005592:	68a3      	ldr	r3, [r4, #8]
 8005594:	3b01      	subs	r3, #1
 8005596:	60a3      	str	r3, [r4, #8]
 8005598:	6823      	ldr	r3, [r4, #0]
 800559a:	1c5a      	adds	r2, r3, #1
 800559c:	6022      	str	r2, [r4, #0]
 800559e:	701e      	strb	r6, [r3, #0]
 80055a0:	6963      	ldr	r3, [r4, #20]
 80055a2:	3001      	adds	r0, #1
 80055a4:	4283      	cmp	r3, r0
 80055a6:	d004      	beq.n	80055b2 <__swbuf_r+0x62>
 80055a8:	89a3      	ldrh	r3, [r4, #12]
 80055aa:	07db      	lsls	r3, r3, #31
 80055ac:	d506      	bpl.n	80055bc <__swbuf_r+0x6c>
 80055ae:	2e0a      	cmp	r6, #10
 80055b0:	d104      	bne.n	80055bc <__swbuf_r+0x6c>
 80055b2:	4621      	mov	r1, r4
 80055b4:	4628      	mov	r0, r5
 80055b6:	f000 ff89 	bl	80064cc <_fflush_r>
 80055ba:	b988      	cbnz	r0, 80055e0 <__swbuf_r+0x90>
 80055bc:	4638      	mov	r0, r7
 80055be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80055c0:	4b0a      	ldr	r3, [pc, #40]	; (80055ec <__swbuf_r+0x9c>)
 80055c2:	429c      	cmp	r4, r3
 80055c4:	d101      	bne.n	80055ca <__swbuf_r+0x7a>
 80055c6:	68ac      	ldr	r4, [r5, #8]
 80055c8:	e7cf      	b.n	800556a <__swbuf_r+0x1a>
 80055ca:	4b09      	ldr	r3, [pc, #36]	; (80055f0 <__swbuf_r+0xa0>)
 80055cc:	429c      	cmp	r4, r3
 80055ce:	bf08      	it	eq
 80055d0:	68ec      	ldreq	r4, [r5, #12]
 80055d2:	e7ca      	b.n	800556a <__swbuf_r+0x1a>
 80055d4:	4621      	mov	r1, r4
 80055d6:	4628      	mov	r0, r5
 80055d8:	f000 f80c 	bl	80055f4 <__swsetup_r>
 80055dc:	2800      	cmp	r0, #0
 80055de:	d0cb      	beq.n	8005578 <__swbuf_r+0x28>
 80055e0:	f04f 37ff 	mov.w	r7, #4294967295
 80055e4:	e7ea      	b.n	80055bc <__swbuf_r+0x6c>
 80055e6:	bf00      	nop
 80055e8:	08007b84 	.word	0x08007b84
 80055ec:	08007ba4 	.word	0x08007ba4
 80055f0:	08007b64 	.word	0x08007b64

080055f4 <__swsetup_r>:
 80055f4:	4b32      	ldr	r3, [pc, #200]	; (80056c0 <__swsetup_r+0xcc>)
 80055f6:	b570      	push	{r4, r5, r6, lr}
 80055f8:	681d      	ldr	r5, [r3, #0]
 80055fa:	4606      	mov	r6, r0
 80055fc:	460c      	mov	r4, r1
 80055fe:	b125      	cbz	r5, 800560a <__swsetup_r+0x16>
 8005600:	69ab      	ldr	r3, [r5, #24]
 8005602:	b913      	cbnz	r3, 800560a <__swsetup_r+0x16>
 8005604:	4628      	mov	r0, r5
 8005606:	f000 fff5 	bl	80065f4 <__sinit>
 800560a:	4b2e      	ldr	r3, [pc, #184]	; (80056c4 <__swsetup_r+0xd0>)
 800560c:	429c      	cmp	r4, r3
 800560e:	d10f      	bne.n	8005630 <__swsetup_r+0x3c>
 8005610:	686c      	ldr	r4, [r5, #4]
 8005612:	89a3      	ldrh	r3, [r4, #12]
 8005614:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005618:	0719      	lsls	r1, r3, #28
 800561a:	d42c      	bmi.n	8005676 <__swsetup_r+0x82>
 800561c:	06dd      	lsls	r5, r3, #27
 800561e:	d411      	bmi.n	8005644 <__swsetup_r+0x50>
 8005620:	2309      	movs	r3, #9
 8005622:	6033      	str	r3, [r6, #0]
 8005624:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005628:	81a3      	strh	r3, [r4, #12]
 800562a:	f04f 30ff 	mov.w	r0, #4294967295
 800562e:	e03e      	b.n	80056ae <__swsetup_r+0xba>
 8005630:	4b25      	ldr	r3, [pc, #148]	; (80056c8 <__swsetup_r+0xd4>)
 8005632:	429c      	cmp	r4, r3
 8005634:	d101      	bne.n	800563a <__swsetup_r+0x46>
 8005636:	68ac      	ldr	r4, [r5, #8]
 8005638:	e7eb      	b.n	8005612 <__swsetup_r+0x1e>
 800563a:	4b24      	ldr	r3, [pc, #144]	; (80056cc <__swsetup_r+0xd8>)
 800563c:	429c      	cmp	r4, r3
 800563e:	bf08      	it	eq
 8005640:	68ec      	ldreq	r4, [r5, #12]
 8005642:	e7e6      	b.n	8005612 <__swsetup_r+0x1e>
 8005644:	0758      	lsls	r0, r3, #29
 8005646:	d512      	bpl.n	800566e <__swsetup_r+0x7a>
 8005648:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800564a:	b141      	cbz	r1, 800565e <__swsetup_r+0x6a>
 800564c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005650:	4299      	cmp	r1, r3
 8005652:	d002      	beq.n	800565a <__swsetup_r+0x66>
 8005654:	4630      	mov	r0, r6
 8005656:	f001 fc7b 	bl	8006f50 <_free_r>
 800565a:	2300      	movs	r3, #0
 800565c:	6363      	str	r3, [r4, #52]	; 0x34
 800565e:	89a3      	ldrh	r3, [r4, #12]
 8005660:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005664:	81a3      	strh	r3, [r4, #12]
 8005666:	2300      	movs	r3, #0
 8005668:	6063      	str	r3, [r4, #4]
 800566a:	6923      	ldr	r3, [r4, #16]
 800566c:	6023      	str	r3, [r4, #0]
 800566e:	89a3      	ldrh	r3, [r4, #12]
 8005670:	f043 0308 	orr.w	r3, r3, #8
 8005674:	81a3      	strh	r3, [r4, #12]
 8005676:	6923      	ldr	r3, [r4, #16]
 8005678:	b94b      	cbnz	r3, 800568e <__swsetup_r+0x9a>
 800567a:	89a3      	ldrh	r3, [r4, #12]
 800567c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005680:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005684:	d003      	beq.n	800568e <__swsetup_r+0x9a>
 8005686:	4621      	mov	r1, r4
 8005688:	4630      	mov	r0, r6
 800568a:	f001 f87d 	bl	8006788 <__smakebuf_r>
 800568e:	89a0      	ldrh	r0, [r4, #12]
 8005690:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005694:	f010 0301 	ands.w	r3, r0, #1
 8005698:	d00a      	beq.n	80056b0 <__swsetup_r+0xbc>
 800569a:	2300      	movs	r3, #0
 800569c:	60a3      	str	r3, [r4, #8]
 800569e:	6963      	ldr	r3, [r4, #20]
 80056a0:	425b      	negs	r3, r3
 80056a2:	61a3      	str	r3, [r4, #24]
 80056a4:	6923      	ldr	r3, [r4, #16]
 80056a6:	b943      	cbnz	r3, 80056ba <__swsetup_r+0xc6>
 80056a8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80056ac:	d1ba      	bne.n	8005624 <__swsetup_r+0x30>
 80056ae:	bd70      	pop	{r4, r5, r6, pc}
 80056b0:	0781      	lsls	r1, r0, #30
 80056b2:	bf58      	it	pl
 80056b4:	6963      	ldrpl	r3, [r4, #20]
 80056b6:	60a3      	str	r3, [r4, #8]
 80056b8:	e7f4      	b.n	80056a4 <__swsetup_r+0xb0>
 80056ba:	2000      	movs	r0, #0
 80056bc:	e7f7      	b.n	80056ae <__swsetup_r+0xba>
 80056be:	bf00      	nop
 80056c0:	2000000c 	.word	0x2000000c
 80056c4:	08007b84 	.word	0x08007b84
 80056c8:	08007ba4 	.word	0x08007ba4
 80056cc:	08007b64 	.word	0x08007b64

080056d0 <quorem>:
 80056d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056d4:	6903      	ldr	r3, [r0, #16]
 80056d6:	690c      	ldr	r4, [r1, #16]
 80056d8:	42a3      	cmp	r3, r4
 80056da:	4607      	mov	r7, r0
 80056dc:	f2c0 8081 	blt.w	80057e2 <quorem+0x112>
 80056e0:	3c01      	subs	r4, #1
 80056e2:	f101 0814 	add.w	r8, r1, #20
 80056e6:	f100 0514 	add.w	r5, r0, #20
 80056ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80056ee:	9301      	str	r3, [sp, #4]
 80056f0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80056f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80056f8:	3301      	adds	r3, #1
 80056fa:	429a      	cmp	r2, r3
 80056fc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005700:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005704:	fbb2 f6f3 	udiv	r6, r2, r3
 8005708:	d331      	bcc.n	800576e <quorem+0x9e>
 800570a:	f04f 0e00 	mov.w	lr, #0
 800570e:	4640      	mov	r0, r8
 8005710:	46ac      	mov	ip, r5
 8005712:	46f2      	mov	sl, lr
 8005714:	f850 2b04 	ldr.w	r2, [r0], #4
 8005718:	b293      	uxth	r3, r2
 800571a:	fb06 e303 	mla	r3, r6, r3, lr
 800571e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005722:	b29b      	uxth	r3, r3
 8005724:	ebaa 0303 	sub.w	r3, sl, r3
 8005728:	0c12      	lsrs	r2, r2, #16
 800572a:	f8dc a000 	ldr.w	sl, [ip]
 800572e:	fb06 e202 	mla	r2, r6, r2, lr
 8005732:	fa13 f38a 	uxtah	r3, r3, sl
 8005736:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800573a:	fa1f fa82 	uxth.w	sl, r2
 800573e:	f8dc 2000 	ldr.w	r2, [ip]
 8005742:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8005746:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800574a:	b29b      	uxth	r3, r3
 800574c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005750:	4581      	cmp	r9, r0
 8005752:	f84c 3b04 	str.w	r3, [ip], #4
 8005756:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800575a:	d2db      	bcs.n	8005714 <quorem+0x44>
 800575c:	f855 300b 	ldr.w	r3, [r5, fp]
 8005760:	b92b      	cbnz	r3, 800576e <quorem+0x9e>
 8005762:	9b01      	ldr	r3, [sp, #4]
 8005764:	3b04      	subs	r3, #4
 8005766:	429d      	cmp	r5, r3
 8005768:	461a      	mov	r2, r3
 800576a:	d32e      	bcc.n	80057ca <quorem+0xfa>
 800576c:	613c      	str	r4, [r7, #16]
 800576e:	4638      	mov	r0, r7
 8005770:	f001 fade 	bl	8006d30 <__mcmp>
 8005774:	2800      	cmp	r0, #0
 8005776:	db24      	blt.n	80057c2 <quorem+0xf2>
 8005778:	3601      	adds	r6, #1
 800577a:	4628      	mov	r0, r5
 800577c:	f04f 0c00 	mov.w	ip, #0
 8005780:	f858 2b04 	ldr.w	r2, [r8], #4
 8005784:	f8d0 e000 	ldr.w	lr, [r0]
 8005788:	b293      	uxth	r3, r2
 800578a:	ebac 0303 	sub.w	r3, ip, r3
 800578e:	0c12      	lsrs	r2, r2, #16
 8005790:	fa13 f38e 	uxtah	r3, r3, lr
 8005794:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005798:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800579c:	b29b      	uxth	r3, r3
 800579e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80057a2:	45c1      	cmp	r9, r8
 80057a4:	f840 3b04 	str.w	r3, [r0], #4
 80057a8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80057ac:	d2e8      	bcs.n	8005780 <quorem+0xb0>
 80057ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80057b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80057b6:	b922      	cbnz	r2, 80057c2 <quorem+0xf2>
 80057b8:	3b04      	subs	r3, #4
 80057ba:	429d      	cmp	r5, r3
 80057bc:	461a      	mov	r2, r3
 80057be:	d30a      	bcc.n	80057d6 <quorem+0x106>
 80057c0:	613c      	str	r4, [r7, #16]
 80057c2:	4630      	mov	r0, r6
 80057c4:	b003      	add	sp, #12
 80057c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057ca:	6812      	ldr	r2, [r2, #0]
 80057cc:	3b04      	subs	r3, #4
 80057ce:	2a00      	cmp	r2, #0
 80057d0:	d1cc      	bne.n	800576c <quorem+0x9c>
 80057d2:	3c01      	subs	r4, #1
 80057d4:	e7c7      	b.n	8005766 <quorem+0x96>
 80057d6:	6812      	ldr	r2, [r2, #0]
 80057d8:	3b04      	subs	r3, #4
 80057da:	2a00      	cmp	r2, #0
 80057dc:	d1f0      	bne.n	80057c0 <quorem+0xf0>
 80057de:	3c01      	subs	r4, #1
 80057e0:	e7eb      	b.n	80057ba <quorem+0xea>
 80057e2:	2000      	movs	r0, #0
 80057e4:	e7ee      	b.n	80057c4 <quorem+0xf4>
	...

080057e8 <_dtoa_r>:
 80057e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057ec:	ed2d 8b02 	vpush	{d8}
 80057f0:	ec57 6b10 	vmov	r6, r7, d0
 80057f4:	b095      	sub	sp, #84	; 0x54
 80057f6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80057f8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80057fc:	9105      	str	r1, [sp, #20]
 80057fe:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8005802:	4604      	mov	r4, r0
 8005804:	9209      	str	r2, [sp, #36]	; 0x24
 8005806:	930f      	str	r3, [sp, #60]	; 0x3c
 8005808:	b975      	cbnz	r5, 8005828 <_dtoa_r+0x40>
 800580a:	2010      	movs	r0, #16
 800580c:	f000 fffc 	bl	8006808 <malloc>
 8005810:	4602      	mov	r2, r0
 8005812:	6260      	str	r0, [r4, #36]	; 0x24
 8005814:	b920      	cbnz	r0, 8005820 <_dtoa_r+0x38>
 8005816:	4bb2      	ldr	r3, [pc, #712]	; (8005ae0 <_dtoa_r+0x2f8>)
 8005818:	21ea      	movs	r1, #234	; 0xea
 800581a:	48b2      	ldr	r0, [pc, #712]	; (8005ae4 <_dtoa_r+0x2fc>)
 800581c:	f001 ff5e 	bl	80076dc <__assert_func>
 8005820:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005824:	6005      	str	r5, [r0, #0]
 8005826:	60c5      	str	r5, [r0, #12]
 8005828:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800582a:	6819      	ldr	r1, [r3, #0]
 800582c:	b151      	cbz	r1, 8005844 <_dtoa_r+0x5c>
 800582e:	685a      	ldr	r2, [r3, #4]
 8005830:	604a      	str	r2, [r1, #4]
 8005832:	2301      	movs	r3, #1
 8005834:	4093      	lsls	r3, r2
 8005836:	608b      	str	r3, [r1, #8]
 8005838:	4620      	mov	r0, r4
 800583a:	f001 f83b 	bl	80068b4 <_Bfree>
 800583e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005840:	2200      	movs	r2, #0
 8005842:	601a      	str	r2, [r3, #0]
 8005844:	1e3b      	subs	r3, r7, #0
 8005846:	bfb9      	ittee	lt
 8005848:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800584c:	9303      	strlt	r3, [sp, #12]
 800584e:	2300      	movge	r3, #0
 8005850:	f8c8 3000 	strge.w	r3, [r8]
 8005854:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005858:	4ba3      	ldr	r3, [pc, #652]	; (8005ae8 <_dtoa_r+0x300>)
 800585a:	bfbc      	itt	lt
 800585c:	2201      	movlt	r2, #1
 800585e:	f8c8 2000 	strlt.w	r2, [r8]
 8005862:	ea33 0309 	bics.w	r3, r3, r9
 8005866:	d11b      	bne.n	80058a0 <_dtoa_r+0xb8>
 8005868:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800586a:	f242 730f 	movw	r3, #9999	; 0x270f
 800586e:	6013      	str	r3, [r2, #0]
 8005870:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005874:	4333      	orrs	r3, r6
 8005876:	f000 857a 	beq.w	800636e <_dtoa_r+0xb86>
 800587a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800587c:	b963      	cbnz	r3, 8005898 <_dtoa_r+0xb0>
 800587e:	4b9b      	ldr	r3, [pc, #620]	; (8005aec <_dtoa_r+0x304>)
 8005880:	e024      	b.n	80058cc <_dtoa_r+0xe4>
 8005882:	4b9b      	ldr	r3, [pc, #620]	; (8005af0 <_dtoa_r+0x308>)
 8005884:	9300      	str	r3, [sp, #0]
 8005886:	3308      	adds	r3, #8
 8005888:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800588a:	6013      	str	r3, [r2, #0]
 800588c:	9800      	ldr	r0, [sp, #0]
 800588e:	b015      	add	sp, #84	; 0x54
 8005890:	ecbd 8b02 	vpop	{d8}
 8005894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005898:	4b94      	ldr	r3, [pc, #592]	; (8005aec <_dtoa_r+0x304>)
 800589a:	9300      	str	r3, [sp, #0]
 800589c:	3303      	adds	r3, #3
 800589e:	e7f3      	b.n	8005888 <_dtoa_r+0xa0>
 80058a0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80058a4:	2200      	movs	r2, #0
 80058a6:	ec51 0b17 	vmov	r0, r1, d7
 80058aa:	2300      	movs	r3, #0
 80058ac:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 80058b0:	f7fb f90a 	bl	8000ac8 <__aeabi_dcmpeq>
 80058b4:	4680      	mov	r8, r0
 80058b6:	b158      	cbz	r0, 80058d0 <_dtoa_r+0xe8>
 80058b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80058ba:	2301      	movs	r3, #1
 80058bc:	6013      	str	r3, [r2, #0]
 80058be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	f000 8551 	beq.w	8006368 <_dtoa_r+0xb80>
 80058c6:	488b      	ldr	r0, [pc, #556]	; (8005af4 <_dtoa_r+0x30c>)
 80058c8:	6018      	str	r0, [r3, #0]
 80058ca:	1e43      	subs	r3, r0, #1
 80058cc:	9300      	str	r3, [sp, #0]
 80058ce:	e7dd      	b.n	800588c <_dtoa_r+0xa4>
 80058d0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80058d4:	aa12      	add	r2, sp, #72	; 0x48
 80058d6:	a913      	add	r1, sp, #76	; 0x4c
 80058d8:	4620      	mov	r0, r4
 80058da:	f001 facd 	bl	8006e78 <__d2b>
 80058de:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80058e2:	4683      	mov	fp, r0
 80058e4:	2d00      	cmp	r5, #0
 80058e6:	d07c      	beq.n	80059e2 <_dtoa_r+0x1fa>
 80058e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80058ea:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80058ee:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80058f2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80058f6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80058fa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80058fe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005902:	4b7d      	ldr	r3, [pc, #500]	; (8005af8 <_dtoa_r+0x310>)
 8005904:	2200      	movs	r2, #0
 8005906:	4630      	mov	r0, r6
 8005908:	4639      	mov	r1, r7
 800590a:	f7fa fcbd 	bl	8000288 <__aeabi_dsub>
 800590e:	a36e      	add	r3, pc, #440	; (adr r3, 8005ac8 <_dtoa_r+0x2e0>)
 8005910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005914:	f7fa fe70 	bl	80005f8 <__aeabi_dmul>
 8005918:	a36d      	add	r3, pc, #436	; (adr r3, 8005ad0 <_dtoa_r+0x2e8>)
 800591a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800591e:	f7fa fcb5 	bl	800028c <__adddf3>
 8005922:	4606      	mov	r6, r0
 8005924:	4628      	mov	r0, r5
 8005926:	460f      	mov	r7, r1
 8005928:	f7fa fdfc 	bl	8000524 <__aeabi_i2d>
 800592c:	a36a      	add	r3, pc, #424	; (adr r3, 8005ad8 <_dtoa_r+0x2f0>)
 800592e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005932:	f7fa fe61 	bl	80005f8 <__aeabi_dmul>
 8005936:	4602      	mov	r2, r0
 8005938:	460b      	mov	r3, r1
 800593a:	4630      	mov	r0, r6
 800593c:	4639      	mov	r1, r7
 800593e:	f7fa fca5 	bl	800028c <__adddf3>
 8005942:	4606      	mov	r6, r0
 8005944:	460f      	mov	r7, r1
 8005946:	f7fb f907 	bl	8000b58 <__aeabi_d2iz>
 800594a:	2200      	movs	r2, #0
 800594c:	4682      	mov	sl, r0
 800594e:	2300      	movs	r3, #0
 8005950:	4630      	mov	r0, r6
 8005952:	4639      	mov	r1, r7
 8005954:	f7fb f8c2 	bl	8000adc <__aeabi_dcmplt>
 8005958:	b148      	cbz	r0, 800596e <_dtoa_r+0x186>
 800595a:	4650      	mov	r0, sl
 800595c:	f7fa fde2 	bl	8000524 <__aeabi_i2d>
 8005960:	4632      	mov	r2, r6
 8005962:	463b      	mov	r3, r7
 8005964:	f7fb f8b0 	bl	8000ac8 <__aeabi_dcmpeq>
 8005968:	b908      	cbnz	r0, 800596e <_dtoa_r+0x186>
 800596a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800596e:	f1ba 0f16 	cmp.w	sl, #22
 8005972:	d854      	bhi.n	8005a1e <_dtoa_r+0x236>
 8005974:	4b61      	ldr	r3, [pc, #388]	; (8005afc <_dtoa_r+0x314>)
 8005976:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800597a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800597e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005982:	f7fb f8ab 	bl	8000adc <__aeabi_dcmplt>
 8005986:	2800      	cmp	r0, #0
 8005988:	d04b      	beq.n	8005a22 <_dtoa_r+0x23a>
 800598a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800598e:	2300      	movs	r3, #0
 8005990:	930e      	str	r3, [sp, #56]	; 0x38
 8005992:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005994:	1b5d      	subs	r5, r3, r5
 8005996:	1e6b      	subs	r3, r5, #1
 8005998:	9304      	str	r3, [sp, #16]
 800599a:	bf43      	ittte	mi
 800599c:	2300      	movmi	r3, #0
 800599e:	f1c5 0801 	rsbmi	r8, r5, #1
 80059a2:	9304      	strmi	r3, [sp, #16]
 80059a4:	f04f 0800 	movpl.w	r8, #0
 80059a8:	f1ba 0f00 	cmp.w	sl, #0
 80059ac:	db3b      	blt.n	8005a26 <_dtoa_r+0x23e>
 80059ae:	9b04      	ldr	r3, [sp, #16]
 80059b0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 80059b4:	4453      	add	r3, sl
 80059b6:	9304      	str	r3, [sp, #16]
 80059b8:	2300      	movs	r3, #0
 80059ba:	9306      	str	r3, [sp, #24]
 80059bc:	9b05      	ldr	r3, [sp, #20]
 80059be:	2b09      	cmp	r3, #9
 80059c0:	d869      	bhi.n	8005a96 <_dtoa_r+0x2ae>
 80059c2:	2b05      	cmp	r3, #5
 80059c4:	bfc4      	itt	gt
 80059c6:	3b04      	subgt	r3, #4
 80059c8:	9305      	strgt	r3, [sp, #20]
 80059ca:	9b05      	ldr	r3, [sp, #20]
 80059cc:	f1a3 0302 	sub.w	r3, r3, #2
 80059d0:	bfcc      	ite	gt
 80059d2:	2500      	movgt	r5, #0
 80059d4:	2501      	movle	r5, #1
 80059d6:	2b03      	cmp	r3, #3
 80059d8:	d869      	bhi.n	8005aae <_dtoa_r+0x2c6>
 80059da:	e8df f003 	tbb	[pc, r3]
 80059de:	4e2c      	.short	0x4e2c
 80059e0:	5a4c      	.short	0x5a4c
 80059e2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80059e6:	441d      	add	r5, r3
 80059e8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80059ec:	2b20      	cmp	r3, #32
 80059ee:	bfc1      	itttt	gt
 80059f0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80059f4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80059f8:	fa09 f303 	lslgt.w	r3, r9, r3
 80059fc:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005a00:	bfda      	itte	le
 8005a02:	f1c3 0320 	rsble	r3, r3, #32
 8005a06:	fa06 f003 	lslle.w	r0, r6, r3
 8005a0a:	4318      	orrgt	r0, r3
 8005a0c:	f7fa fd7a 	bl	8000504 <__aeabi_ui2d>
 8005a10:	2301      	movs	r3, #1
 8005a12:	4606      	mov	r6, r0
 8005a14:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005a18:	3d01      	subs	r5, #1
 8005a1a:	9310      	str	r3, [sp, #64]	; 0x40
 8005a1c:	e771      	b.n	8005902 <_dtoa_r+0x11a>
 8005a1e:	2301      	movs	r3, #1
 8005a20:	e7b6      	b.n	8005990 <_dtoa_r+0x1a8>
 8005a22:	900e      	str	r0, [sp, #56]	; 0x38
 8005a24:	e7b5      	b.n	8005992 <_dtoa_r+0x1aa>
 8005a26:	f1ca 0300 	rsb	r3, sl, #0
 8005a2a:	9306      	str	r3, [sp, #24]
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	eba8 080a 	sub.w	r8, r8, sl
 8005a32:	930d      	str	r3, [sp, #52]	; 0x34
 8005a34:	e7c2      	b.n	80059bc <_dtoa_r+0x1d4>
 8005a36:	2300      	movs	r3, #0
 8005a38:	9308      	str	r3, [sp, #32]
 8005a3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	dc39      	bgt.n	8005ab4 <_dtoa_r+0x2cc>
 8005a40:	f04f 0901 	mov.w	r9, #1
 8005a44:	f8cd 9004 	str.w	r9, [sp, #4]
 8005a48:	464b      	mov	r3, r9
 8005a4a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005a4e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005a50:	2200      	movs	r2, #0
 8005a52:	6042      	str	r2, [r0, #4]
 8005a54:	2204      	movs	r2, #4
 8005a56:	f102 0614 	add.w	r6, r2, #20
 8005a5a:	429e      	cmp	r6, r3
 8005a5c:	6841      	ldr	r1, [r0, #4]
 8005a5e:	d92f      	bls.n	8005ac0 <_dtoa_r+0x2d8>
 8005a60:	4620      	mov	r0, r4
 8005a62:	f000 fee7 	bl	8006834 <_Balloc>
 8005a66:	9000      	str	r0, [sp, #0]
 8005a68:	2800      	cmp	r0, #0
 8005a6a:	d14b      	bne.n	8005b04 <_dtoa_r+0x31c>
 8005a6c:	4b24      	ldr	r3, [pc, #144]	; (8005b00 <_dtoa_r+0x318>)
 8005a6e:	4602      	mov	r2, r0
 8005a70:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005a74:	e6d1      	b.n	800581a <_dtoa_r+0x32>
 8005a76:	2301      	movs	r3, #1
 8005a78:	e7de      	b.n	8005a38 <_dtoa_r+0x250>
 8005a7a:	2300      	movs	r3, #0
 8005a7c:	9308      	str	r3, [sp, #32]
 8005a7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a80:	eb0a 0903 	add.w	r9, sl, r3
 8005a84:	f109 0301 	add.w	r3, r9, #1
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	9301      	str	r3, [sp, #4]
 8005a8c:	bfb8      	it	lt
 8005a8e:	2301      	movlt	r3, #1
 8005a90:	e7dd      	b.n	8005a4e <_dtoa_r+0x266>
 8005a92:	2301      	movs	r3, #1
 8005a94:	e7f2      	b.n	8005a7c <_dtoa_r+0x294>
 8005a96:	2501      	movs	r5, #1
 8005a98:	2300      	movs	r3, #0
 8005a9a:	9305      	str	r3, [sp, #20]
 8005a9c:	9508      	str	r5, [sp, #32]
 8005a9e:	f04f 39ff 	mov.w	r9, #4294967295
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	f8cd 9004 	str.w	r9, [sp, #4]
 8005aa8:	2312      	movs	r3, #18
 8005aaa:	9209      	str	r2, [sp, #36]	; 0x24
 8005aac:	e7cf      	b.n	8005a4e <_dtoa_r+0x266>
 8005aae:	2301      	movs	r3, #1
 8005ab0:	9308      	str	r3, [sp, #32]
 8005ab2:	e7f4      	b.n	8005a9e <_dtoa_r+0x2b6>
 8005ab4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005ab8:	f8cd 9004 	str.w	r9, [sp, #4]
 8005abc:	464b      	mov	r3, r9
 8005abe:	e7c6      	b.n	8005a4e <_dtoa_r+0x266>
 8005ac0:	3101      	adds	r1, #1
 8005ac2:	6041      	str	r1, [r0, #4]
 8005ac4:	0052      	lsls	r2, r2, #1
 8005ac6:	e7c6      	b.n	8005a56 <_dtoa_r+0x26e>
 8005ac8:	636f4361 	.word	0x636f4361
 8005acc:	3fd287a7 	.word	0x3fd287a7
 8005ad0:	8b60c8b3 	.word	0x8b60c8b3
 8005ad4:	3fc68a28 	.word	0x3fc68a28
 8005ad8:	509f79fb 	.word	0x509f79fb
 8005adc:	3fd34413 	.word	0x3fd34413
 8005ae0:	08007add 	.word	0x08007add
 8005ae4:	08007af4 	.word	0x08007af4
 8005ae8:	7ff00000 	.word	0x7ff00000
 8005aec:	08007ad9 	.word	0x08007ad9
 8005af0:	08007ad0 	.word	0x08007ad0
 8005af4:	08007aad 	.word	0x08007aad
 8005af8:	3ff80000 	.word	0x3ff80000
 8005afc:	08007c50 	.word	0x08007c50
 8005b00:	08007b53 	.word	0x08007b53
 8005b04:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005b06:	9a00      	ldr	r2, [sp, #0]
 8005b08:	601a      	str	r2, [r3, #0]
 8005b0a:	9b01      	ldr	r3, [sp, #4]
 8005b0c:	2b0e      	cmp	r3, #14
 8005b0e:	f200 80ad 	bhi.w	8005c6c <_dtoa_r+0x484>
 8005b12:	2d00      	cmp	r5, #0
 8005b14:	f000 80aa 	beq.w	8005c6c <_dtoa_r+0x484>
 8005b18:	f1ba 0f00 	cmp.w	sl, #0
 8005b1c:	dd36      	ble.n	8005b8c <_dtoa_r+0x3a4>
 8005b1e:	4ac3      	ldr	r2, [pc, #780]	; (8005e2c <_dtoa_r+0x644>)
 8005b20:	f00a 030f 	and.w	r3, sl, #15
 8005b24:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005b28:	ed93 7b00 	vldr	d7, [r3]
 8005b2c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005b30:	ea4f 172a 	mov.w	r7, sl, asr #4
 8005b34:	eeb0 8a47 	vmov.f32	s16, s14
 8005b38:	eef0 8a67 	vmov.f32	s17, s15
 8005b3c:	d016      	beq.n	8005b6c <_dtoa_r+0x384>
 8005b3e:	4bbc      	ldr	r3, [pc, #752]	; (8005e30 <_dtoa_r+0x648>)
 8005b40:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005b44:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005b48:	f7fa fe80 	bl	800084c <__aeabi_ddiv>
 8005b4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b50:	f007 070f 	and.w	r7, r7, #15
 8005b54:	2503      	movs	r5, #3
 8005b56:	4eb6      	ldr	r6, [pc, #728]	; (8005e30 <_dtoa_r+0x648>)
 8005b58:	b957      	cbnz	r7, 8005b70 <_dtoa_r+0x388>
 8005b5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005b5e:	ec53 2b18 	vmov	r2, r3, d8
 8005b62:	f7fa fe73 	bl	800084c <__aeabi_ddiv>
 8005b66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005b6a:	e029      	b.n	8005bc0 <_dtoa_r+0x3d8>
 8005b6c:	2502      	movs	r5, #2
 8005b6e:	e7f2      	b.n	8005b56 <_dtoa_r+0x36e>
 8005b70:	07f9      	lsls	r1, r7, #31
 8005b72:	d508      	bpl.n	8005b86 <_dtoa_r+0x39e>
 8005b74:	ec51 0b18 	vmov	r0, r1, d8
 8005b78:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005b7c:	f7fa fd3c 	bl	80005f8 <__aeabi_dmul>
 8005b80:	ec41 0b18 	vmov	d8, r0, r1
 8005b84:	3501      	adds	r5, #1
 8005b86:	107f      	asrs	r7, r7, #1
 8005b88:	3608      	adds	r6, #8
 8005b8a:	e7e5      	b.n	8005b58 <_dtoa_r+0x370>
 8005b8c:	f000 80a6 	beq.w	8005cdc <_dtoa_r+0x4f4>
 8005b90:	f1ca 0600 	rsb	r6, sl, #0
 8005b94:	4ba5      	ldr	r3, [pc, #660]	; (8005e2c <_dtoa_r+0x644>)
 8005b96:	4fa6      	ldr	r7, [pc, #664]	; (8005e30 <_dtoa_r+0x648>)
 8005b98:	f006 020f 	and.w	r2, r6, #15
 8005b9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ba4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005ba8:	f7fa fd26 	bl	80005f8 <__aeabi_dmul>
 8005bac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bb0:	1136      	asrs	r6, r6, #4
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	2502      	movs	r5, #2
 8005bb6:	2e00      	cmp	r6, #0
 8005bb8:	f040 8085 	bne.w	8005cc6 <_dtoa_r+0x4de>
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d1d2      	bne.n	8005b66 <_dtoa_r+0x37e>
 8005bc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	f000 808c 	beq.w	8005ce0 <_dtoa_r+0x4f8>
 8005bc8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005bcc:	4b99      	ldr	r3, [pc, #612]	; (8005e34 <_dtoa_r+0x64c>)
 8005bce:	2200      	movs	r2, #0
 8005bd0:	4630      	mov	r0, r6
 8005bd2:	4639      	mov	r1, r7
 8005bd4:	f7fa ff82 	bl	8000adc <__aeabi_dcmplt>
 8005bd8:	2800      	cmp	r0, #0
 8005bda:	f000 8081 	beq.w	8005ce0 <_dtoa_r+0x4f8>
 8005bde:	9b01      	ldr	r3, [sp, #4]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d07d      	beq.n	8005ce0 <_dtoa_r+0x4f8>
 8005be4:	f1b9 0f00 	cmp.w	r9, #0
 8005be8:	dd3c      	ble.n	8005c64 <_dtoa_r+0x47c>
 8005bea:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005bee:	9307      	str	r3, [sp, #28]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	4b91      	ldr	r3, [pc, #580]	; (8005e38 <_dtoa_r+0x650>)
 8005bf4:	4630      	mov	r0, r6
 8005bf6:	4639      	mov	r1, r7
 8005bf8:	f7fa fcfe 	bl	80005f8 <__aeabi_dmul>
 8005bfc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c00:	3501      	adds	r5, #1
 8005c02:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8005c06:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005c0a:	4628      	mov	r0, r5
 8005c0c:	f7fa fc8a 	bl	8000524 <__aeabi_i2d>
 8005c10:	4632      	mov	r2, r6
 8005c12:	463b      	mov	r3, r7
 8005c14:	f7fa fcf0 	bl	80005f8 <__aeabi_dmul>
 8005c18:	4b88      	ldr	r3, [pc, #544]	; (8005e3c <_dtoa_r+0x654>)
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	f7fa fb36 	bl	800028c <__adddf3>
 8005c20:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005c24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c28:	9303      	str	r3, [sp, #12]
 8005c2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d15c      	bne.n	8005cea <_dtoa_r+0x502>
 8005c30:	4b83      	ldr	r3, [pc, #524]	; (8005e40 <_dtoa_r+0x658>)
 8005c32:	2200      	movs	r2, #0
 8005c34:	4630      	mov	r0, r6
 8005c36:	4639      	mov	r1, r7
 8005c38:	f7fa fb26 	bl	8000288 <__aeabi_dsub>
 8005c3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005c40:	4606      	mov	r6, r0
 8005c42:	460f      	mov	r7, r1
 8005c44:	f7fa ff68 	bl	8000b18 <__aeabi_dcmpgt>
 8005c48:	2800      	cmp	r0, #0
 8005c4a:	f040 8296 	bne.w	800617a <_dtoa_r+0x992>
 8005c4e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8005c52:	4630      	mov	r0, r6
 8005c54:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005c58:	4639      	mov	r1, r7
 8005c5a:	f7fa ff3f 	bl	8000adc <__aeabi_dcmplt>
 8005c5e:	2800      	cmp	r0, #0
 8005c60:	f040 8288 	bne.w	8006174 <_dtoa_r+0x98c>
 8005c64:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8005c68:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c6c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	f2c0 8158 	blt.w	8005f24 <_dtoa_r+0x73c>
 8005c74:	f1ba 0f0e 	cmp.w	sl, #14
 8005c78:	f300 8154 	bgt.w	8005f24 <_dtoa_r+0x73c>
 8005c7c:	4b6b      	ldr	r3, [pc, #428]	; (8005e2c <_dtoa_r+0x644>)
 8005c7e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005c82:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005c86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	f280 80e3 	bge.w	8005e54 <_dtoa_r+0x66c>
 8005c8e:	9b01      	ldr	r3, [sp, #4]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	f300 80df 	bgt.w	8005e54 <_dtoa_r+0x66c>
 8005c96:	f040 826d 	bne.w	8006174 <_dtoa_r+0x98c>
 8005c9a:	4b69      	ldr	r3, [pc, #420]	; (8005e40 <_dtoa_r+0x658>)
 8005c9c:	2200      	movs	r2, #0
 8005c9e:	4640      	mov	r0, r8
 8005ca0:	4649      	mov	r1, r9
 8005ca2:	f7fa fca9 	bl	80005f8 <__aeabi_dmul>
 8005ca6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005caa:	f7fa ff2b 	bl	8000b04 <__aeabi_dcmpge>
 8005cae:	9e01      	ldr	r6, [sp, #4]
 8005cb0:	4637      	mov	r7, r6
 8005cb2:	2800      	cmp	r0, #0
 8005cb4:	f040 8243 	bne.w	800613e <_dtoa_r+0x956>
 8005cb8:	9d00      	ldr	r5, [sp, #0]
 8005cba:	2331      	movs	r3, #49	; 0x31
 8005cbc:	f805 3b01 	strb.w	r3, [r5], #1
 8005cc0:	f10a 0a01 	add.w	sl, sl, #1
 8005cc4:	e23f      	b.n	8006146 <_dtoa_r+0x95e>
 8005cc6:	07f2      	lsls	r2, r6, #31
 8005cc8:	d505      	bpl.n	8005cd6 <_dtoa_r+0x4ee>
 8005cca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005cce:	f7fa fc93 	bl	80005f8 <__aeabi_dmul>
 8005cd2:	3501      	adds	r5, #1
 8005cd4:	2301      	movs	r3, #1
 8005cd6:	1076      	asrs	r6, r6, #1
 8005cd8:	3708      	adds	r7, #8
 8005cda:	e76c      	b.n	8005bb6 <_dtoa_r+0x3ce>
 8005cdc:	2502      	movs	r5, #2
 8005cde:	e76f      	b.n	8005bc0 <_dtoa_r+0x3d8>
 8005ce0:	9b01      	ldr	r3, [sp, #4]
 8005ce2:	f8cd a01c 	str.w	sl, [sp, #28]
 8005ce6:	930c      	str	r3, [sp, #48]	; 0x30
 8005ce8:	e78d      	b.n	8005c06 <_dtoa_r+0x41e>
 8005cea:	9900      	ldr	r1, [sp, #0]
 8005cec:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005cee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005cf0:	4b4e      	ldr	r3, [pc, #312]	; (8005e2c <_dtoa_r+0x644>)
 8005cf2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005cf6:	4401      	add	r1, r0
 8005cf8:	9102      	str	r1, [sp, #8]
 8005cfa:	9908      	ldr	r1, [sp, #32]
 8005cfc:	eeb0 8a47 	vmov.f32	s16, s14
 8005d00:	eef0 8a67 	vmov.f32	s17, s15
 8005d04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d08:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005d0c:	2900      	cmp	r1, #0
 8005d0e:	d045      	beq.n	8005d9c <_dtoa_r+0x5b4>
 8005d10:	494c      	ldr	r1, [pc, #304]	; (8005e44 <_dtoa_r+0x65c>)
 8005d12:	2000      	movs	r0, #0
 8005d14:	f7fa fd9a 	bl	800084c <__aeabi_ddiv>
 8005d18:	ec53 2b18 	vmov	r2, r3, d8
 8005d1c:	f7fa fab4 	bl	8000288 <__aeabi_dsub>
 8005d20:	9d00      	ldr	r5, [sp, #0]
 8005d22:	ec41 0b18 	vmov	d8, r0, r1
 8005d26:	4639      	mov	r1, r7
 8005d28:	4630      	mov	r0, r6
 8005d2a:	f7fa ff15 	bl	8000b58 <__aeabi_d2iz>
 8005d2e:	900c      	str	r0, [sp, #48]	; 0x30
 8005d30:	f7fa fbf8 	bl	8000524 <__aeabi_i2d>
 8005d34:	4602      	mov	r2, r0
 8005d36:	460b      	mov	r3, r1
 8005d38:	4630      	mov	r0, r6
 8005d3a:	4639      	mov	r1, r7
 8005d3c:	f7fa faa4 	bl	8000288 <__aeabi_dsub>
 8005d40:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005d42:	3330      	adds	r3, #48	; 0x30
 8005d44:	f805 3b01 	strb.w	r3, [r5], #1
 8005d48:	ec53 2b18 	vmov	r2, r3, d8
 8005d4c:	4606      	mov	r6, r0
 8005d4e:	460f      	mov	r7, r1
 8005d50:	f7fa fec4 	bl	8000adc <__aeabi_dcmplt>
 8005d54:	2800      	cmp	r0, #0
 8005d56:	d165      	bne.n	8005e24 <_dtoa_r+0x63c>
 8005d58:	4632      	mov	r2, r6
 8005d5a:	463b      	mov	r3, r7
 8005d5c:	4935      	ldr	r1, [pc, #212]	; (8005e34 <_dtoa_r+0x64c>)
 8005d5e:	2000      	movs	r0, #0
 8005d60:	f7fa fa92 	bl	8000288 <__aeabi_dsub>
 8005d64:	ec53 2b18 	vmov	r2, r3, d8
 8005d68:	f7fa feb8 	bl	8000adc <__aeabi_dcmplt>
 8005d6c:	2800      	cmp	r0, #0
 8005d6e:	f040 80b9 	bne.w	8005ee4 <_dtoa_r+0x6fc>
 8005d72:	9b02      	ldr	r3, [sp, #8]
 8005d74:	429d      	cmp	r5, r3
 8005d76:	f43f af75 	beq.w	8005c64 <_dtoa_r+0x47c>
 8005d7a:	4b2f      	ldr	r3, [pc, #188]	; (8005e38 <_dtoa_r+0x650>)
 8005d7c:	ec51 0b18 	vmov	r0, r1, d8
 8005d80:	2200      	movs	r2, #0
 8005d82:	f7fa fc39 	bl	80005f8 <__aeabi_dmul>
 8005d86:	4b2c      	ldr	r3, [pc, #176]	; (8005e38 <_dtoa_r+0x650>)
 8005d88:	ec41 0b18 	vmov	d8, r0, r1
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	4630      	mov	r0, r6
 8005d90:	4639      	mov	r1, r7
 8005d92:	f7fa fc31 	bl	80005f8 <__aeabi_dmul>
 8005d96:	4606      	mov	r6, r0
 8005d98:	460f      	mov	r7, r1
 8005d9a:	e7c4      	b.n	8005d26 <_dtoa_r+0x53e>
 8005d9c:	ec51 0b17 	vmov	r0, r1, d7
 8005da0:	f7fa fc2a 	bl	80005f8 <__aeabi_dmul>
 8005da4:	9b02      	ldr	r3, [sp, #8]
 8005da6:	9d00      	ldr	r5, [sp, #0]
 8005da8:	930c      	str	r3, [sp, #48]	; 0x30
 8005daa:	ec41 0b18 	vmov	d8, r0, r1
 8005dae:	4639      	mov	r1, r7
 8005db0:	4630      	mov	r0, r6
 8005db2:	f7fa fed1 	bl	8000b58 <__aeabi_d2iz>
 8005db6:	9011      	str	r0, [sp, #68]	; 0x44
 8005db8:	f7fa fbb4 	bl	8000524 <__aeabi_i2d>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	460b      	mov	r3, r1
 8005dc0:	4630      	mov	r0, r6
 8005dc2:	4639      	mov	r1, r7
 8005dc4:	f7fa fa60 	bl	8000288 <__aeabi_dsub>
 8005dc8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005dca:	3330      	adds	r3, #48	; 0x30
 8005dcc:	f805 3b01 	strb.w	r3, [r5], #1
 8005dd0:	9b02      	ldr	r3, [sp, #8]
 8005dd2:	429d      	cmp	r5, r3
 8005dd4:	4606      	mov	r6, r0
 8005dd6:	460f      	mov	r7, r1
 8005dd8:	f04f 0200 	mov.w	r2, #0
 8005ddc:	d134      	bne.n	8005e48 <_dtoa_r+0x660>
 8005dde:	4b19      	ldr	r3, [pc, #100]	; (8005e44 <_dtoa_r+0x65c>)
 8005de0:	ec51 0b18 	vmov	r0, r1, d8
 8005de4:	f7fa fa52 	bl	800028c <__adddf3>
 8005de8:	4602      	mov	r2, r0
 8005dea:	460b      	mov	r3, r1
 8005dec:	4630      	mov	r0, r6
 8005dee:	4639      	mov	r1, r7
 8005df0:	f7fa fe92 	bl	8000b18 <__aeabi_dcmpgt>
 8005df4:	2800      	cmp	r0, #0
 8005df6:	d175      	bne.n	8005ee4 <_dtoa_r+0x6fc>
 8005df8:	ec53 2b18 	vmov	r2, r3, d8
 8005dfc:	4911      	ldr	r1, [pc, #68]	; (8005e44 <_dtoa_r+0x65c>)
 8005dfe:	2000      	movs	r0, #0
 8005e00:	f7fa fa42 	bl	8000288 <__aeabi_dsub>
 8005e04:	4602      	mov	r2, r0
 8005e06:	460b      	mov	r3, r1
 8005e08:	4630      	mov	r0, r6
 8005e0a:	4639      	mov	r1, r7
 8005e0c:	f7fa fe66 	bl	8000adc <__aeabi_dcmplt>
 8005e10:	2800      	cmp	r0, #0
 8005e12:	f43f af27 	beq.w	8005c64 <_dtoa_r+0x47c>
 8005e16:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005e18:	1e6b      	subs	r3, r5, #1
 8005e1a:	930c      	str	r3, [sp, #48]	; 0x30
 8005e1c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005e20:	2b30      	cmp	r3, #48	; 0x30
 8005e22:	d0f8      	beq.n	8005e16 <_dtoa_r+0x62e>
 8005e24:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005e28:	e04a      	b.n	8005ec0 <_dtoa_r+0x6d8>
 8005e2a:	bf00      	nop
 8005e2c:	08007c50 	.word	0x08007c50
 8005e30:	08007c28 	.word	0x08007c28
 8005e34:	3ff00000 	.word	0x3ff00000
 8005e38:	40240000 	.word	0x40240000
 8005e3c:	401c0000 	.word	0x401c0000
 8005e40:	40140000 	.word	0x40140000
 8005e44:	3fe00000 	.word	0x3fe00000
 8005e48:	4baf      	ldr	r3, [pc, #700]	; (8006108 <_dtoa_r+0x920>)
 8005e4a:	f7fa fbd5 	bl	80005f8 <__aeabi_dmul>
 8005e4e:	4606      	mov	r6, r0
 8005e50:	460f      	mov	r7, r1
 8005e52:	e7ac      	b.n	8005dae <_dtoa_r+0x5c6>
 8005e54:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005e58:	9d00      	ldr	r5, [sp, #0]
 8005e5a:	4642      	mov	r2, r8
 8005e5c:	464b      	mov	r3, r9
 8005e5e:	4630      	mov	r0, r6
 8005e60:	4639      	mov	r1, r7
 8005e62:	f7fa fcf3 	bl	800084c <__aeabi_ddiv>
 8005e66:	f7fa fe77 	bl	8000b58 <__aeabi_d2iz>
 8005e6a:	9002      	str	r0, [sp, #8]
 8005e6c:	f7fa fb5a 	bl	8000524 <__aeabi_i2d>
 8005e70:	4642      	mov	r2, r8
 8005e72:	464b      	mov	r3, r9
 8005e74:	f7fa fbc0 	bl	80005f8 <__aeabi_dmul>
 8005e78:	4602      	mov	r2, r0
 8005e7a:	460b      	mov	r3, r1
 8005e7c:	4630      	mov	r0, r6
 8005e7e:	4639      	mov	r1, r7
 8005e80:	f7fa fa02 	bl	8000288 <__aeabi_dsub>
 8005e84:	9e02      	ldr	r6, [sp, #8]
 8005e86:	9f01      	ldr	r7, [sp, #4]
 8005e88:	3630      	adds	r6, #48	; 0x30
 8005e8a:	f805 6b01 	strb.w	r6, [r5], #1
 8005e8e:	9e00      	ldr	r6, [sp, #0]
 8005e90:	1bae      	subs	r6, r5, r6
 8005e92:	42b7      	cmp	r7, r6
 8005e94:	4602      	mov	r2, r0
 8005e96:	460b      	mov	r3, r1
 8005e98:	d137      	bne.n	8005f0a <_dtoa_r+0x722>
 8005e9a:	f7fa f9f7 	bl	800028c <__adddf3>
 8005e9e:	4642      	mov	r2, r8
 8005ea0:	464b      	mov	r3, r9
 8005ea2:	4606      	mov	r6, r0
 8005ea4:	460f      	mov	r7, r1
 8005ea6:	f7fa fe37 	bl	8000b18 <__aeabi_dcmpgt>
 8005eaa:	b9c8      	cbnz	r0, 8005ee0 <_dtoa_r+0x6f8>
 8005eac:	4642      	mov	r2, r8
 8005eae:	464b      	mov	r3, r9
 8005eb0:	4630      	mov	r0, r6
 8005eb2:	4639      	mov	r1, r7
 8005eb4:	f7fa fe08 	bl	8000ac8 <__aeabi_dcmpeq>
 8005eb8:	b110      	cbz	r0, 8005ec0 <_dtoa_r+0x6d8>
 8005eba:	9b02      	ldr	r3, [sp, #8]
 8005ebc:	07d9      	lsls	r1, r3, #31
 8005ebe:	d40f      	bmi.n	8005ee0 <_dtoa_r+0x6f8>
 8005ec0:	4620      	mov	r0, r4
 8005ec2:	4659      	mov	r1, fp
 8005ec4:	f000 fcf6 	bl	80068b4 <_Bfree>
 8005ec8:	2300      	movs	r3, #0
 8005eca:	702b      	strb	r3, [r5, #0]
 8005ecc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005ece:	f10a 0001 	add.w	r0, sl, #1
 8005ed2:	6018      	str	r0, [r3, #0]
 8005ed4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	f43f acd8 	beq.w	800588c <_dtoa_r+0xa4>
 8005edc:	601d      	str	r5, [r3, #0]
 8005ede:	e4d5      	b.n	800588c <_dtoa_r+0xa4>
 8005ee0:	f8cd a01c 	str.w	sl, [sp, #28]
 8005ee4:	462b      	mov	r3, r5
 8005ee6:	461d      	mov	r5, r3
 8005ee8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005eec:	2a39      	cmp	r2, #57	; 0x39
 8005eee:	d108      	bne.n	8005f02 <_dtoa_r+0x71a>
 8005ef0:	9a00      	ldr	r2, [sp, #0]
 8005ef2:	429a      	cmp	r2, r3
 8005ef4:	d1f7      	bne.n	8005ee6 <_dtoa_r+0x6fe>
 8005ef6:	9a07      	ldr	r2, [sp, #28]
 8005ef8:	9900      	ldr	r1, [sp, #0]
 8005efa:	3201      	adds	r2, #1
 8005efc:	9207      	str	r2, [sp, #28]
 8005efe:	2230      	movs	r2, #48	; 0x30
 8005f00:	700a      	strb	r2, [r1, #0]
 8005f02:	781a      	ldrb	r2, [r3, #0]
 8005f04:	3201      	adds	r2, #1
 8005f06:	701a      	strb	r2, [r3, #0]
 8005f08:	e78c      	b.n	8005e24 <_dtoa_r+0x63c>
 8005f0a:	4b7f      	ldr	r3, [pc, #508]	; (8006108 <_dtoa_r+0x920>)
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	f7fa fb73 	bl	80005f8 <__aeabi_dmul>
 8005f12:	2200      	movs	r2, #0
 8005f14:	2300      	movs	r3, #0
 8005f16:	4606      	mov	r6, r0
 8005f18:	460f      	mov	r7, r1
 8005f1a:	f7fa fdd5 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f1e:	2800      	cmp	r0, #0
 8005f20:	d09b      	beq.n	8005e5a <_dtoa_r+0x672>
 8005f22:	e7cd      	b.n	8005ec0 <_dtoa_r+0x6d8>
 8005f24:	9a08      	ldr	r2, [sp, #32]
 8005f26:	2a00      	cmp	r2, #0
 8005f28:	f000 80c4 	beq.w	80060b4 <_dtoa_r+0x8cc>
 8005f2c:	9a05      	ldr	r2, [sp, #20]
 8005f2e:	2a01      	cmp	r2, #1
 8005f30:	f300 80a8 	bgt.w	8006084 <_dtoa_r+0x89c>
 8005f34:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005f36:	2a00      	cmp	r2, #0
 8005f38:	f000 80a0 	beq.w	800607c <_dtoa_r+0x894>
 8005f3c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005f40:	9e06      	ldr	r6, [sp, #24]
 8005f42:	4645      	mov	r5, r8
 8005f44:	9a04      	ldr	r2, [sp, #16]
 8005f46:	2101      	movs	r1, #1
 8005f48:	441a      	add	r2, r3
 8005f4a:	4620      	mov	r0, r4
 8005f4c:	4498      	add	r8, r3
 8005f4e:	9204      	str	r2, [sp, #16]
 8005f50:	f000 fd6c 	bl	8006a2c <__i2b>
 8005f54:	4607      	mov	r7, r0
 8005f56:	2d00      	cmp	r5, #0
 8005f58:	dd0b      	ble.n	8005f72 <_dtoa_r+0x78a>
 8005f5a:	9b04      	ldr	r3, [sp, #16]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	dd08      	ble.n	8005f72 <_dtoa_r+0x78a>
 8005f60:	42ab      	cmp	r3, r5
 8005f62:	9a04      	ldr	r2, [sp, #16]
 8005f64:	bfa8      	it	ge
 8005f66:	462b      	movge	r3, r5
 8005f68:	eba8 0803 	sub.w	r8, r8, r3
 8005f6c:	1aed      	subs	r5, r5, r3
 8005f6e:	1ad3      	subs	r3, r2, r3
 8005f70:	9304      	str	r3, [sp, #16]
 8005f72:	9b06      	ldr	r3, [sp, #24]
 8005f74:	b1fb      	cbz	r3, 8005fb6 <_dtoa_r+0x7ce>
 8005f76:	9b08      	ldr	r3, [sp, #32]
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	f000 809f 	beq.w	80060bc <_dtoa_r+0x8d4>
 8005f7e:	2e00      	cmp	r6, #0
 8005f80:	dd11      	ble.n	8005fa6 <_dtoa_r+0x7be>
 8005f82:	4639      	mov	r1, r7
 8005f84:	4632      	mov	r2, r6
 8005f86:	4620      	mov	r0, r4
 8005f88:	f000 fe0c 	bl	8006ba4 <__pow5mult>
 8005f8c:	465a      	mov	r2, fp
 8005f8e:	4601      	mov	r1, r0
 8005f90:	4607      	mov	r7, r0
 8005f92:	4620      	mov	r0, r4
 8005f94:	f000 fd60 	bl	8006a58 <__multiply>
 8005f98:	4659      	mov	r1, fp
 8005f9a:	9007      	str	r0, [sp, #28]
 8005f9c:	4620      	mov	r0, r4
 8005f9e:	f000 fc89 	bl	80068b4 <_Bfree>
 8005fa2:	9b07      	ldr	r3, [sp, #28]
 8005fa4:	469b      	mov	fp, r3
 8005fa6:	9b06      	ldr	r3, [sp, #24]
 8005fa8:	1b9a      	subs	r2, r3, r6
 8005faa:	d004      	beq.n	8005fb6 <_dtoa_r+0x7ce>
 8005fac:	4659      	mov	r1, fp
 8005fae:	4620      	mov	r0, r4
 8005fb0:	f000 fdf8 	bl	8006ba4 <__pow5mult>
 8005fb4:	4683      	mov	fp, r0
 8005fb6:	2101      	movs	r1, #1
 8005fb8:	4620      	mov	r0, r4
 8005fba:	f000 fd37 	bl	8006a2c <__i2b>
 8005fbe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	4606      	mov	r6, r0
 8005fc4:	dd7c      	ble.n	80060c0 <_dtoa_r+0x8d8>
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	4601      	mov	r1, r0
 8005fca:	4620      	mov	r0, r4
 8005fcc:	f000 fdea 	bl	8006ba4 <__pow5mult>
 8005fd0:	9b05      	ldr	r3, [sp, #20]
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	4606      	mov	r6, r0
 8005fd6:	dd76      	ble.n	80060c6 <_dtoa_r+0x8de>
 8005fd8:	2300      	movs	r3, #0
 8005fda:	9306      	str	r3, [sp, #24]
 8005fdc:	6933      	ldr	r3, [r6, #16]
 8005fde:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005fe2:	6918      	ldr	r0, [r3, #16]
 8005fe4:	f000 fcd2 	bl	800698c <__hi0bits>
 8005fe8:	f1c0 0020 	rsb	r0, r0, #32
 8005fec:	9b04      	ldr	r3, [sp, #16]
 8005fee:	4418      	add	r0, r3
 8005ff0:	f010 001f 	ands.w	r0, r0, #31
 8005ff4:	f000 8086 	beq.w	8006104 <_dtoa_r+0x91c>
 8005ff8:	f1c0 0320 	rsb	r3, r0, #32
 8005ffc:	2b04      	cmp	r3, #4
 8005ffe:	dd7f      	ble.n	8006100 <_dtoa_r+0x918>
 8006000:	f1c0 001c 	rsb	r0, r0, #28
 8006004:	9b04      	ldr	r3, [sp, #16]
 8006006:	4403      	add	r3, r0
 8006008:	4480      	add	r8, r0
 800600a:	4405      	add	r5, r0
 800600c:	9304      	str	r3, [sp, #16]
 800600e:	f1b8 0f00 	cmp.w	r8, #0
 8006012:	dd05      	ble.n	8006020 <_dtoa_r+0x838>
 8006014:	4659      	mov	r1, fp
 8006016:	4642      	mov	r2, r8
 8006018:	4620      	mov	r0, r4
 800601a:	f000 fe1d 	bl	8006c58 <__lshift>
 800601e:	4683      	mov	fp, r0
 8006020:	9b04      	ldr	r3, [sp, #16]
 8006022:	2b00      	cmp	r3, #0
 8006024:	dd05      	ble.n	8006032 <_dtoa_r+0x84a>
 8006026:	4631      	mov	r1, r6
 8006028:	461a      	mov	r2, r3
 800602a:	4620      	mov	r0, r4
 800602c:	f000 fe14 	bl	8006c58 <__lshift>
 8006030:	4606      	mov	r6, r0
 8006032:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006034:	2b00      	cmp	r3, #0
 8006036:	d069      	beq.n	800610c <_dtoa_r+0x924>
 8006038:	4631      	mov	r1, r6
 800603a:	4658      	mov	r0, fp
 800603c:	f000 fe78 	bl	8006d30 <__mcmp>
 8006040:	2800      	cmp	r0, #0
 8006042:	da63      	bge.n	800610c <_dtoa_r+0x924>
 8006044:	2300      	movs	r3, #0
 8006046:	4659      	mov	r1, fp
 8006048:	220a      	movs	r2, #10
 800604a:	4620      	mov	r0, r4
 800604c:	f000 fc54 	bl	80068f8 <__multadd>
 8006050:	9b08      	ldr	r3, [sp, #32]
 8006052:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006056:	4683      	mov	fp, r0
 8006058:	2b00      	cmp	r3, #0
 800605a:	f000 818f 	beq.w	800637c <_dtoa_r+0xb94>
 800605e:	4639      	mov	r1, r7
 8006060:	2300      	movs	r3, #0
 8006062:	220a      	movs	r2, #10
 8006064:	4620      	mov	r0, r4
 8006066:	f000 fc47 	bl	80068f8 <__multadd>
 800606a:	f1b9 0f00 	cmp.w	r9, #0
 800606e:	4607      	mov	r7, r0
 8006070:	f300 808e 	bgt.w	8006190 <_dtoa_r+0x9a8>
 8006074:	9b05      	ldr	r3, [sp, #20]
 8006076:	2b02      	cmp	r3, #2
 8006078:	dc50      	bgt.n	800611c <_dtoa_r+0x934>
 800607a:	e089      	b.n	8006190 <_dtoa_r+0x9a8>
 800607c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800607e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006082:	e75d      	b.n	8005f40 <_dtoa_r+0x758>
 8006084:	9b01      	ldr	r3, [sp, #4]
 8006086:	1e5e      	subs	r6, r3, #1
 8006088:	9b06      	ldr	r3, [sp, #24]
 800608a:	42b3      	cmp	r3, r6
 800608c:	bfbf      	itttt	lt
 800608e:	9b06      	ldrlt	r3, [sp, #24]
 8006090:	9606      	strlt	r6, [sp, #24]
 8006092:	1af2      	sublt	r2, r6, r3
 8006094:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8006096:	bfb6      	itet	lt
 8006098:	189b      	addlt	r3, r3, r2
 800609a:	1b9e      	subge	r6, r3, r6
 800609c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800609e:	9b01      	ldr	r3, [sp, #4]
 80060a0:	bfb8      	it	lt
 80060a2:	2600      	movlt	r6, #0
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	bfb5      	itete	lt
 80060a8:	eba8 0503 	sublt.w	r5, r8, r3
 80060ac:	9b01      	ldrge	r3, [sp, #4]
 80060ae:	2300      	movlt	r3, #0
 80060b0:	4645      	movge	r5, r8
 80060b2:	e747      	b.n	8005f44 <_dtoa_r+0x75c>
 80060b4:	9e06      	ldr	r6, [sp, #24]
 80060b6:	9f08      	ldr	r7, [sp, #32]
 80060b8:	4645      	mov	r5, r8
 80060ba:	e74c      	b.n	8005f56 <_dtoa_r+0x76e>
 80060bc:	9a06      	ldr	r2, [sp, #24]
 80060be:	e775      	b.n	8005fac <_dtoa_r+0x7c4>
 80060c0:	9b05      	ldr	r3, [sp, #20]
 80060c2:	2b01      	cmp	r3, #1
 80060c4:	dc18      	bgt.n	80060f8 <_dtoa_r+0x910>
 80060c6:	9b02      	ldr	r3, [sp, #8]
 80060c8:	b9b3      	cbnz	r3, 80060f8 <_dtoa_r+0x910>
 80060ca:	9b03      	ldr	r3, [sp, #12]
 80060cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80060d0:	b9a3      	cbnz	r3, 80060fc <_dtoa_r+0x914>
 80060d2:	9b03      	ldr	r3, [sp, #12]
 80060d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80060d8:	0d1b      	lsrs	r3, r3, #20
 80060da:	051b      	lsls	r3, r3, #20
 80060dc:	b12b      	cbz	r3, 80060ea <_dtoa_r+0x902>
 80060de:	9b04      	ldr	r3, [sp, #16]
 80060e0:	3301      	adds	r3, #1
 80060e2:	9304      	str	r3, [sp, #16]
 80060e4:	f108 0801 	add.w	r8, r8, #1
 80060e8:	2301      	movs	r3, #1
 80060ea:	9306      	str	r3, [sp, #24]
 80060ec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	f47f af74 	bne.w	8005fdc <_dtoa_r+0x7f4>
 80060f4:	2001      	movs	r0, #1
 80060f6:	e779      	b.n	8005fec <_dtoa_r+0x804>
 80060f8:	2300      	movs	r3, #0
 80060fa:	e7f6      	b.n	80060ea <_dtoa_r+0x902>
 80060fc:	9b02      	ldr	r3, [sp, #8]
 80060fe:	e7f4      	b.n	80060ea <_dtoa_r+0x902>
 8006100:	d085      	beq.n	800600e <_dtoa_r+0x826>
 8006102:	4618      	mov	r0, r3
 8006104:	301c      	adds	r0, #28
 8006106:	e77d      	b.n	8006004 <_dtoa_r+0x81c>
 8006108:	40240000 	.word	0x40240000
 800610c:	9b01      	ldr	r3, [sp, #4]
 800610e:	2b00      	cmp	r3, #0
 8006110:	dc38      	bgt.n	8006184 <_dtoa_r+0x99c>
 8006112:	9b05      	ldr	r3, [sp, #20]
 8006114:	2b02      	cmp	r3, #2
 8006116:	dd35      	ble.n	8006184 <_dtoa_r+0x99c>
 8006118:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800611c:	f1b9 0f00 	cmp.w	r9, #0
 8006120:	d10d      	bne.n	800613e <_dtoa_r+0x956>
 8006122:	4631      	mov	r1, r6
 8006124:	464b      	mov	r3, r9
 8006126:	2205      	movs	r2, #5
 8006128:	4620      	mov	r0, r4
 800612a:	f000 fbe5 	bl	80068f8 <__multadd>
 800612e:	4601      	mov	r1, r0
 8006130:	4606      	mov	r6, r0
 8006132:	4658      	mov	r0, fp
 8006134:	f000 fdfc 	bl	8006d30 <__mcmp>
 8006138:	2800      	cmp	r0, #0
 800613a:	f73f adbd 	bgt.w	8005cb8 <_dtoa_r+0x4d0>
 800613e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006140:	9d00      	ldr	r5, [sp, #0]
 8006142:	ea6f 0a03 	mvn.w	sl, r3
 8006146:	f04f 0800 	mov.w	r8, #0
 800614a:	4631      	mov	r1, r6
 800614c:	4620      	mov	r0, r4
 800614e:	f000 fbb1 	bl	80068b4 <_Bfree>
 8006152:	2f00      	cmp	r7, #0
 8006154:	f43f aeb4 	beq.w	8005ec0 <_dtoa_r+0x6d8>
 8006158:	f1b8 0f00 	cmp.w	r8, #0
 800615c:	d005      	beq.n	800616a <_dtoa_r+0x982>
 800615e:	45b8      	cmp	r8, r7
 8006160:	d003      	beq.n	800616a <_dtoa_r+0x982>
 8006162:	4641      	mov	r1, r8
 8006164:	4620      	mov	r0, r4
 8006166:	f000 fba5 	bl	80068b4 <_Bfree>
 800616a:	4639      	mov	r1, r7
 800616c:	4620      	mov	r0, r4
 800616e:	f000 fba1 	bl	80068b4 <_Bfree>
 8006172:	e6a5      	b.n	8005ec0 <_dtoa_r+0x6d8>
 8006174:	2600      	movs	r6, #0
 8006176:	4637      	mov	r7, r6
 8006178:	e7e1      	b.n	800613e <_dtoa_r+0x956>
 800617a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800617c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8006180:	4637      	mov	r7, r6
 8006182:	e599      	b.n	8005cb8 <_dtoa_r+0x4d0>
 8006184:	9b08      	ldr	r3, [sp, #32]
 8006186:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800618a:	2b00      	cmp	r3, #0
 800618c:	f000 80fd 	beq.w	800638a <_dtoa_r+0xba2>
 8006190:	2d00      	cmp	r5, #0
 8006192:	dd05      	ble.n	80061a0 <_dtoa_r+0x9b8>
 8006194:	4639      	mov	r1, r7
 8006196:	462a      	mov	r2, r5
 8006198:	4620      	mov	r0, r4
 800619a:	f000 fd5d 	bl	8006c58 <__lshift>
 800619e:	4607      	mov	r7, r0
 80061a0:	9b06      	ldr	r3, [sp, #24]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d05c      	beq.n	8006260 <_dtoa_r+0xa78>
 80061a6:	6879      	ldr	r1, [r7, #4]
 80061a8:	4620      	mov	r0, r4
 80061aa:	f000 fb43 	bl	8006834 <_Balloc>
 80061ae:	4605      	mov	r5, r0
 80061b0:	b928      	cbnz	r0, 80061be <_dtoa_r+0x9d6>
 80061b2:	4b80      	ldr	r3, [pc, #512]	; (80063b4 <_dtoa_r+0xbcc>)
 80061b4:	4602      	mov	r2, r0
 80061b6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80061ba:	f7ff bb2e 	b.w	800581a <_dtoa_r+0x32>
 80061be:	693a      	ldr	r2, [r7, #16]
 80061c0:	3202      	adds	r2, #2
 80061c2:	0092      	lsls	r2, r2, #2
 80061c4:	f107 010c 	add.w	r1, r7, #12
 80061c8:	300c      	adds	r0, #12
 80061ca:	f000 fb25 	bl	8006818 <memcpy>
 80061ce:	2201      	movs	r2, #1
 80061d0:	4629      	mov	r1, r5
 80061d2:	4620      	mov	r0, r4
 80061d4:	f000 fd40 	bl	8006c58 <__lshift>
 80061d8:	9b00      	ldr	r3, [sp, #0]
 80061da:	3301      	adds	r3, #1
 80061dc:	9301      	str	r3, [sp, #4]
 80061de:	9b00      	ldr	r3, [sp, #0]
 80061e0:	444b      	add	r3, r9
 80061e2:	9307      	str	r3, [sp, #28]
 80061e4:	9b02      	ldr	r3, [sp, #8]
 80061e6:	f003 0301 	and.w	r3, r3, #1
 80061ea:	46b8      	mov	r8, r7
 80061ec:	9306      	str	r3, [sp, #24]
 80061ee:	4607      	mov	r7, r0
 80061f0:	9b01      	ldr	r3, [sp, #4]
 80061f2:	4631      	mov	r1, r6
 80061f4:	3b01      	subs	r3, #1
 80061f6:	4658      	mov	r0, fp
 80061f8:	9302      	str	r3, [sp, #8]
 80061fa:	f7ff fa69 	bl	80056d0 <quorem>
 80061fe:	4603      	mov	r3, r0
 8006200:	3330      	adds	r3, #48	; 0x30
 8006202:	9004      	str	r0, [sp, #16]
 8006204:	4641      	mov	r1, r8
 8006206:	4658      	mov	r0, fp
 8006208:	9308      	str	r3, [sp, #32]
 800620a:	f000 fd91 	bl	8006d30 <__mcmp>
 800620e:	463a      	mov	r2, r7
 8006210:	4681      	mov	r9, r0
 8006212:	4631      	mov	r1, r6
 8006214:	4620      	mov	r0, r4
 8006216:	f000 fda7 	bl	8006d68 <__mdiff>
 800621a:	68c2      	ldr	r2, [r0, #12]
 800621c:	9b08      	ldr	r3, [sp, #32]
 800621e:	4605      	mov	r5, r0
 8006220:	bb02      	cbnz	r2, 8006264 <_dtoa_r+0xa7c>
 8006222:	4601      	mov	r1, r0
 8006224:	4658      	mov	r0, fp
 8006226:	f000 fd83 	bl	8006d30 <__mcmp>
 800622a:	9b08      	ldr	r3, [sp, #32]
 800622c:	4602      	mov	r2, r0
 800622e:	4629      	mov	r1, r5
 8006230:	4620      	mov	r0, r4
 8006232:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8006236:	f000 fb3d 	bl	80068b4 <_Bfree>
 800623a:	9b05      	ldr	r3, [sp, #20]
 800623c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800623e:	9d01      	ldr	r5, [sp, #4]
 8006240:	ea43 0102 	orr.w	r1, r3, r2
 8006244:	9b06      	ldr	r3, [sp, #24]
 8006246:	430b      	orrs	r3, r1
 8006248:	9b08      	ldr	r3, [sp, #32]
 800624a:	d10d      	bne.n	8006268 <_dtoa_r+0xa80>
 800624c:	2b39      	cmp	r3, #57	; 0x39
 800624e:	d029      	beq.n	80062a4 <_dtoa_r+0xabc>
 8006250:	f1b9 0f00 	cmp.w	r9, #0
 8006254:	dd01      	ble.n	800625a <_dtoa_r+0xa72>
 8006256:	9b04      	ldr	r3, [sp, #16]
 8006258:	3331      	adds	r3, #49	; 0x31
 800625a:	9a02      	ldr	r2, [sp, #8]
 800625c:	7013      	strb	r3, [r2, #0]
 800625e:	e774      	b.n	800614a <_dtoa_r+0x962>
 8006260:	4638      	mov	r0, r7
 8006262:	e7b9      	b.n	80061d8 <_dtoa_r+0x9f0>
 8006264:	2201      	movs	r2, #1
 8006266:	e7e2      	b.n	800622e <_dtoa_r+0xa46>
 8006268:	f1b9 0f00 	cmp.w	r9, #0
 800626c:	db06      	blt.n	800627c <_dtoa_r+0xa94>
 800626e:	9905      	ldr	r1, [sp, #20]
 8006270:	ea41 0909 	orr.w	r9, r1, r9
 8006274:	9906      	ldr	r1, [sp, #24]
 8006276:	ea59 0101 	orrs.w	r1, r9, r1
 800627a:	d120      	bne.n	80062be <_dtoa_r+0xad6>
 800627c:	2a00      	cmp	r2, #0
 800627e:	ddec      	ble.n	800625a <_dtoa_r+0xa72>
 8006280:	4659      	mov	r1, fp
 8006282:	2201      	movs	r2, #1
 8006284:	4620      	mov	r0, r4
 8006286:	9301      	str	r3, [sp, #4]
 8006288:	f000 fce6 	bl	8006c58 <__lshift>
 800628c:	4631      	mov	r1, r6
 800628e:	4683      	mov	fp, r0
 8006290:	f000 fd4e 	bl	8006d30 <__mcmp>
 8006294:	2800      	cmp	r0, #0
 8006296:	9b01      	ldr	r3, [sp, #4]
 8006298:	dc02      	bgt.n	80062a0 <_dtoa_r+0xab8>
 800629a:	d1de      	bne.n	800625a <_dtoa_r+0xa72>
 800629c:	07da      	lsls	r2, r3, #31
 800629e:	d5dc      	bpl.n	800625a <_dtoa_r+0xa72>
 80062a0:	2b39      	cmp	r3, #57	; 0x39
 80062a2:	d1d8      	bne.n	8006256 <_dtoa_r+0xa6e>
 80062a4:	9a02      	ldr	r2, [sp, #8]
 80062a6:	2339      	movs	r3, #57	; 0x39
 80062a8:	7013      	strb	r3, [r2, #0]
 80062aa:	462b      	mov	r3, r5
 80062ac:	461d      	mov	r5, r3
 80062ae:	3b01      	subs	r3, #1
 80062b0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80062b4:	2a39      	cmp	r2, #57	; 0x39
 80062b6:	d050      	beq.n	800635a <_dtoa_r+0xb72>
 80062b8:	3201      	adds	r2, #1
 80062ba:	701a      	strb	r2, [r3, #0]
 80062bc:	e745      	b.n	800614a <_dtoa_r+0x962>
 80062be:	2a00      	cmp	r2, #0
 80062c0:	dd03      	ble.n	80062ca <_dtoa_r+0xae2>
 80062c2:	2b39      	cmp	r3, #57	; 0x39
 80062c4:	d0ee      	beq.n	80062a4 <_dtoa_r+0xabc>
 80062c6:	3301      	adds	r3, #1
 80062c8:	e7c7      	b.n	800625a <_dtoa_r+0xa72>
 80062ca:	9a01      	ldr	r2, [sp, #4]
 80062cc:	9907      	ldr	r1, [sp, #28]
 80062ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 80062d2:	428a      	cmp	r2, r1
 80062d4:	d02a      	beq.n	800632c <_dtoa_r+0xb44>
 80062d6:	4659      	mov	r1, fp
 80062d8:	2300      	movs	r3, #0
 80062da:	220a      	movs	r2, #10
 80062dc:	4620      	mov	r0, r4
 80062de:	f000 fb0b 	bl	80068f8 <__multadd>
 80062e2:	45b8      	cmp	r8, r7
 80062e4:	4683      	mov	fp, r0
 80062e6:	f04f 0300 	mov.w	r3, #0
 80062ea:	f04f 020a 	mov.w	r2, #10
 80062ee:	4641      	mov	r1, r8
 80062f0:	4620      	mov	r0, r4
 80062f2:	d107      	bne.n	8006304 <_dtoa_r+0xb1c>
 80062f4:	f000 fb00 	bl	80068f8 <__multadd>
 80062f8:	4680      	mov	r8, r0
 80062fa:	4607      	mov	r7, r0
 80062fc:	9b01      	ldr	r3, [sp, #4]
 80062fe:	3301      	adds	r3, #1
 8006300:	9301      	str	r3, [sp, #4]
 8006302:	e775      	b.n	80061f0 <_dtoa_r+0xa08>
 8006304:	f000 faf8 	bl	80068f8 <__multadd>
 8006308:	4639      	mov	r1, r7
 800630a:	4680      	mov	r8, r0
 800630c:	2300      	movs	r3, #0
 800630e:	220a      	movs	r2, #10
 8006310:	4620      	mov	r0, r4
 8006312:	f000 faf1 	bl	80068f8 <__multadd>
 8006316:	4607      	mov	r7, r0
 8006318:	e7f0      	b.n	80062fc <_dtoa_r+0xb14>
 800631a:	f1b9 0f00 	cmp.w	r9, #0
 800631e:	9a00      	ldr	r2, [sp, #0]
 8006320:	bfcc      	ite	gt
 8006322:	464d      	movgt	r5, r9
 8006324:	2501      	movle	r5, #1
 8006326:	4415      	add	r5, r2
 8006328:	f04f 0800 	mov.w	r8, #0
 800632c:	4659      	mov	r1, fp
 800632e:	2201      	movs	r2, #1
 8006330:	4620      	mov	r0, r4
 8006332:	9301      	str	r3, [sp, #4]
 8006334:	f000 fc90 	bl	8006c58 <__lshift>
 8006338:	4631      	mov	r1, r6
 800633a:	4683      	mov	fp, r0
 800633c:	f000 fcf8 	bl	8006d30 <__mcmp>
 8006340:	2800      	cmp	r0, #0
 8006342:	dcb2      	bgt.n	80062aa <_dtoa_r+0xac2>
 8006344:	d102      	bne.n	800634c <_dtoa_r+0xb64>
 8006346:	9b01      	ldr	r3, [sp, #4]
 8006348:	07db      	lsls	r3, r3, #31
 800634a:	d4ae      	bmi.n	80062aa <_dtoa_r+0xac2>
 800634c:	462b      	mov	r3, r5
 800634e:	461d      	mov	r5, r3
 8006350:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006354:	2a30      	cmp	r2, #48	; 0x30
 8006356:	d0fa      	beq.n	800634e <_dtoa_r+0xb66>
 8006358:	e6f7      	b.n	800614a <_dtoa_r+0x962>
 800635a:	9a00      	ldr	r2, [sp, #0]
 800635c:	429a      	cmp	r2, r3
 800635e:	d1a5      	bne.n	80062ac <_dtoa_r+0xac4>
 8006360:	f10a 0a01 	add.w	sl, sl, #1
 8006364:	2331      	movs	r3, #49	; 0x31
 8006366:	e779      	b.n	800625c <_dtoa_r+0xa74>
 8006368:	4b13      	ldr	r3, [pc, #76]	; (80063b8 <_dtoa_r+0xbd0>)
 800636a:	f7ff baaf 	b.w	80058cc <_dtoa_r+0xe4>
 800636e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006370:	2b00      	cmp	r3, #0
 8006372:	f47f aa86 	bne.w	8005882 <_dtoa_r+0x9a>
 8006376:	4b11      	ldr	r3, [pc, #68]	; (80063bc <_dtoa_r+0xbd4>)
 8006378:	f7ff baa8 	b.w	80058cc <_dtoa_r+0xe4>
 800637c:	f1b9 0f00 	cmp.w	r9, #0
 8006380:	dc03      	bgt.n	800638a <_dtoa_r+0xba2>
 8006382:	9b05      	ldr	r3, [sp, #20]
 8006384:	2b02      	cmp	r3, #2
 8006386:	f73f aec9 	bgt.w	800611c <_dtoa_r+0x934>
 800638a:	9d00      	ldr	r5, [sp, #0]
 800638c:	4631      	mov	r1, r6
 800638e:	4658      	mov	r0, fp
 8006390:	f7ff f99e 	bl	80056d0 <quorem>
 8006394:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006398:	f805 3b01 	strb.w	r3, [r5], #1
 800639c:	9a00      	ldr	r2, [sp, #0]
 800639e:	1aaa      	subs	r2, r5, r2
 80063a0:	4591      	cmp	r9, r2
 80063a2:	ddba      	ble.n	800631a <_dtoa_r+0xb32>
 80063a4:	4659      	mov	r1, fp
 80063a6:	2300      	movs	r3, #0
 80063a8:	220a      	movs	r2, #10
 80063aa:	4620      	mov	r0, r4
 80063ac:	f000 faa4 	bl	80068f8 <__multadd>
 80063b0:	4683      	mov	fp, r0
 80063b2:	e7eb      	b.n	800638c <_dtoa_r+0xba4>
 80063b4:	08007b53 	.word	0x08007b53
 80063b8:	08007aac 	.word	0x08007aac
 80063bc:	08007ad0 	.word	0x08007ad0

080063c0 <__sflush_r>:
 80063c0:	898a      	ldrh	r2, [r1, #12]
 80063c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80063c6:	4605      	mov	r5, r0
 80063c8:	0710      	lsls	r0, r2, #28
 80063ca:	460c      	mov	r4, r1
 80063cc:	d458      	bmi.n	8006480 <__sflush_r+0xc0>
 80063ce:	684b      	ldr	r3, [r1, #4]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	dc05      	bgt.n	80063e0 <__sflush_r+0x20>
 80063d4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	dc02      	bgt.n	80063e0 <__sflush_r+0x20>
 80063da:	2000      	movs	r0, #0
 80063dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063e0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80063e2:	2e00      	cmp	r6, #0
 80063e4:	d0f9      	beq.n	80063da <__sflush_r+0x1a>
 80063e6:	2300      	movs	r3, #0
 80063e8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80063ec:	682f      	ldr	r7, [r5, #0]
 80063ee:	602b      	str	r3, [r5, #0]
 80063f0:	d032      	beq.n	8006458 <__sflush_r+0x98>
 80063f2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80063f4:	89a3      	ldrh	r3, [r4, #12]
 80063f6:	075a      	lsls	r2, r3, #29
 80063f8:	d505      	bpl.n	8006406 <__sflush_r+0x46>
 80063fa:	6863      	ldr	r3, [r4, #4]
 80063fc:	1ac0      	subs	r0, r0, r3
 80063fe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006400:	b10b      	cbz	r3, 8006406 <__sflush_r+0x46>
 8006402:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006404:	1ac0      	subs	r0, r0, r3
 8006406:	2300      	movs	r3, #0
 8006408:	4602      	mov	r2, r0
 800640a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800640c:	6a21      	ldr	r1, [r4, #32]
 800640e:	4628      	mov	r0, r5
 8006410:	47b0      	blx	r6
 8006412:	1c43      	adds	r3, r0, #1
 8006414:	89a3      	ldrh	r3, [r4, #12]
 8006416:	d106      	bne.n	8006426 <__sflush_r+0x66>
 8006418:	6829      	ldr	r1, [r5, #0]
 800641a:	291d      	cmp	r1, #29
 800641c:	d82c      	bhi.n	8006478 <__sflush_r+0xb8>
 800641e:	4a2a      	ldr	r2, [pc, #168]	; (80064c8 <__sflush_r+0x108>)
 8006420:	40ca      	lsrs	r2, r1
 8006422:	07d6      	lsls	r6, r2, #31
 8006424:	d528      	bpl.n	8006478 <__sflush_r+0xb8>
 8006426:	2200      	movs	r2, #0
 8006428:	6062      	str	r2, [r4, #4]
 800642a:	04d9      	lsls	r1, r3, #19
 800642c:	6922      	ldr	r2, [r4, #16]
 800642e:	6022      	str	r2, [r4, #0]
 8006430:	d504      	bpl.n	800643c <__sflush_r+0x7c>
 8006432:	1c42      	adds	r2, r0, #1
 8006434:	d101      	bne.n	800643a <__sflush_r+0x7a>
 8006436:	682b      	ldr	r3, [r5, #0]
 8006438:	b903      	cbnz	r3, 800643c <__sflush_r+0x7c>
 800643a:	6560      	str	r0, [r4, #84]	; 0x54
 800643c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800643e:	602f      	str	r7, [r5, #0]
 8006440:	2900      	cmp	r1, #0
 8006442:	d0ca      	beq.n	80063da <__sflush_r+0x1a>
 8006444:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006448:	4299      	cmp	r1, r3
 800644a:	d002      	beq.n	8006452 <__sflush_r+0x92>
 800644c:	4628      	mov	r0, r5
 800644e:	f000 fd7f 	bl	8006f50 <_free_r>
 8006452:	2000      	movs	r0, #0
 8006454:	6360      	str	r0, [r4, #52]	; 0x34
 8006456:	e7c1      	b.n	80063dc <__sflush_r+0x1c>
 8006458:	6a21      	ldr	r1, [r4, #32]
 800645a:	2301      	movs	r3, #1
 800645c:	4628      	mov	r0, r5
 800645e:	47b0      	blx	r6
 8006460:	1c41      	adds	r1, r0, #1
 8006462:	d1c7      	bne.n	80063f4 <__sflush_r+0x34>
 8006464:	682b      	ldr	r3, [r5, #0]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d0c4      	beq.n	80063f4 <__sflush_r+0x34>
 800646a:	2b1d      	cmp	r3, #29
 800646c:	d001      	beq.n	8006472 <__sflush_r+0xb2>
 800646e:	2b16      	cmp	r3, #22
 8006470:	d101      	bne.n	8006476 <__sflush_r+0xb6>
 8006472:	602f      	str	r7, [r5, #0]
 8006474:	e7b1      	b.n	80063da <__sflush_r+0x1a>
 8006476:	89a3      	ldrh	r3, [r4, #12]
 8006478:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800647c:	81a3      	strh	r3, [r4, #12]
 800647e:	e7ad      	b.n	80063dc <__sflush_r+0x1c>
 8006480:	690f      	ldr	r7, [r1, #16]
 8006482:	2f00      	cmp	r7, #0
 8006484:	d0a9      	beq.n	80063da <__sflush_r+0x1a>
 8006486:	0793      	lsls	r3, r2, #30
 8006488:	680e      	ldr	r6, [r1, #0]
 800648a:	bf08      	it	eq
 800648c:	694b      	ldreq	r3, [r1, #20]
 800648e:	600f      	str	r7, [r1, #0]
 8006490:	bf18      	it	ne
 8006492:	2300      	movne	r3, #0
 8006494:	eba6 0807 	sub.w	r8, r6, r7
 8006498:	608b      	str	r3, [r1, #8]
 800649a:	f1b8 0f00 	cmp.w	r8, #0
 800649e:	dd9c      	ble.n	80063da <__sflush_r+0x1a>
 80064a0:	6a21      	ldr	r1, [r4, #32]
 80064a2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80064a4:	4643      	mov	r3, r8
 80064a6:	463a      	mov	r2, r7
 80064a8:	4628      	mov	r0, r5
 80064aa:	47b0      	blx	r6
 80064ac:	2800      	cmp	r0, #0
 80064ae:	dc06      	bgt.n	80064be <__sflush_r+0xfe>
 80064b0:	89a3      	ldrh	r3, [r4, #12]
 80064b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80064b6:	81a3      	strh	r3, [r4, #12]
 80064b8:	f04f 30ff 	mov.w	r0, #4294967295
 80064bc:	e78e      	b.n	80063dc <__sflush_r+0x1c>
 80064be:	4407      	add	r7, r0
 80064c0:	eba8 0800 	sub.w	r8, r8, r0
 80064c4:	e7e9      	b.n	800649a <__sflush_r+0xda>
 80064c6:	bf00      	nop
 80064c8:	20400001 	.word	0x20400001

080064cc <_fflush_r>:
 80064cc:	b538      	push	{r3, r4, r5, lr}
 80064ce:	690b      	ldr	r3, [r1, #16]
 80064d0:	4605      	mov	r5, r0
 80064d2:	460c      	mov	r4, r1
 80064d4:	b913      	cbnz	r3, 80064dc <_fflush_r+0x10>
 80064d6:	2500      	movs	r5, #0
 80064d8:	4628      	mov	r0, r5
 80064da:	bd38      	pop	{r3, r4, r5, pc}
 80064dc:	b118      	cbz	r0, 80064e6 <_fflush_r+0x1a>
 80064de:	6983      	ldr	r3, [r0, #24]
 80064e0:	b90b      	cbnz	r3, 80064e6 <_fflush_r+0x1a>
 80064e2:	f000 f887 	bl	80065f4 <__sinit>
 80064e6:	4b14      	ldr	r3, [pc, #80]	; (8006538 <_fflush_r+0x6c>)
 80064e8:	429c      	cmp	r4, r3
 80064ea:	d11b      	bne.n	8006524 <_fflush_r+0x58>
 80064ec:	686c      	ldr	r4, [r5, #4]
 80064ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d0ef      	beq.n	80064d6 <_fflush_r+0xa>
 80064f6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80064f8:	07d0      	lsls	r0, r2, #31
 80064fa:	d404      	bmi.n	8006506 <_fflush_r+0x3a>
 80064fc:	0599      	lsls	r1, r3, #22
 80064fe:	d402      	bmi.n	8006506 <_fflush_r+0x3a>
 8006500:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006502:	f000 f91a 	bl	800673a <__retarget_lock_acquire_recursive>
 8006506:	4628      	mov	r0, r5
 8006508:	4621      	mov	r1, r4
 800650a:	f7ff ff59 	bl	80063c0 <__sflush_r>
 800650e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006510:	07da      	lsls	r2, r3, #31
 8006512:	4605      	mov	r5, r0
 8006514:	d4e0      	bmi.n	80064d8 <_fflush_r+0xc>
 8006516:	89a3      	ldrh	r3, [r4, #12]
 8006518:	059b      	lsls	r3, r3, #22
 800651a:	d4dd      	bmi.n	80064d8 <_fflush_r+0xc>
 800651c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800651e:	f000 f90d 	bl	800673c <__retarget_lock_release_recursive>
 8006522:	e7d9      	b.n	80064d8 <_fflush_r+0xc>
 8006524:	4b05      	ldr	r3, [pc, #20]	; (800653c <_fflush_r+0x70>)
 8006526:	429c      	cmp	r4, r3
 8006528:	d101      	bne.n	800652e <_fflush_r+0x62>
 800652a:	68ac      	ldr	r4, [r5, #8]
 800652c:	e7df      	b.n	80064ee <_fflush_r+0x22>
 800652e:	4b04      	ldr	r3, [pc, #16]	; (8006540 <_fflush_r+0x74>)
 8006530:	429c      	cmp	r4, r3
 8006532:	bf08      	it	eq
 8006534:	68ec      	ldreq	r4, [r5, #12]
 8006536:	e7da      	b.n	80064ee <_fflush_r+0x22>
 8006538:	08007b84 	.word	0x08007b84
 800653c:	08007ba4 	.word	0x08007ba4
 8006540:	08007b64 	.word	0x08007b64

08006544 <std>:
 8006544:	2300      	movs	r3, #0
 8006546:	b510      	push	{r4, lr}
 8006548:	4604      	mov	r4, r0
 800654a:	e9c0 3300 	strd	r3, r3, [r0]
 800654e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006552:	6083      	str	r3, [r0, #8]
 8006554:	8181      	strh	r1, [r0, #12]
 8006556:	6643      	str	r3, [r0, #100]	; 0x64
 8006558:	81c2      	strh	r2, [r0, #14]
 800655a:	6183      	str	r3, [r0, #24]
 800655c:	4619      	mov	r1, r3
 800655e:	2208      	movs	r2, #8
 8006560:	305c      	adds	r0, #92	; 0x5c
 8006562:	f7fe f9fb 	bl	800495c <memset>
 8006566:	4b05      	ldr	r3, [pc, #20]	; (800657c <std+0x38>)
 8006568:	6263      	str	r3, [r4, #36]	; 0x24
 800656a:	4b05      	ldr	r3, [pc, #20]	; (8006580 <std+0x3c>)
 800656c:	62a3      	str	r3, [r4, #40]	; 0x28
 800656e:	4b05      	ldr	r3, [pc, #20]	; (8006584 <std+0x40>)
 8006570:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006572:	4b05      	ldr	r3, [pc, #20]	; (8006588 <std+0x44>)
 8006574:	6224      	str	r4, [r4, #32]
 8006576:	6323      	str	r3, [r4, #48]	; 0x30
 8006578:	bd10      	pop	{r4, pc}
 800657a:	bf00      	nop
 800657c:	08007631 	.word	0x08007631
 8006580:	08007653 	.word	0x08007653
 8006584:	0800768b 	.word	0x0800768b
 8006588:	080076af 	.word	0x080076af

0800658c <_cleanup_r>:
 800658c:	4901      	ldr	r1, [pc, #4]	; (8006594 <_cleanup_r+0x8>)
 800658e:	f000 b8af 	b.w	80066f0 <_fwalk_reent>
 8006592:	bf00      	nop
 8006594:	080064cd 	.word	0x080064cd

08006598 <__sfmoreglue>:
 8006598:	b570      	push	{r4, r5, r6, lr}
 800659a:	1e4a      	subs	r2, r1, #1
 800659c:	2568      	movs	r5, #104	; 0x68
 800659e:	4355      	muls	r5, r2
 80065a0:	460e      	mov	r6, r1
 80065a2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80065a6:	f000 fd23 	bl	8006ff0 <_malloc_r>
 80065aa:	4604      	mov	r4, r0
 80065ac:	b140      	cbz	r0, 80065c0 <__sfmoreglue+0x28>
 80065ae:	2100      	movs	r1, #0
 80065b0:	e9c0 1600 	strd	r1, r6, [r0]
 80065b4:	300c      	adds	r0, #12
 80065b6:	60a0      	str	r0, [r4, #8]
 80065b8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80065bc:	f7fe f9ce 	bl	800495c <memset>
 80065c0:	4620      	mov	r0, r4
 80065c2:	bd70      	pop	{r4, r5, r6, pc}

080065c4 <__sfp_lock_acquire>:
 80065c4:	4801      	ldr	r0, [pc, #4]	; (80065cc <__sfp_lock_acquire+0x8>)
 80065c6:	f000 b8b8 	b.w	800673a <__retarget_lock_acquire_recursive>
 80065ca:	bf00      	nop
 80065cc:	200004c8 	.word	0x200004c8

080065d0 <__sfp_lock_release>:
 80065d0:	4801      	ldr	r0, [pc, #4]	; (80065d8 <__sfp_lock_release+0x8>)
 80065d2:	f000 b8b3 	b.w	800673c <__retarget_lock_release_recursive>
 80065d6:	bf00      	nop
 80065d8:	200004c8 	.word	0x200004c8

080065dc <__sinit_lock_acquire>:
 80065dc:	4801      	ldr	r0, [pc, #4]	; (80065e4 <__sinit_lock_acquire+0x8>)
 80065de:	f000 b8ac 	b.w	800673a <__retarget_lock_acquire_recursive>
 80065e2:	bf00      	nop
 80065e4:	200004c3 	.word	0x200004c3

080065e8 <__sinit_lock_release>:
 80065e8:	4801      	ldr	r0, [pc, #4]	; (80065f0 <__sinit_lock_release+0x8>)
 80065ea:	f000 b8a7 	b.w	800673c <__retarget_lock_release_recursive>
 80065ee:	bf00      	nop
 80065f0:	200004c3 	.word	0x200004c3

080065f4 <__sinit>:
 80065f4:	b510      	push	{r4, lr}
 80065f6:	4604      	mov	r4, r0
 80065f8:	f7ff fff0 	bl	80065dc <__sinit_lock_acquire>
 80065fc:	69a3      	ldr	r3, [r4, #24]
 80065fe:	b11b      	cbz	r3, 8006608 <__sinit+0x14>
 8006600:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006604:	f7ff bff0 	b.w	80065e8 <__sinit_lock_release>
 8006608:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800660c:	6523      	str	r3, [r4, #80]	; 0x50
 800660e:	4b13      	ldr	r3, [pc, #76]	; (800665c <__sinit+0x68>)
 8006610:	4a13      	ldr	r2, [pc, #76]	; (8006660 <__sinit+0x6c>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	62a2      	str	r2, [r4, #40]	; 0x28
 8006616:	42a3      	cmp	r3, r4
 8006618:	bf04      	itt	eq
 800661a:	2301      	moveq	r3, #1
 800661c:	61a3      	streq	r3, [r4, #24]
 800661e:	4620      	mov	r0, r4
 8006620:	f000 f820 	bl	8006664 <__sfp>
 8006624:	6060      	str	r0, [r4, #4]
 8006626:	4620      	mov	r0, r4
 8006628:	f000 f81c 	bl	8006664 <__sfp>
 800662c:	60a0      	str	r0, [r4, #8]
 800662e:	4620      	mov	r0, r4
 8006630:	f000 f818 	bl	8006664 <__sfp>
 8006634:	2200      	movs	r2, #0
 8006636:	60e0      	str	r0, [r4, #12]
 8006638:	2104      	movs	r1, #4
 800663a:	6860      	ldr	r0, [r4, #4]
 800663c:	f7ff ff82 	bl	8006544 <std>
 8006640:	68a0      	ldr	r0, [r4, #8]
 8006642:	2201      	movs	r2, #1
 8006644:	2109      	movs	r1, #9
 8006646:	f7ff ff7d 	bl	8006544 <std>
 800664a:	68e0      	ldr	r0, [r4, #12]
 800664c:	2202      	movs	r2, #2
 800664e:	2112      	movs	r1, #18
 8006650:	f7ff ff78 	bl	8006544 <std>
 8006654:	2301      	movs	r3, #1
 8006656:	61a3      	str	r3, [r4, #24]
 8006658:	e7d2      	b.n	8006600 <__sinit+0xc>
 800665a:	bf00      	nop
 800665c:	08007a98 	.word	0x08007a98
 8006660:	0800658d 	.word	0x0800658d

08006664 <__sfp>:
 8006664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006666:	4607      	mov	r7, r0
 8006668:	f7ff ffac 	bl	80065c4 <__sfp_lock_acquire>
 800666c:	4b1e      	ldr	r3, [pc, #120]	; (80066e8 <__sfp+0x84>)
 800666e:	681e      	ldr	r6, [r3, #0]
 8006670:	69b3      	ldr	r3, [r6, #24]
 8006672:	b913      	cbnz	r3, 800667a <__sfp+0x16>
 8006674:	4630      	mov	r0, r6
 8006676:	f7ff ffbd 	bl	80065f4 <__sinit>
 800667a:	3648      	adds	r6, #72	; 0x48
 800667c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006680:	3b01      	subs	r3, #1
 8006682:	d503      	bpl.n	800668c <__sfp+0x28>
 8006684:	6833      	ldr	r3, [r6, #0]
 8006686:	b30b      	cbz	r3, 80066cc <__sfp+0x68>
 8006688:	6836      	ldr	r6, [r6, #0]
 800668a:	e7f7      	b.n	800667c <__sfp+0x18>
 800668c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006690:	b9d5      	cbnz	r5, 80066c8 <__sfp+0x64>
 8006692:	4b16      	ldr	r3, [pc, #88]	; (80066ec <__sfp+0x88>)
 8006694:	60e3      	str	r3, [r4, #12]
 8006696:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800669a:	6665      	str	r5, [r4, #100]	; 0x64
 800669c:	f000 f84c 	bl	8006738 <__retarget_lock_init_recursive>
 80066a0:	f7ff ff96 	bl	80065d0 <__sfp_lock_release>
 80066a4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80066a8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80066ac:	6025      	str	r5, [r4, #0]
 80066ae:	61a5      	str	r5, [r4, #24]
 80066b0:	2208      	movs	r2, #8
 80066b2:	4629      	mov	r1, r5
 80066b4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80066b8:	f7fe f950 	bl	800495c <memset>
 80066bc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80066c0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80066c4:	4620      	mov	r0, r4
 80066c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066c8:	3468      	adds	r4, #104	; 0x68
 80066ca:	e7d9      	b.n	8006680 <__sfp+0x1c>
 80066cc:	2104      	movs	r1, #4
 80066ce:	4638      	mov	r0, r7
 80066d0:	f7ff ff62 	bl	8006598 <__sfmoreglue>
 80066d4:	4604      	mov	r4, r0
 80066d6:	6030      	str	r0, [r6, #0]
 80066d8:	2800      	cmp	r0, #0
 80066da:	d1d5      	bne.n	8006688 <__sfp+0x24>
 80066dc:	f7ff ff78 	bl	80065d0 <__sfp_lock_release>
 80066e0:	230c      	movs	r3, #12
 80066e2:	603b      	str	r3, [r7, #0]
 80066e4:	e7ee      	b.n	80066c4 <__sfp+0x60>
 80066e6:	bf00      	nop
 80066e8:	08007a98 	.word	0x08007a98
 80066ec:	ffff0001 	.word	0xffff0001

080066f0 <_fwalk_reent>:
 80066f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066f4:	4606      	mov	r6, r0
 80066f6:	4688      	mov	r8, r1
 80066f8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80066fc:	2700      	movs	r7, #0
 80066fe:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006702:	f1b9 0901 	subs.w	r9, r9, #1
 8006706:	d505      	bpl.n	8006714 <_fwalk_reent+0x24>
 8006708:	6824      	ldr	r4, [r4, #0]
 800670a:	2c00      	cmp	r4, #0
 800670c:	d1f7      	bne.n	80066fe <_fwalk_reent+0xe>
 800670e:	4638      	mov	r0, r7
 8006710:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006714:	89ab      	ldrh	r3, [r5, #12]
 8006716:	2b01      	cmp	r3, #1
 8006718:	d907      	bls.n	800672a <_fwalk_reent+0x3a>
 800671a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800671e:	3301      	adds	r3, #1
 8006720:	d003      	beq.n	800672a <_fwalk_reent+0x3a>
 8006722:	4629      	mov	r1, r5
 8006724:	4630      	mov	r0, r6
 8006726:	47c0      	blx	r8
 8006728:	4307      	orrs	r7, r0
 800672a:	3568      	adds	r5, #104	; 0x68
 800672c:	e7e9      	b.n	8006702 <_fwalk_reent+0x12>
	...

08006730 <_localeconv_r>:
 8006730:	4800      	ldr	r0, [pc, #0]	; (8006734 <_localeconv_r+0x4>)
 8006732:	4770      	bx	lr
 8006734:	20000160 	.word	0x20000160

08006738 <__retarget_lock_init_recursive>:
 8006738:	4770      	bx	lr

0800673a <__retarget_lock_acquire_recursive>:
 800673a:	4770      	bx	lr

0800673c <__retarget_lock_release_recursive>:
 800673c:	4770      	bx	lr

0800673e <__swhatbuf_r>:
 800673e:	b570      	push	{r4, r5, r6, lr}
 8006740:	460e      	mov	r6, r1
 8006742:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006746:	2900      	cmp	r1, #0
 8006748:	b096      	sub	sp, #88	; 0x58
 800674a:	4614      	mov	r4, r2
 800674c:	461d      	mov	r5, r3
 800674e:	da07      	bge.n	8006760 <__swhatbuf_r+0x22>
 8006750:	2300      	movs	r3, #0
 8006752:	602b      	str	r3, [r5, #0]
 8006754:	89b3      	ldrh	r3, [r6, #12]
 8006756:	061a      	lsls	r2, r3, #24
 8006758:	d410      	bmi.n	800677c <__swhatbuf_r+0x3e>
 800675a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800675e:	e00e      	b.n	800677e <__swhatbuf_r+0x40>
 8006760:	466a      	mov	r2, sp
 8006762:	f000 fffb 	bl	800775c <_fstat_r>
 8006766:	2800      	cmp	r0, #0
 8006768:	dbf2      	blt.n	8006750 <__swhatbuf_r+0x12>
 800676a:	9a01      	ldr	r2, [sp, #4]
 800676c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006770:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006774:	425a      	negs	r2, r3
 8006776:	415a      	adcs	r2, r3
 8006778:	602a      	str	r2, [r5, #0]
 800677a:	e7ee      	b.n	800675a <__swhatbuf_r+0x1c>
 800677c:	2340      	movs	r3, #64	; 0x40
 800677e:	2000      	movs	r0, #0
 8006780:	6023      	str	r3, [r4, #0]
 8006782:	b016      	add	sp, #88	; 0x58
 8006784:	bd70      	pop	{r4, r5, r6, pc}
	...

08006788 <__smakebuf_r>:
 8006788:	898b      	ldrh	r3, [r1, #12]
 800678a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800678c:	079d      	lsls	r5, r3, #30
 800678e:	4606      	mov	r6, r0
 8006790:	460c      	mov	r4, r1
 8006792:	d507      	bpl.n	80067a4 <__smakebuf_r+0x1c>
 8006794:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006798:	6023      	str	r3, [r4, #0]
 800679a:	6123      	str	r3, [r4, #16]
 800679c:	2301      	movs	r3, #1
 800679e:	6163      	str	r3, [r4, #20]
 80067a0:	b002      	add	sp, #8
 80067a2:	bd70      	pop	{r4, r5, r6, pc}
 80067a4:	ab01      	add	r3, sp, #4
 80067a6:	466a      	mov	r2, sp
 80067a8:	f7ff ffc9 	bl	800673e <__swhatbuf_r>
 80067ac:	9900      	ldr	r1, [sp, #0]
 80067ae:	4605      	mov	r5, r0
 80067b0:	4630      	mov	r0, r6
 80067b2:	f000 fc1d 	bl	8006ff0 <_malloc_r>
 80067b6:	b948      	cbnz	r0, 80067cc <__smakebuf_r+0x44>
 80067b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80067bc:	059a      	lsls	r2, r3, #22
 80067be:	d4ef      	bmi.n	80067a0 <__smakebuf_r+0x18>
 80067c0:	f023 0303 	bic.w	r3, r3, #3
 80067c4:	f043 0302 	orr.w	r3, r3, #2
 80067c8:	81a3      	strh	r3, [r4, #12]
 80067ca:	e7e3      	b.n	8006794 <__smakebuf_r+0xc>
 80067cc:	4b0d      	ldr	r3, [pc, #52]	; (8006804 <__smakebuf_r+0x7c>)
 80067ce:	62b3      	str	r3, [r6, #40]	; 0x28
 80067d0:	89a3      	ldrh	r3, [r4, #12]
 80067d2:	6020      	str	r0, [r4, #0]
 80067d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067d8:	81a3      	strh	r3, [r4, #12]
 80067da:	9b00      	ldr	r3, [sp, #0]
 80067dc:	6163      	str	r3, [r4, #20]
 80067de:	9b01      	ldr	r3, [sp, #4]
 80067e0:	6120      	str	r0, [r4, #16]
 80067e2:	b15b      	cbz	r3, 80067fc <__smakebuf_r+0x74>
 80067e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067e8:	4630      	mov	r0, r6
 80067ea:	f000 ffc9 	bl	8007780 <_isatty_r>
 80067ee:	b128      	cbz	r0, 80067fc <__smakebuf_r+0x74>
 80067f0:	89a3      	ldrh	r3, [r4, #12]
 80067f2:	f023 0303 	bic.w	r3, r3, #3
 80067f6:	f043 0301 	orr.w	r3, r3, #1
 80067fa:	81a3      	strh	r3, [r4, #12]
 80067fc:	89a0      	ldrh	r0, [r4, #12]
 80067fe:	4305      	orrs	r5, r0
 8006800:	81a5      	strh	r5, [r4, #12]
 8006802:	e7cd      	b.n	80067a0 <__smakebuf_r+0x18>
 8006804:	0800658d 	.word	0x0800658d

08006808 <malloc>:
 8006808:	4b02      	ldr	r3, [pc, #8]	; (8006814 <malloc+0xc>)
 800680a:	4601      	mov	r1, r0
 800680c:	6818      	ldr	r0, [r3, #0]
 800680e:	f000 bbef 	b.w	8006ff0 <_malloc_r>
 8006812:	bf00      	nop
 8006814:	2000000c 	.word	0x2000000c

08006818 <memcpy>:
 8006818:	440a      	add	r2, r1
 800681a:	4291      	cmp	r1, r2
 800681c:	f100 33ff 	add.w	r3, r0, #4294967295
 8006820:	d100      	bne.n	8006824 <memcpy+0xc>
 8006822:	4770      	bx	lr
 8006824:	b510      	push	{r4, lr}
 8006826:	f811 4b01 	ldrb.w	r4, [r1], #1
 800682a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800682e:	4291      	cmp	r1, r2
 8006830:	d1f9      	bne.n	8006826 <memcpy+0xe>
 8006832:	bd10      	pop	{r4, pc}

08006834 <_Balloc>:
 8006834:	b570      	push	{r4, r5, r6, lr}
 8006836:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006838:	4604      	mov	r4, r0
 800683a:	460d      	mov	r5, r1
 800683c:	b976      	cbnz	r6, 800685c <_Balloc+0x28>
 800683e:	2010      	movs	r0, #16
 8006840:	f7ff ffe2 	bl	8006808 <malloc>
 8006844:	4602      	mov	r2, r0
 8006846:	6260      	str	r0, [r4, #36]	; 0x24
 8006848:	b920      	cbnz	r0, 8006854 <_Balloc+0x20>
 800684a:	4b18      	ldr	r3, [pc, #96]	; (80068ac <_Balloc+0x78>)
 800684c:	4818      	ldr	r0, [pc, #96]	; (80068b0 <_Balloc+0x7c>)
 800684e:	2166      	movs	r1, #102	; 0x66
 8006850:	f000 ff44 	bl	80076dc <__assert_func>
 8006854:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006858:	6006      	str	r6, [r0, #0]
 800685a:	60c6      	str	r6, [r0, #12]
 800685c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800685e:	68f3      	ldr	r3, [r6, #12]
 8006860:	b183      	cbz	r3, 8006884 <_Balloc+0x50>
 8006862:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006864:	68db      	ldr	r3, [r3, #12]
 8006866:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800686a:	b9b8      	cbnz	r0, 800689c <_Balloc+0x68>
 800686c:	2101      	movs	r1, #1
 800686e:	fa01 f605 	lsl.w	r6, r1, r5
 8006872:	1d72      	adds	r2, r6, #5
 8006874:	0092      	lsls	r2, r2, #2
 8006876:	4620      	mov	r0, r4
 8006878:	f000 fb5a 	bl	8006f30 <_calloc_r>
 800687c:	b160      	cbz	r0, 8006898 <_Balloc+0x64>
 800687e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006882:	e00e      	b.n	80068a2 <_Balloc+0x6e>
 8006884:	2221      	movs	r2, #33	; 0x21
 8006886:	2104      	movs	r1, #4
 8006888:	4620      	mov	r0, r4
 800688a:	f000 fb51 	bl	8006f30 <_calloc_r>
 800688e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006890:	60f0      	str	r0, [r6, #12]
 8006892:	68db      	ldr	r3, [r3, #12]
 8006894:	2b00      	cmp	r3, #0
 8006896:	d1e4      	bne.n	8006862 <_Balloc+0x2e>
 8006898:	2000      	movs	r0, #0
 800689a:	bd70      	pop	{r4, r5, r6, pc}
 800689c:	6802      	ldr	r2, [r0, #0]
 800689e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80068a2:	2300      	movs	r3, #0
 80068a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80068a8:	e7f7      	b.n	800689a <_Balloc+0x66>
 80068aa:	bf00      	nop
 80068ac:	08007add 	.word	0x08007add
 80068b0:	08007bc4 	.word	0x08007bc4

080068b4 <_Bfree>:
 80068b4:	b570      	push	{r4, r5, r6, lr}
 80068b6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80068b8:	4605      	mov	r5, r0
 80068ba:	460c      	mov	r4, r1
 80068bc:	b976      	cbnz	r6, 80068dc <_Bfree+0x28>
 80068be:	2010      	movs	r0, #16
 80068c0:	f7ff ffa2 	bl	8006808 <malloc>
 80068c4:	4602      	mov	r2, r0
 80068c6:	6268      	str	r0, [r5, #36]	; 0x24
 80068c8:	b920      	cbnz	r0, 80068d4 <_Bfree+0x20>
 80068ca:	4b09      	ldr	r3, [pc, #36]	; (80068f0 <_Bfree+0x3c>)
 80068cc:	4809      	ldr	r0, [pc, #36]	; (80068f4 <_Bfree+0x40>)
 80068ce:	218a      	movs	r1, #138	; 0x8a
 80068d0:	f000 ff04 	bl	80076dc <__assert_func>
 80068d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80068d8:	6006      	str	r6, [r0, #0]
 80068da:	60c6      	str	r6, [r0, #12]
 80068dc:	b13c      	cbz	r4, 80068ee <_Bfree+0x3a>
 80068de:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80068e0:	6862      	ldr	r2, [r4, #4]
 80068e2:	68db      	ldr	r3, [r3, #12]
 80068e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80068e8:	6021      	str	r1, [r4, #0]
 80068ea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80068ee:	bd70      	pop	{r4, r5, r6, pc}
 80068f0:	08007add 	.word	0x08007add
 80068f4:	08007bc4 	.word	0x08007bc4

080068f8 <__multadd>:
 80068f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068fc:	690e      	ldr	r6, [r1, #16]
 80068fe:	4607      	mov	r7, r0
 8006900:	4698      	mov	r8, r3
 8006902:	460c      	mov	r4, r1
 8006904:	f101 0014 	add.w	r0, r1, #20
 8006908:	2300      	movs	r3, #0
 800690a:	6805      	ldr	r5, [r0, #0]
 800690c:	b2a9      	uxth	r1, r5
 800690e:	fb02 8101 	mla	r1, r2, r1, r8
 8006912:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006916:	0c2d      	lsrs	r5, r5, #16
 8006918:	fb02 c505 	mla	r5, r2, r5, ip
 800691c:	b289      	uxth	r1, r1
 800691e:	3301      	adds	r3, #1
 8006920:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006924:	429e      	cmp	r6, r3
 8006926:	f840 1b04 	str.w	r1, [r0], #4
 800692a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800692e:	dcec      	bgt.n	800690a <__multadd+0x12>
 8006930:	f1b8 0f00 	cmp.w	r8, #0
 8006934:	d022      	beq.n	800697c <__multadd+0x84>
 8006936:	68a3      	ldr	r3, [r4, #8]
 8006938:	42b3      	cmp	r3, r6
 800693a:	dc19      	bgt.n	8006970 <__multadd+0x78>
 800693c:	6861      	ldr	r1, [r4, #4]
 800693e:	4638      	mov	r0, r7
 8006940:	3101      	adds	r1, #1
 8006942:	f7ff ff77 	bl	8006834 <_Balloc>
 8006946:	4605      	mov	r5, r0
 8006948:	b928      	cbnz	r0, 8006956 <__multadd+0x5e>
 800694a:	4602      	mov	r2, r0
 800694c:	4b0d      	ldr	r3, [pc, #52]	; (8006984 <__multadd+0x8c>)
 800694e:	480e      	ldr	r0, [pc, #56]	; (8006988 <__multadd+0x90>)
 8006950:	21b5      	movs	r1, #181	; 0xb5
 8006952:	f000 fec3 	bl	80076dc <__assert_func>
 8006956:	6922      	ldr	r2, [r4, #16]
 8006958:	3202      	adds	r2, #2
 800695a:	f104 010c 	add.w	r1, r4, #12
 800695e:	0092      	lsls	r2, r2, #2
 8006960:	300c      	adds	r0, #12
 8006962:	f7ff ff59 	bl	8006818 <memcpy>
 8006966:	4621      	mov	r1, r4
 8006968:	4638      	mov	r0, r7
 800696a:	f7ff ffa3 	bl	80068b4 <_Bfree>
 800696e:	462c      	mov	r4, r5
 8006970:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006974:	3601      	adds	r6, #1
 8006976:	f8c3 8014 	str.w	r8, [r3, #20]
 800697a:	6126      	str	r6, [r4, #16]
 800697c:	4620      	mov	r0, r4
 800697e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006982:	bf00      	nop
 8006984:	08007b53 	.word	0x08007b53
 8006988:	08007bc4 	.word	0x08007bc4

0800698c <__hi0bits>:
 800698c:	0c03      	lsrs	r3, r0, #16
 800698e:	041b      	lsls	r3, r3, #16
 8006990:	b9d3      	cbnz	r3, 80069c8 <__hi0bits+0x3c>
 8006992:	0400      	lsls	r0, r0, #16
 8006994:	2310      	movs	r3, #16
 8006996:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800699a:	bf04      	itt	eq
 800699c:	0200      	lsleq	r0, r0, #8
 800699e:	3308      	addeq	r3, #8
 80069a0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80069a4:	bf04      	itt	eq
 80069a6:	0100      	lsleq	r0, r0, #4
 80069a8:	3304      	addeq	r3, #4
 80069aa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80069ae:	bf04      	itt	eq
 80069b0:	0080      	lsleq	r0, r0, #2
 80069b2:	3302      	addeq	r3, #2
 80069b4:	2800      	cmp	r0, #0
 80069b6:	db05      	blt.n	80069c4 <__hi0bits+0x38>
 80069b8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80069bc:	f103 0301 	add.w	r3, r3, #1
 80069c0:	bf08      	it	eq
 80069c2:	2320      	moveq	r3, #32
 80069c4:	4618      	mov	r0, r3
 80069c6:	4770      	bx	lr
 80069c8:	2300      	movs	r3, #0
 80069ca:	e7e4      	b.n	8006996 <__hi0bits+0xa>

080069cc <__lo0bits>:
 80069cc:	6803      	ldr	r3, [r0, #0]
 80069ce:	f013 0207 	ands.w	r2, r3, #7
 80069d2:	4601      	mov	r1, r0
 80069d4:	d00b      	beq.n	80069ee <__lo0bits+0x22>
 80069d6:	07da      	lsls	r2, r3, #31
 80069d8:	d424      	bmi.n	8006a24 <__lo0bits+0x58>
 80069da:	0798      	lsls	r0, r3, #30
 80069dc:	bf49      	itett	mi
 80069de:	085b      	lsrmi	r3, r3, #1
 80069e0:	089b      	lsrpl	r3, r3, #2
 80069e2:	2001      	movmi	r0, #1
 80069e4:	600b      	strmi	r3, [r1, #0]
 80069e6:	bf5c      	itt	pl
 80069e8:	600b      	strpl	r3, [r1, #0]
 80069ea:	2002      	movpl	r0, #2
 80069ec:	4770      	bx	lr
 80069ee:	b298      	uxth	r0, r3
 80069f0:	b9b0      	cbnz	r0, 8006a20 <__lo0bits+0x54>
 80069f2:	0c1b      	lsrs	r3, r3, #16
 80069f4:	2010      	movs	r0, #16
 80069f6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80069fa:	bf04      	itt	eq
 80069fc:	0a1b      	lsreq	r3, r3, #8
 80069fe:	3008      	addeq	r0, #8
 8006a00:	071a      	lsls	r2, r3, #28
 8006a02:	bf04      	itt	eq
 8006a04:	091b      	lsreq	r3, r3, #4
 8006a06:	3004      	addeq	r0, #4
 8006a08:	079a      	lsls	r2, r3, #30
 8006a0a:	bf04      	itt	eq
 8006a0c:	089b      	lsreq	r3, r3, #2
 8006a0e:	3002      	addeq	r0, #2
 8006a10:	07da      	lsls	r2, r3, #31
 8006a12:	d403      	bmi.n	8006a1c <__lo0bits+0x50>
 8006a14:	085b      	lsrs	r3, r3, #1
 8006a16:	f100 0001 	add.w	r0, r0, #1
 8006a1a:	d005      	beq.n	8006a28 <__lo0bits+0x5c>
 8006a1c:	600b      	str	r3, [r1, #0]
 8006a1e:	4770      	bx	lr
 8006a20:	4610      	mov	r0, r2
 8006a22:	e7e8      	b.n	80069f6 <__lo0bits+0x2a>
 8006a24:	2000      	movs	r0, #0
 8006a26:	4770      	bx	lr
 8006a28:	2020      	movs	r0, #32
 8006a2a:	4770      	bx	lr

08006a2c <__i2b>:
 8006a2c:	b510      	push	{r4, lr}
 8006a2e:	460c      	mov	r4, r1
 8006a30:	2101      	movs	r1, #1
 8006a32:	f7ff feff 	bl	8006834 <_Balloc>
 8006a36:	4602      	mov	r2, r0
 8006a38:	b928      	cbnz	r0, 8006a46 <__i2b+0x1a>
 8006a3a:	4b05      	ldr	r3, [pc, #20]	; (8006a50 <__i2b+0x24>)
 8006a3c:	4805      	ldr	r0, [pc, #20]	; (8006a54 <__i2b+0x28>)
 8006a3e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006a42:	f000 fe4b 	bl	80076dc <__assert_func>
 8006a46:	2301      	movs	r3, #1
 8006a48:	6144      	str	r4, [r0, #20]
 8006a4a:	6103      	str	r3, [r0, #16]
 8006a4c:	bd10      	pop	{r4, pc}
 8006a4e:	bf00      	nop
 8006a50:	08007b53 	.word	0x08007b53
 8006a54:	08007bc4 	.word	0x08007bc4

08006a58 <__multiply>:
 8006a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a5c:	4614      	mov	r4, r2
 8006a5e:	690a      	ldr	r2, [r1, #16]
 8006a60:	6923      	ldr	r3, [r4, #16]
 8006a62:	429a      	cmp	r2, r3
 8006a64:	bfb8      	it	lt
 8006a66:	460b      	movlt	r3, r1
 8006a68:	460d      	mov	r5, r1
 8006a6a:	bfbc      	itt	lt
 8006a6c:	4625      	movlt	r5, r4
 8006a6e:	461c      	movlt	r4, r3
 8006a70:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006a74:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006a78:	68ab      	ldr	r3, [r5, #8]
 8006a7a:	6869      	ldr	r1, [r5, #4]
 8006a7c:	eb0a 0709 	add.w	r7, sl, r9
 8006a80:	42bb      	cmp	r3, r7
 8006a82:	b085      	sub	sp, #20
 8006a84:	bfb8      	it	lt
 8006a86:	3101      	addlt	r1, #1
 8006a88:	f7ff fed4 	bl	8006834 <_Balloc>
 8006a8c:	b930      	cbnz	r0, 8006a9c <__multiply+0x44>
 8006a8e:	4602      	mov	r2, r0
 8006a90:	4b42      	ldr	r3, [pc, #264]	; (8006b9c <__multiply+0x144>)
 8006a92:	4843      	ldr	r0, [pc, #268]	; (8006ba0 <__multiply+0x148>)
 8006a94:	f240 115d 	movw	r1, #349	; 0x15d
 8006a98:	f000 fe20 	bl	80076dc <__assert_func>
 8006a9c:	f100 0614 	add.w	r6, r0, #20
 8006aa0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8006aa4:	4633      	mov	r3, r6
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	4543      	cmp	r3, r8
 8006aaa:	d31e      	bcc.n	8006aea <__multiply+0x92>
 8006aac:	f105 0c14 	add.w	ip, r5, #20
 8006ab0:	f104 0314 	add.w	r3, r4, #20
 8006ab4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8006ab8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8006abc:	9202      	str	r2, [sp, #8]
 8006abe:	ebac 0205 	sub.w	r2, ip, r5
 8006ac2:	3a15      	subs	r2, #21
 8006ac4:	f022 0203 	bic.w	r2, r2, #3
 8006ac8:	3204      	adds	r2, #4
 8006aca:	f105 0115 	add.w	r1, r5, #21
 8006ace:	458c      	cmp	ip, r1
 8006ad0:	bf38      	it	cc
 8006ad2:	2204      	movcc	r2, #4
 8006ad4:	9201      	str	r2, [sp, #4]
 8006ad6:	9a02      	ldr	r2, [sp, #8]
 8006ad8:	9303      	str	r3, [sp, #12]
 8006ada:	429a      	cmp	r2, r3
 8006adc:	d808      	bhi.n	8006af0 <__multiply+0x98>
 8006ade:	2f00      	cmp	r7, #0
 8006ae0:	dc55      	bgt.n	8006b8e <__multiply+0x136>
 8006ae2:	6107      	str	r7, [r0, #16]
 8006ae4:	b005      	add	sp, #20
 8006ae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aea:	f843 2b04 	str.w	r2, [r3], #4
 8006aee:	e7db      	b.n	8006aa8 <__multiply+0x50>
 8006af0:	f8b3 a000 	ldrh.w	sl, [r3]
 8006af4:	f1ba 0f00 	cmp.w	sl, #0
 8006af8:	d020      	beq.n	8006b3c <__multiply+0xe4>
 8006afa:	f105 0e14 	add.w	lr, r5, #20
 8006afe:	46b1      	mov	r9, r6
 8006b00:	2200      	movs	r2, #0
 8006b02:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006b06:	f8d9 b000 	ldr.w	fp, [r9]
 8006b0a:	b2a1      	uxth	r1, r4
 8006b0c:	fa1f fb8b 	uxth.w	fp, fp
 8006b10:	fb0a b101 	mla	r1, sl, r1, fp
 8006b14:	4411      	add	r1, r2
 8006b16:	f8d9 2000 	ldr.w	r2, [r9]
 8006b1a:	0c24      	lsrs	r4, r4, #16
 8006b1c:	0c12      	lsrs	r2, r2, #16
 8006b1e:	fb0a 2404 	mla	r4, sl, r4, r2
 8006b22:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8006b26:	b289      	uxth	r1, r1
 8006b28:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006b2c:	45f4      	cmp	ip, lr
 8006b2e:	f849 1b04 	str.w	r1, [r9], #4
 8006b32:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006b36:	d8e4      	bhi.n	8006b02 <__multiply+0xaa>
 8006b38:	9901      	ldr	r1, [sp, #4]
 8006b3a:	5072      	str	r2, [r6, r1]
 8006b3c:	9a03      	ldr	r2, [sp, #12]
 8006b3e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006b42:	3304      	adds	r3, #4
 8006b44:	f1b9 0f00 	cmp.w	r9, #0
 8006b48:	d01f      	beq.n	8006b8a <__multiply+0x132>
 8006b4a:	6834      	ldr	r4, [r6, #0]
 8006b4c:	f105 0114 	add.w	r1, r5, #20
 8006b50:	46b6      	mov	lr, r6
 8006b52:	f04f 0a00 	mov.w	sl, #0
 8006b56:	880a      	ldrh	r2, [r1, #0]
 8006b58:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006b5c:	fb09 b202 	mla	r2, r9, r2, fp
 8006b60:	4492      	add	sl, r2
 8006b62:	b2a4      	uxth	r4, r4
 8006b64:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006b68:	f84e 4b04 	str.w	r4, [lr], #4
 8006b6c:	f851 4b04 	ldr.w	r4, [r1], #4
 8006b70:	f8be 2000 	ldrh.w	r2, [lr]
 8006b74:	0c24      	lsrs	r4, r4, #16
 8006b76:	fb09 2404 	mla	r4, r9, r4, r2
 8006b7a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8006b7e:	458c      	cmp	ip, r1
 8006b80:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006b84:	d8e7      	bhi.n	8006b56 <__multiply+0xfe>
 8006b86:	9a01      	ldr	r2, [sp, #4]
 8006b88:	50b4      	str	r4, [r6, r2]
 8006b8a:	3604      	adds	r6, #4
 8006b8c:	e7a3      	b.n	8006ad6 <__multiply+0x7e>
 8006b8e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d1a5      	bne.n	8006ae2 <__multiply+0x8a>
 8006b96:	3f01      	subs	r7, #1
 8006b98:	e7a1      	b.n	8006ade <__multiply+0x86>
 8006b9a:	bf00      	nop
 8006b9c:	08007b53 	.word	0x08007b53
 8006ba0:	08007bc4 	.word	0x08007bc4

08006ba4 <__pow5mult>:
 8006ba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ba8:	4615      	mov	r5, r2
 8006baa:	f012 0203 	ands.w	r2, r2, #3
 8006bae:	4606      	mov	r6, r0
 8006bb0:	460f      	mov	r7, r1
 8006bb2:	d007      	beq.n	8006bc4 <__pow5mult+0x20>
 8006bb4:	4c25      	ldr	r4, [pc, #148]	; (8006c4c <__pow5mult+0xa8>)
 8006bb6:	3a01      	subs	r2, #1
 8006bb8:	2300      	movs	r3, #0
 8006bba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006bbe:	f7ff fe9b 	bl	80068f8 <__multadd>
 8006bc2:	4607      	mov	r7, r0
 8006bc4:	10ad      	asrs	r5, r5, #2
 8006bc6:	d03d      	beq.n	8006c44 <__pow5mult+0xa0>
 8006bc8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006bca:	b97c      	cbnz	r4, 8006bec <__pow5mult+0x48>
 8006bcc:	2010      	movs	r0, #16
 8006bce:	f7ff fe1b 	bl	8006808 <malloc>
 8006bd2:	4602      	mov	r2, r0
 8006bd4:	6270      	str	r0, [r6, #36]	; 0x24
 8006bd6:	b928      	cbnz	r0, 8006be4 <__pow5mult+0x40>
 8006bd8:	4b1d      	ldr	r3, [pc, #116]	; (8006c50 <__pow5mult+0xac>)
 8006bda:	481e      	ldr	r0, [pc, #120]	; (8006c54 <__pow5mult+0xb0>)
 8006bdc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006be0:	f000 fd7c 	bl	80076dc <__assert_func>
 8006be4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006be8:	6004      	str	r4, [r0, #0]
 8006bea:	60c4      	str	r4, [r0, #12]
 8006bec:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006bf0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006bf4:	b94c      	cbnz	r4, 8006c0a <__pow5mult+0x66>
 8006bf6:	f240 2171 	movw	r1, #625	; 0x271
 8006bfa:	4630      	mov	r0, r6
 8006bfc:	f7ff ff16 	bl	8006a2c <__i2b>
 8006c00:	2300      	movs	r3, #0
 8006c02:	f8c8 0008 	str.w	r0, [r8, #8]
 8006c06:	4604      	mov	r4, r0
 8006c08:	6003      	str	r3, [r0, #0]
 8006c0a:	f04f 0900 	mov.w	r9, #0
 8006c0e:	07eb      	lsls	r3, r5, #31
 8006c10:	d50a      	bpl.n	8006c28 <__pow5mult+0x84>
 8006c12:	4639      	mov	r1, r7
 8006c14:	4622      	mov	r2, r4
 8006c16:	4630      	mov	r0, r6
 8006c18:	f7ff ff1e 	bl	8006a58 <__multiply>
 8006c1c:	4639      	mov	r1, r7
 8006c1e:	4680      	mov	r8, r0
 8006c20:	4630      	mov	r0, r6
 8006c22:	f7ff fe47 	bl	80068b4 <_Bfree>
 8006c26:	4647      	mov	r7, r8
 8006c28:	106d      	asrs	r5, r5, #1
 8006c2a:	d00b      	beq.n	8006c44 <__pow5mult+0xa0>
 8006c2c:	6820      	ldr	r0, [r4, #0]
 8006c2e:	b938      	cbnz	r0, 8006c40 <__pow5mult+0x9c>
 8006c30:	4622      	mov	r2, r4
 8006c32:	4621      	mov	r1, r4
 8006c34:	4630      	mov	r0, r6
 8006c36:	f7ff ff0f 	bl	8006a58 <__multiply>
 8006c3a:	6020      	str	r0, [r4, #0]
 8006c3c:	f8c0 9000 	str.w	r9, [r0]
 8006c40:	4604      	mov	r4, r0
 8006c42:	e7e4      	b.n	8006c0e <__pow5mult+0x6a>
 8006c44:	4638      	mov	r0, r7
 8006c46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006c4a:	bf00      	nop
 8006c4c:	08007d18 	.word	0x08007d18
 8006c50:	08007add 	.word	0x08007add
 8006c54:	08007bc4 	.word	0x08007bc4

08006c58 <__lshift>:
 8006c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c5c:	460c      	mov	r4, r1
 8006c5e:	6849      	ldr	r1, [r1, #4]
 8006c60:	6923      	ldr	r3, [r4, #16]
 8006c62:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006c66:	68a3      	ldr	r3, [r4, #8]
 8006c68:	4607      	mov	r7, r0
 8006c6a:	4691      	mov	r9, r2
 8006c6c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006c70:	f108 0601 	add.w	r6, r8, #1
 8006c74:	42b3      	cmp	r3, r6
 8006c76:	db0b      	blt.n	8006c90 <__lshift+0x38>
 8006c78:	4638      	mov	r0, r7
 8006c7a:	f7ff fddb 	bl	8006834 <_Balloc>
 8006c7e:	4605      	mov	r5, r0
 8006c80:	b948      	cbnz	r0, 8006c96 <__lshift+0x3e>
 8006c82:	4602      	mov	r2, r0
 8006c84:	4b28      	ldr	r3, [pc, #160]	; (8006d28 <__lshift+0xd0>)
 8006c86:	4829      	ldr	r0, [pc, #164]	; (8006d2c <__lshift+0xd4>)
 8006c88:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006c8c:	f000 fd26 	bl	80076dc <__assert_func>
 8006c90:	3101      	adds	r1, #1
 8006c92:	005b      	lsls	r3, r3, #1
 8006c94:	e7ee      	b.n	8006c74 <__lshift+0x1c>
 8006c96:	2300      	movs	r3, #0
 8006c98:	f100 0114 	add.w	r1, r0, #20
 8006c9c:	f100 0210 	add.w	r2, r0, #16
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	4553      	cmp	r3, sl
 8006ca4:	db33      	blt.n	8006d0e <__lshift+0xb6>
 8006ca6:	6920      	ldr	r0, [r4, #16]
 8006ca8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006cac:	f104 0314 	add.w	r3, r4, #20
 8006cb0:	f019 091f 	ands.w	r9, r9, #31
 8006cb4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006cb8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006cbc:	d02b      	beq.n	8006d16 <__lshift+0xbe>
 8006cbe:	f1c9 0e20 	rsb	lr, r9, #32
 8006cc2:	468a      	mov	sl, r1
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	6818      	ldr	r0, [r3, #0]
 8006cc8:	fa00 f009 	lsl.w	r0, r0, r9
 8006ccc:	4302      	orrs	r2, r0
 8006cce:	f84a 2b04 	str.w	r2, [sl], #4
 8006cd2:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cd6:	459c      	cmp	ip, r3
 8006cd8:	fa22 f20e 	lsr.w	r2, r2, lr
 8006cdc:	d8f3      	bhi.n	8006cc6 <__lshift+0x6e>
 8006cde:	ebac 0304 	sub.w	r3, ip, r4
 8006ce2:	3b15      	subs	r3, #21
 8006ce4:	f023 0303 	bic.w	r3, r3, #3
 8006ce8:	3304      	adds	r3, #4
 8006cea:	f104 0015 	add.w	r0, r4, #21
 8006cee:	4584      	cmp	ip, r0
 8006cf0:	bf38      	it	cc
 8006cf2:	2304      	movcc	r3, #4
 8006cf4:	50ca      	str	r2, [r1, r3]
 8006cf6:	b10a      	cbz	r2, 8006cfc <__lshift+0xa4>
 8006cf8:	f108 0602 	add.w	r6, r8, #2
 8006cfc:	3e01      	subs	r6, #1
 8006cfe:	4638      	mov	r0, r7
 8006d00:	612e      	str	r6, [r5, #16]
 8006d02:	4621      	mov	r1, r4
 8006d04:	f7ff fdd6 	bl	80068b4 <_Bfree>
 8006d08:	4628      	mov	r0, r5
 8006d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d0e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006d12:	3301      	adds	r3, #1
 8006d14:	e7c5      	b.n	8006ca2 <__lshift+0x4a>
 8006d16:	3904      	subs	r1, #4
 8006d18:	f853 2b04 	ldr.w	r2, [r3], #4
 8006d1c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006d20:	459c      	cmp	ip, r3
 8006d22:	d8f9      	bhi.n	8006d18 <__lshift+0xc0>
 8006d24:	e7ea      	b.n	8006cfc <__lshift+0xa4>
 8006d26:	bf00      	nop
 8006d28:	08007b53 	.word	0x08007b53
 8006d2c:	08007bc4 	.word	0x08007bc4

08006d30 <__mcmp>:
 8006d30:	b530      	push	{r4, r5, lr}
 8006d32:	6902      	ldr	r2, [r0, #16]
 8006d34:	690c      	ldr	r4, [r1, #16]
 8006d36:	1b12      	subs	r2, r2, r4
 8006d38:	d10e      	bne.n	8006d58 <__mcmp+0x28>
 8006d3a:	f100 0314 	add.w	r3, r0, #20
 8006d3e:	3114      	adds	r1, #20
 8006d40:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006d44:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006d48:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006d4c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006d50:	42a5      	cmp	r5, r4
 8006d52:	d003      	beq.n	8006d5c <__mcmp+0x2c>
 8006d54:	d305      	bcc.n	8006d62 <__mcmp+0x32>
 8006d56:	2201      	movs	r2, #1
 8006d58:	4610      	mov	r0, r2
 8006d5a:	bd30      	pop	{r4, r5, pc}
 8006d5c:	4283      	cmp	r3, r0
 8006d5e:	d3f3      	bcc.n	8006d48 <__mcmp+0x18>
 8006d60:	e7fa      	b.n	8006d58 <__mcmp+0x28>
 8006d62:	f04f 32ff 	mov.w	r2, #4294967295
 8006d66:	e7f7      	b.n	8006d58 <__mcmp+0x28>

08006d68 <__mdiff>:
 8006d68:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d6c:	460c      	mov	r4, r1
 8006d6e:	4606      	mov	r6, r0
 8006d70:	4611      	mov	r1, r2
 8006d72:	4620      	mov	r0, r4
 8006d74:	4617      	mov	r7, r2
 8006d76:	f7ff ffdb 	bl	8006d30 <__mcmp>
 8006d7a:	1e05      	subs	r5, r0, #0
 8006d7c:	d110      	bne.n	8006da0 <__mdiff+0x38>
 8006d7e:	4629      	mov	r1, r5
 8006d80:	4630      	mov	r0, r6
 8006d82:	f7ff fd57 	bl	8006834 <_Balloc>
 8006d86:	b930      	cbnz	r0, 8006d96 <__mdiff+0x2e>
 8006d88:	4b39      	ldr	r3, [pc, #228]	; (8006e70 <__mdiff+0x108>)
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	f240 2132 	movw	r1, #562	; 0x232
 8006d90:	4838      	ldr	r0, [pc, #224]	; (8006e74 <__mdiff+0x10c>)
 8006d92:	f000 fca3 	bl	80076dc <__assert_func>
 8006d96:	2301      	movs	r3, #1
 8006d98:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006d9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006da0:	bfa4      	itt	ge
 8006da2:	463b      	movge	r3, r7
 8006da4:	4627      	movge	r7, r4
 8006da6:	4630      	mov	r0, r6
 8006da8:	6879      	ldr	r1, [r7, #4]
 8006daa:	bfa6      	itte	ge
 8006dac:	461c      	movge	r4, r3
 8006dae:	2500      	movge	r5, #0
 8006db0:	2501      	movlt	r5, #1
 8006db2:	f7ff fd3f 	bl	8006834 <_Balloc>
 8006db6:	b920      	cbnz	r0, 8006dc2 <__mdiff+0x5a>
 8006db8:	4b2d      	ldr	r3, [pc, #180]	; (8006e70 <__mdiff+0x108>)
 8006dba:	4602      	mov	r2, r0
 8006dbc:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006dc0:	e7e6      	b.n	8006d90 <__mdiff+0x28>
 8006dc2:	693e      	ldr	r6, [r7, #16]
 8006dc4:	60c5      	str	r5, [r0, #12]
 8006dc6:	6925      	ldr	r5, [r4, #16]
 8006dc8:	f107 0114 	add.w	r1, r7, #20
 8006dcc:	f104 0914 	add.w	r9, r4, #20
 8006dd0:	f100 0e14 	add.w	lr, r0, #20
 8006dd4:	f107 0210 	add.w	r2, r7, #16
 8006dd8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8006ddc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8006de0:	46f2      	mov	sl, lr
 8006de2:	2700      	movs	r7, #0
 8006de4:	f859 3b04 	ldr.w	r3, [r9], #4
 8006de8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006dec:	fa1f f883 	uxth.w	r8, r3
 8006df0:	fa17 f78b 	uxtah	r7, r7, fp
 8006df4:	0c1b      	lsrs	r3, r3, #16
 8006df6:	eba7 0808 	sub.w	r8, r7, r8
 8006dfa:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006dfe:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006e02:	fa1f f888 	uxth.w	r8, r8
 8006e06:	141f      	asrs	r7, r3, #16
 8006e08:	454d      	cmp	r5, r9
 8006e0a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006e0e:	f84a 3b04 	str.w	r3, [sl], #4
 8006e12:	d8e7      	bhi.n	8006de4 <__mdiff+0x7c>
 8006e14:	1b2b      	subs	r3, r5, r4
 8006e16:	3b15      	subs	r3, #21
 8006e18:	f023 0303 	bic.w	r3, r3, #3
 8006e1c:	3304      	adds	r3, #4
 8006e1e:	3415      	adds	r4, #21
 8006e20:	42a5      	cmp	r5, r4
 8006e22:	bf38      	it	cc
 8006e24:	2304      	movcc	r3, #4
 8006e26:	4419      	add	r1, r3
 8006e28:	4473      	add	r3, lr
 8006e2a:	469e      	mov	lr, r3
 8006e2c:	460d      	mov	r5, r1
 8006e2e:	4565      	cmp	r5, ip
 8006e30:	d30e      	bcc.n	8006e50 <__mdiff+0xe8>
 8006e32:	f10c 0203 	add.w	r2, ip, #3
 8006e36:	1a52      	subs	r2, r2, r1
 8006e38:	f022 0203 	bic.w	r2, r2, #3
 8006e3c:	3903      	subs	r1, #3
 8006e3e:	458c      	cmp	ip, r1
 8006e40:	bf38      	it	cc
 8006e42:	2200      	movcc	r2, #0
 8006e44:	441a      	add	r2, r3
 8006e46:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006e4a:	b17b      	cbz	r3, 8006e6c <__mdiff+0x104>
 8006e4c:	6106      	str	r6, [r0, #16]
 8006e4e:	e7a5      	b.n	8006d9c <__mdiff+0x34>
 8006e50:	f855 8b04 	ldr.w	r8, [r5], #4
 8006e54:	fa17 f488 	uxtah	r4, r7, r8
 8006e58:	1422      	asrs	r2, r4, #16
 8006e5a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8006e5e:	b2a4      	uxth	r4, r4
 8006e60:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006e64:	f84e 4b04 	str.w	r4, [lr], #4
 8006e68:	1417      	asrs	r7, r2, #16
 8006e6a:	e7e0      	b.n	8006e2e <__mdiff+0xc6>
 8006e6c:	3e01      	subs	r6, #1
 8006e6e:	e7ea      	b.n	8006e46 <__mdiff+0xde>
 8006e70:	08007b53 	.word	0x08007b53
 8006e74:	08007bc4 	.word	0x08007bc4

08006e78 <__d2b>:
 8006e78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006e7c:	4689      	mov	r9, r1
 8006e7e:	2101      	movs	r1, #1
 8006e80:	ec57 6b10 	vmov	r6, r7, d0
 8006e84:	4690      	mov	r8, r2
 8006e86:	f7ff fcd5 	bl	8006834 <_Balloc>
 8006e8a:	4604      	mov	r4, r0
 8006e8c:	b930      	cbnz	r0, 8006e9c <__d2b+0x24>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	4b25      	ldr	r3, [pc, #148]	; (8006f28 <__d2b+0xb0>)
 8006e92:	4826      	ldr	r0, [pc, #152]	; (8006f2c <__d2b+0xb4>)
 8006e94:	f240 310a 	movw	r1, #778	; 0x30a
 8006e98:	f000 fc20 	bl	80076dc <__assert_func>
 8006e9c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006ea0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006ea4:	bb35      	cbnz	r5, 8006ef4 <__d2b+0x7c>
 8006ea6:	2e00      	cmp	r6, #0
 8006ea8:	9301      	str	r3, [sp, #4]
 8006eaa:	d028      	beq.n	8006efe <__d2b+0x86>
 8006eac:	4668      	mov	r0, sp
 8006eae:	9600      	str	r6, [sp, #0]
 8006eb0:	f7ff fd8c 	bl	80069cc <__lo0bits>
 8006eb4:	9900      	ldr	r1, [sp, #0]
 8006eb6:	b300      	cbz	r0, 8006efa <__d2b+0x82>
 8006eb8:	9a01      	ldr	r2, [sp, #4]
 8006eba:	f1c0 0320 	rsb	r3, r0, #32
 8006ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8006ec2:	430b      	orrs	r3, r1
 8006ec4:	40c2      	lsrs	r2, r0
 8006ec6:	6163      	str	r3, [r4, #20]
 8006ec8:	9201      	str	r2, [sp, #4]
 8006eca:	9b01      	ldr	r3, [sp, #4]
 8006ecc:	61a3      	str	r3, [r4, #24]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	bf14      	ite	ne
 8006ed2:	2202      	movne	r2, #2
 8006ed4:	2201      	moveq	r2, #1
 8006ed6:	6122      	str	r2, [r4, #16]
 8006ed8:	b1d5      	cbz	r5, 8006f10 <__d2b+0x98>
 8006eda:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006ede:	4405      	add	r5, r0
 8006ee0:	f8c9 5000 	str.w	r5, [r9]
 8006ee4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006ee8:	f8c8 0000 	str.w	r0, [r8]
 8006eec:	4620      	mov	r0, r4
 8006eee:	b003      	add	sp, #12
 8006ef0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ef4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006ef8:	e7d5      	b.n	8006ea6 <__d2b+0x2e>
 8006efa:	6161      	str	r1, [r4, #20]
 8006efc:	e7e5      	b.n	8006eca <__d2b+0x52>
 8006efe:	a801      	add	r0, sp, #4
 8006f00:	f7ff fd64 	bl	80069cc <__lo0bits>
 8006f04:	9b01      	ldr	r3, [sp, #4]
 8006f06:	6163      	str	r3, [r4, #20]
 8006f08:	2201      	movs	r2, #1
 8006f0a:	6122      	str	r2, [r4, #16]
 8006f0c:	3020      	adds	r0, #32
 8006f0e:	e7e3      	b.n	8006ed8 <__d2b+0x60>
 8006f10:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006f14:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006f18:	f8c9 0000 	str.w	r0, [r9]
 8006f1c:	6918      	ldr	r0, [r3, #16]
 8006f1e:	f7ff fd35 	bl	800698c <__hi0bits>
 8006f22:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006f26:	e7df      	b.n	8006ee8 <__d2b+0x70>
 8006f28:	08007b53 	.word	0x08007b53
 8006f2c:	08007bc4 	.word	0x08007bc4

08006f30 <_calloc_r>:
 8006f30:	b513      	push	{r0, r1, r4, lr}
 8006f32:	434a      	muls	r2, r1
 8006f34:	4611      	mov	r1, r2
 8006f36:	9201      	str	r2, [sp, #4]
 8006f38:	f000 f85a 	bl	8006ff0 <_malloc_r>
 8006f3c:	4604      	mov	r4, r0
 8006f3e:	b118      	cbz	r0, 8006f48 <_calloc_r+0x18>
 8006f40:	9a01      	ldr	r2, [sp, #4]
 8006f42:	2100      	movs	r1, #0
 8006f44:	f7fd fd0a 	bl	800495c <memset>
 8006f48:	4620      	mov	r0, r4
 8006f4a:	b002      	add	sp, #8
 8006f4c:	bd10      	pop	{r4, pc}
	...

08006f50 <_free_r>:
 8006f50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006f52:	2900      	cmp	r1, #0
 8006f54:	d048      	beq.n	8006fe8 <_free_r+0x98>
 8006f56:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f5a:	9001      	str	r0, [sp, #4]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	f1a1 0404 	sub.w	r4, r1, #4
 8006f62:	bfb8      	it	lt
 8006f64:	18e4      	addlt	r4, r4, r3
 8006f66:	f000 fc59 	bl	800781c <__malloc_lock>
 8006f6a:	4a20      	ldr	r2, [pc, #128]	; (8006fec <_free_r+0x9c>)
 8006f6c:	9801      	ldr	r0, [sp, #4]
 8006f6e:	6813      	ldr	r3, [r2, #0]
 8006f70:	4615      	mov	r5, r2
 8006f72:	b933      	cbnz	r3, 8006f82 <_free_r+0x32>
 8006f74:	6063      	str	r3, [r4, #4]
 8006f76:	6014      	str	r4, [r2, #0]
 8006f78:	b003      	add	sp, #12
 8006f7a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f7e:	f000 bc53 	b.w	8007828 <__malloc_unlock>
 8006f82:	42a3      	cmp	r3, r4
 8006f84:	d90b      	bls.n	8006f9e <_free_r+0x4e>
 8006f86:	6821      	ldr	r1, [r4, #0]
 8006f88:	1862      	adds	r2, r4, r1
 8006f8a:	4293      	cmp	r3, r2
 8006f8c:	bf04      	itt	eq
 8006f8e:	681a      	ldreq	r2, [r3, #0]
 8006f90:	685b      	ldreq	r3, [r3, #4]
 8006f92:	6063      	str	r3, [r4, #4]
 8006f94:	bf04      	itt	eq
 8006f96:	1852      	addeq	r2, r2, r1
 8006f98:	6022      	streq	r2, [r4, #0]
 8006f9a:	602c      	str	r4, [r5, #0]
 8006f9c:	e7ec      	b.n	8006f78 <_free_r+0x28>
 8006f9e:	461a      	mov	r2, r3
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	b10b      	cbz	r3, 8006fa8 <_free_r+0x58>
 8006fa4:	42a3      	cmp	r3, r4
 8006fa6:	d9fa      	bls.n	8006f9e <_free_r+0x4e>
 8006fa8:	6811      	ldr	r1, [r2, #0]
 8006faa:	1855      	adds	r5, r2, r1
 8006fac:	42a5      	cmp	r5, r4
 8006fae:	d10b      	bne.n	8006fc8 <_free_r+0x78>
 8006fb0:	6824      	ldr	r4, [r4, #0]
 8006fb2:	4421      	add	r1, r4
 8006fb4:	1854      	adds	r4, r2, r1
 8006fb6:	42a3      	cmp	r3, r4
 8006fb8:	6011      	str	r1, [r2, #0]
 8006fba:	d1dd      	bne.n	8006f78 <_free_r+0x28>
 8006fbc:	681c      	ldr	r4, [r3, #0]
 8006fbe:	685b      	ldr	r3, [r3, #4]
 8006fc0:	6053      	str	r3, [r2, #4]
 8006fc2:	4421      	add	r1, r4
 8006fc4:	6011      	str	r1, [r2, #0]
 8006fc6:	e7d7      	b.n	8006f78 <_free_r+0x28>
 8006fc8:	d902      	bls.n	8006fd0 <_free_r+0x80>
 8006fca:	230c      	movs	r3, #12
 8006fcc:	6003      	str	r3, [r0, #0]
 8006fce:	e7d3      	b.n	8006f78 <_free_r+0x28>
 8006fd0:	6825      	ldr	r5, [r4, #0]
 8006fd2:	1961      	adds	r1, r4, r5
 8006fd4:	428b      	cmp	r3, r1
 8006fd6:	bf04      	itt	eq
 8006fd8:	6819      	ldreq	r1, [r3, #0]
 8006fda:	685b      	ldreq	r3, [r3, #4]
 8006fdc:	6063      	str	r3, [r4, #4]
 8006fde:	bf04      	itt	eq
 8006fe0:	1949      	addeq	r1, r1, r5
 8006fe2:	6021      	streq	r1, [r4, #0]
 8006fe4:	6054      	str	r4, [r2, #4]
 8006fe6:	e7c7      	b.n	8006f78 <_free_r+0x28>
 8006fe8:	b003      	add	sp, #12
 8006fea:	bd30      	pop	{r4, r5, pc}
 8006fec:	20000200 	.word	0x20000200

08006ff0 <_malloc_r>:
 8006ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ff2:	1ccd      	adds	r5, r1, #3
 8006ff4:	f025 0503 	bic.w	r5, r5, #3
 8006ff8:	3508      	adds	r5, #8
 8006ffa:	2d0c      	cmp	r5, #12
 8006ffc:	bf38      	it	cc
 8006ffe:	250c      	movcc	r5, #12
 8007000:	2d00      	cmp	r5, #0
 8007002:	4606      	mov	r6, r0
 8007004:	db01      	blt.n	800700a <_malloc_r+0x1a>
 8007006:	42a9      	cmp	r1, r5
 8007008:	d903      	bls.n	8007012 <_malloc_r+0x22>
 800700a:	230c      	movs	r3, #12
 800700c:	6033      	str	r3, [r6, #0]
 800700e:	2000      	movs	r0, #0
 8007010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007012:	f000 fc03 	bl	800781c <__malloc_lock>
 8007016:	4921      	ldr	r1, [pc, #132]	; (800709c <_malloc_r+0xac>)
 8007018:	680a      	ldr	r2, [r1, #0]
 800701a:	4614      	mov	r4, r2
 800701c:	b99c      	cbnz	r4, 8007046 <_malloc_r+0x56>
 800701e:	4f20      	ldr	r7, [pc, #128]	; (80070a0 <_malloc_r+0xb0>)
 8007020:	683b      	ldr	r3, [r7, #0]
 8007022:	b923      	cbnz	r3, 800702e <_malloc_r+0x3e>
 8007024:	4621      	mov	r1, r4
 8007026:	4630      	mov	r0, r6
 8007028:	f000 faf2 	bl	8007610 <_sbrk_r>
 800702c:	6038      	str	r0, [r7, #0]
 800702e:	4629      	mov	r1, r5
 8007030:	4630      	mov	r0, r6
 8007032:	f000 faed 	bl	8007610 <_sbrk_r>
 8007036:	1c43      	adds	r3, r0, #1
 8007038:	d123      	bne.n	8007082 <_malloc_r+0x92>
 800703a:	230c      	movs	r3, #12
 800703c:	6033      	str	r3, [r6, #0]
 800703e:	4630      	mov	r0, r6
 8007040:	f000 fbf2 	bl	8007828 <__malloc_unlock>
 8007044:	e7e3      	b.n	800700e <_malloc_r+0x1e>
 8007046:	6823      	ldr	r3, [r4, #0]
 8007048:	1b5b      	subs	r3, r3, r5
 800704a:	d417      	bmi.n	800707c <_malloc_r+0x8c>
 800704c:	2b0b      	cmp	r3, #11
 800704e:	d903      	bls.n	8007058 <_malloc_r+0x68>
 8007050:	6023      	str	r3, [r4, #0]
 8007052:	441c      	add	r4, r3
 8007054:	6025      	str	r5, [r4, #0]
 8007056:	e004      	b.n	8007062 <_malloc_r+0x72>
 8007058:	6863      	ldr	r3, [r4, #4]
 800705a:	42a2      	cmp	r2, r4
 800705c:	bf0c      	ite	eq
 800705e:	600b      	streq	r3, [r1, #0]
 8007060:	6053      	strne	r3, [r2, #4]
 8007062:	4630      	mov	r0, r6
 8007064:	f000 fbe0 	bl	8007828 <__malloc_unlock>
 8007068:	f104 000b 	add.w	r0, r4, #11
 800706c:	1d23      	adds	r3, r4, #4
 800706e:	f020 0007 	bic.w	r0, r0, #7
 8007072:	1ac2      	subs	r2, r0, r3
 8007074:	d0cc      	beq.n	8007010 <_malloc_r+0x20>
 8007076:	1a1b      	subs	r3, r3, r0
 8007078:	50a3      	str	r3, [r4, r2]
 800707a:	e7c9      	b.n	8007010 <_malloc_r+0x20>
 800707c:	4622      	mov	r2, r4
 800707e:	6864      	ldr	r4, [r4, #4]
 8007080:	e7cc      	b.n	800701c <_malloc_r+0x2c>
 8007082:	1cc4      	adds	r4, r0, #3
 8007084:	f024 0403 	bic.w	r4, r4, #3
 8007088:	42a0      	cmp	r0, r4
 800708a:	d0e3      	beq.n	8007054 <_malloc_r+0x64>
 800708c:	1a21      	subs	r1, r4, r0
 800708e:	4630      	mov	r0, r6
 8007090:	f000 fabe 	bl	8007610 <_sbrk_r>
 8007094:	3001      	adds	r0, #1
 8007096:	d1dd      	bne.n	8007054 <_malloc_r+0x64>
 8007098:	e7cf      	b.n	800703a <_malloc_r+0x4a>
 800709a:	bf00      	nop
 800709c:	20000200 	.word	0x20000200
 80070a0:	20000204 	.word	0x20000204

080070a4 <__ssputs_r>:
 80070a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80070a8:	688e      	ldr	r6, [r1, #8]
 80070aa:	429e      	cmp	r6, r3
 80070ac:	4682      	mov	sl, r0
 80070ae:	460c      	mov	r4, r1
 80070b0:	4690      	mov	r8, r2
 80070b2:	461f      	mov	r7, r3
 80070b4:	d838      	bhi.n	8007128 <__ssputs_r+0x84>
 80070b6:	898a      	ldrh	r2, [r1, #12]
 80070b8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80070bc:	d032      	beq.n	8007124 <__ssputs_r+0x80>
 80070be:	6825      	ldr	r5, [r4, #0]
 80070c0:	6909      	ldr	r1, [r1, #16]
 80070c2:	eba5 0901 	sub.w	r9, r5, r1
 80070c6:	6965      	ldr	r5, [r4, #20]
 80070c8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80070cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80070d0:	3301      	adds	r3, #1
 80070d2:	444b      	add	r3, r9
 80070d4:	106d      	asrs	r5, r5, #1
 80070d6:	429d      	cmp	r5, r3
 80070d8:	bf38      	it	cc
 80070da:	461d      	movcc	r5, r3
 80070dc:	0553      	lsls	r3, r2, #21
 80070de:	d531      	bpl.n	8007144 <__ssputs_r+0xa0>
 80070e0:	4629      	mov	r1, r5
 80070e2:	f7ff ff85 	bl	8006ff0 <_malloc_r>
 80070e6:	4606      	mov	r6, r0
 80070e8:	b950      	cbnz	r0, 8007100 <__ssputs_r+0x5c>
 80070ea:	230c      	movs	r3, #12
 80070ec:	f8ca 3000 	str.w	r3, [sl]
 80070f0:	89a3      	ldrh	r3, [r4, #12]
 80070f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80070f6:	81a3      	strh	r3, [r4, #12]
 80070f8:	f04f 30ff 	mov.w	r0, #4294967295
 80070fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007100:	6921      	ldr	r1, [r4, #16]
 8007102:	464a      	mov	r2, r9
 8007104:	f7ff fb88 	bl	8006818 <memcpy>
 8007108:	89a3      	ldrh	r3, [r4, #12]
 800710a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800710e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007112:	81a3      	strh	r3, [r4, #12]
 8007114:	6126      	str	r6, [r4, #16]
 8007116:	6165      	str	r5, [r4, #20]
 8007118:	444e      	add	r6, r9
 800711a:	eba5 0509 	sub.w	r5, r5, r9
 800711e:	6026      	str	r6, [r4, #0]
 8007120:	60a5      	str	r5, [r4, #8]
 8007122:	463e      	mov	r6, r7
 8007124:	42be      	cmp	r6, r7
 8007126:	d900      	bls.n	800712a <__ssputs_r+0x86>
 8007128:	463e      	mov	r6, r7
 800712a:	4632      	mov	r2, r6
 800712c:	6820      	ldr	r0, [r4, #0]
 800712e:	4641      	mov	r1, r8
 8007130:	f000 fb5a 	bl	80077e8 <memmove>
 8007134:	68a3      	ldr	r3, [r4, #8]
 8007136:	6822      	ldr	r2, [r4, #0]
 8007138:	1b9b      	subs	r3, r3, r6
 800713a:	4432      	add	r2, r6
 800713c:	60a3      	str	r3, [r4, #8]
 800713e:	6022      	str	r2, [r4, #0]
 8007140:	2000      	movs	r0, #0
 8007142:	e7db      	b.n	80070fc <__ssputs_r+0x58>
 8007144:	462a      	mov	r2, r5
 8007146:	f000 fb75 	bl	8007834 <_realloc_r>
 800714a:	4606      	mov	r6, r0
 800714c:	2800      	cmp	r0, #0
 800714e:	d1e1      	bne.n	8007114 <__ssputs_r+0x70>
 8007150:	6921      	ldr	r1, [r4, #16]
 8007152:	4650      	mov	r0, sl
 8007154:	f7ff fefc 	bl	8006f50 <_free_r>
 8007158:	e7c7      	b.n	80070ea <__ssputs_r+0x46>
	...

0800715c <_svfiprintf_r>:
 800715c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007160:	4698      	mov	r8, r3
 8007162:	898b      	ldrh	r3, [r1, #12]
 8007164:	061b      	lsls	r3, r3, #24
 8007166:	b09d      	sub	sp, #116	; 0x74
 8007168:	4607      	mov	r7, r0
 800716a:	460d      	mov	r5, r1
 800716c:	4614      	mov	r4, r2
 800716e:	d50e      	bpl.n	800718e <_svfiprintf_r+0x32>
 8007170:	690b      	ldr	r3, [r1, #16]
 8007172:	b963      	cbnz	r3, 800718e <_svfiprintf_r+0x32>
 8007174:	2140      	movs	r1, #64	; 0x40
 8007176:	f7ff ff3b 	bl	8006ff0 <_malloc_r>
 800717a:	6028      	str	r0, [r5, #0]
 800717c:	6128      	str	r0, [r5, #16]
 800717e:	b920      	cbnz	r0, 800718a <_svfiprintf_r+0x2e>
 8007180:	230c      	movs	r3, #12
 8007182:	603b      	str	r3, [r7, #0]
 8007184:	f04f 30ff 	mov.w	r0, #4294967295
 8007188:	e0d1      	b.n	800732e <_svfiprintf_r+0x1d2>
 800718a:	2340      	movs	r3, #64	; 0x40
 800718c:	616b      	str	r3, [r5, #20]
 800718e:	2300      	movs	r3, #0
 8007190:	9309      	str	r3, [sp, #36]	; 0x24
 8007192:	2320      	movs	r3, #32
 8007194:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007198:	f8cd 800c 	str.w	r8, [sp, #12]
 800719c:	2330      	movs	r3, #48	; 0x30
 800719e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007348 <_svfiprintf_r+0x1ec>
 80071a2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80071a6:	f04f 0901 	mov.w	r9, #1
 80071aa:	4623      	mov	r3, r4
 80071ac:	469a      	mov	sl, r3
 80071ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80071b2:	b10a      	cbz	r2, 80071b8 <_svfiprintf_r+0x5c>
 80071b4:	2a25      	cmp	r2, #37	; 0x25
 80071b6:	d1f9      	bne.n	80071ac <_svfiprintf_r+0x50>
 80071b8:	ebba 0b04 	subs.w	fp, sl, r4
 80071bc:	d00b      	beq.n	80071d6 <_svfiprintf_r+0x7a>
 80071be:	465b      	mov	r3, fp
 80071c0:	4622      	mov	r2, r4
 80071c2:	4629      	mov	r1, r5
 80071c4:	4638      	mov	r0, r7
 80071c6:	f7ff ff6d 	bl	80070a4 <__ssputs_r>
 80071ca:	3001      	adds	r0, #1
 80071cc:	f000 80aa 	beq.w	8007324 <_svfiprintf_r+0x1c8>
 80071d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80071d2:	445a      	add	r2, fp
 80071d4:	9209      	str	r2, [sp, #36]	; 0x24
 80071d6:	f89a 3000 	ldrb.w	r3, [sl]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	f000 80a2 	beq.w	8007324 <_svfiprintf_r+0x1c8>
 80071e0:	2300      	movs	r3, #0
 80071e2:	f04f 32ff 	mov.w	r2, #4294967295
 80071e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80071ea:	f10a 0a01 	add.w	sl, sl, #1
 80071ee:	9304      	str	r3, [sp, #16]
 80071f0:	9307      	str	r3, [sp, #28]
 80071f2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80071f6:	931a      	str	r3, [sp, #104]	; 0x68
 80071f8:	4654      	mov	r4, sl
 80071fa:	2205      	movs	r2, #5
 80071fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007200:	4851      	ldr	r0, [pc, #324]	; (8007348 <_svfiprintf_r+0x1ec>)
 8007202:	f7f8 ffed 	bl	80001e0 <memchr>
 8007206:	9a04      	ldr	r2, [sp, #16]
 8007208:	b9d8      	cbnz	r0, 8007242 <_svfiprintf_r+0xe6>
 800720a:	06d0      	lsls	r0, r2, #27
 800720c:	bf44      	itt	mi
 800720e:	2320      	movmi	r3, #32
 8007210:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007214:	0711      	lsls	r1, r2, #28
 8007216:	bf44      	itt	mi
 8007218:	232b      	movmi	r3, #43	; 0x2b
 800721a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800721e:	f89a 3000 	ldrb.w	r3, [sl]
 8007222:	2b2a      	cmp	r3, #42	; 0x2a
 8007224:	d015      	beq.n	8007252 <_svfiprintf_r+0xf6>
 8007226:	9a07      	ldr	r2, [sp, #28]
 8007228:	4654      	mov	r4, sl
 800722a:	2000      	movs	r0, #0
 800722c:	f04f 0c0a 	mov.w	ip, #10
 8007230:	4621      	mov	r1, r4
 8007232:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007236:	3b30      	subs	r3, #48	; 0x30
 8007238:	2b09      	cmp	r3, #9
 800723a:	d94e      	bls.n	80072da <_svfiprintf_r+0x17e>
 800723c:	b1b0      	cbz	r0, 800726c <_svfiprintf_r+0x110>
 800723e:	9207      	str	r2, [sp, #28]
 8007240:	e014      	b.n	800726c <_svfiprintf_r+0x110>
 8007242:	eba0 0308 	sub.w	r3, r0, r8
 8007246:	fa09 f303 	lsl.w	r3, r9, r3
 800724a:	4313      	orrs	r3, r2
 800724c:	9304      	str	r3, [sp, #16]
 800724e:	46a2      	mov	sl, r4
 8007250:	e7d2      	b.n	80071f8 <_svfiprintf_r+0x9c>
 8007252:	9b03      	ldr	r3, [sp, #12]
 8007254:	1d19      	adds	r1, r3, #4
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	9103      	str	r1, [sp, #12]
 800725a:	2b00      	cmp	r3, #0
 800725c:	bfbb      	ittet	lt
 800725e:	425b      	neglt	r3, r3
 8007260:	f042 0202 	orrlt.w	r2, r2, #2
 8007264:	9307      	strge	r3, [sp, #28]
 8007266:	9307      	strlt	r3, [sp, #28]
 8007268:	bfb8      	it	lt
 800726a:	9204      	strlt	r2, [sp, #16]
 800726c:	7823      	ldrb	r3, [r4, #0]
 800726e:	2b2e      	cmp	r3, #46	; 0x2e
 8007270:	d10c      	bne.n	800728c <_svfiprintf_r+0x130>
 8007272:	7863      	ldrb	r3, [r4, #1]
 8007274:	2b2a      	cmp	r3, #42	; 0x2a
 8007276:	d135      	bne.n	80072e4 <_svfiprintf_r+0x188>
 8007278:	9b03      	ldr	r3, [sp, #12]
 800727a:	1d1a      	adds	r2, r3, #4
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	9203      	str	r2, [sp, #12]
 8007280:	2b00      	cmp	r3, #0
 8007282:	bfb8      	it	lt
 8007284:	f04f 33ff 	movlt.w	r3, #4294967295
 8007288:	3402      	adds	r4, #2
 800728a:	9305      	str	r3, [sp, #20]
 800728c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007358 <_svfiprintf_r+0x1fc>
 8007290:	7821      	ldrb	r1, [r4, #0]
 8007292:	2203      	movs	r2, #3
 8007294:	4650      	mov	r0, sl
 8007296:	f7f8 ffa3 	bl	80001e0 <memchr>
 800729a:	b140      	cbz	r0, 80072ae <_svfiprintf_r+0x152>
 800729c:	2340      	movs	r3, #64	; 0x40
 800729e:	eba0 000a 	sub.w	r0, r0, sl
 80072a2:	fa03 f000 	lsl.w	r0, r3, r0
 80072a6:	9b04      	ldr	r3, [sp, #16]
 80072a8:	4303      	orrs	r3, r0
 80072aa:	3401      	adds	r4, #1
 80072ac:	9304      	str	r3, [sp, #16]
 80072ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072b2:	4826      	ldr	r0, [pc, #152]	; (800734c <_svfiprintf_r+0x1f0>)
 80072b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80072b8:	2206      	movs	r2, #6
 80072ba:	f7f8 ff91 	bl	80001e0 <memchr>
 80072be:	2800      	cmp	r0, #0
 80072c0:	d038      	beq.n	8007334 <_svfiprintf_r+0x1d8>
 80072c2:	4b23      	ldr	r3, [pc, #140]	; (8007350 <_svfiprintf_r+0x1f4>)
 80072c4:	bb1b      	cbnz	r3, 800730e <_svfiprintf_r+0x1b2>
 80072c6:	9b03      	ldr	r3, [sp, #12]
 80072c8:	3307      	adds	r3, #7
 80072ca:	f023 0307 	bic.w	r3, r3, #7
 80072ce:	3308      	adds	r3, #8
 80072d0:	9303      	str	r3, [sp, #12]
 80072d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072d4:	4433      	add	r3, r6
 80072d6:	9309      	str	r3, [sp, #36]	; 0x24
 80072d8:	e767      	b.n	80071aa <_svfiprintf_r+0x4e>
 80072da:	fb0c 3202 	mla	r2, ip, r2, r3
 80072de:	460c      	mov	r4, r1
 80072e0:	2001      	movs	r0, #1
 80072e2:	e7a5      	b.n	8007230 <_svfiprintf_r+0xd4>
 80072e4:	2300      	movs	r3, #0
 80072e6:	3401      	adds	r4, #1
 80072e8:	9305      	str	r3, [sp, #20]
 80072ea:	4619      	mov	r1, r3
 80072ec:	f04f 0c0a 	mov.w	ip, #10
 80072f0:	4620      	mov	r0, r4
 80072f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072f6:	3a30      	subs	r2, #48	; 0x30
 80072f8:	2a09      	cmp	r2, #9
 80072fa:	d903      	bls.n	8007304 <_svfiprintf_r+0x1a8>
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d0c5      	beq.n	800728c <_svfiprintf_r+0x130>
 8007300:	9105      	str	r1, [sp, #20]
 8007302:	e7c3      	b.n	800728c <_svfiprintf_r+0x130>
 8007304:	fb0c 2101 	mla	r1, ip, r1, r2
 8007308:	4604      	mov	r4, r0
 800730a:	2301      	movs	r3, #1
 800730c:	e7f0      	b.n	80072f0 <_svfiprintf_r+0x194>
 800730e:	ab03      	add	r3, sp, #12
 8007310:	9300      	str	r3, [sp, #0]
 8007312:	462a      	mov	r2, r5
 8007314:	4b0f      	ldr	r3, [pc, #60]	; (8007354 <_svfiprintf_r+0x1f8>)
 8007316:	a904      	add	r1, sp, #16
 8007318:	4638      	mov	r0, r7
 800731a:	f7fd fbc7 	bl	8004aac <_printf_float>
 800731e:	1c42      	adds	r2, r0, #1
 8007320:	4606      	mov	r6, r0
 8007322:	d1d6      	bne.n	80072d2 <_svfiprintf_r+0x176>
 8007324:	89ab      	ldrh	r3, [r5, #12]
 8007326:	065b      	lsls	r3, r3, #25
 8007328:	f53f af2c 	bmi.w	8007184 <_svfiprintf_r+0x28>
 800732c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800732e:	b01d      	add	sp, #116	; 0x74
 8007330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007334:	ab03      	add	r3, sp, #12
 8007336:	9300      	str	r3, [sp, #0]
 8007338:	462a      	mov	r2, r5
 800733a:	4b06      	ldr	r3, [pc, #24]	; (8007354 <_svfiprintf_r+0x1f8>)
 800733c:	a904      	add	r1, sp, #16
 800733e:	4638      	mov	r0, r7
 8007340:	f7fd fe58 	bl	8004ff4 <_printf_i>
 8007344:	e7eb      	b.n	800731e <_svfiprintf_r+0x1c2>
 8007346:	bf00      	nop
 8007348:	08007d24 	.word	0x08007d24
 800734c:	08007d2e 	.word	0x08007d2e
 8007350:	08004aad 	.word	0x08004aad
 8007354:	080070a5 	.word	0x080070a5
 8007358:	08007d2a 	.word	0x08007d2a

0800735c <__sfputc_r>:
 800735c:	6893      	ldr	r3, [r2, #8]
 800735e:	3b01      	subs	r3, #1
 8007360:	2b00      	cmp	r3, #0
 8007362:	b410      	push	{r4}
 8007364:	6093      	str	r3, [r2, #8]
 8007366:	da08      	bge.n	800737a <__sfputc_r+0x1e>
 8007368:	6994      	ldr	r4, [r2, #24]
 800736a:	42a3      	cmp	r3, r4
 800736c:	db01      	blt.n	8007372 <__sfputc_r+0x16>
 800736e:	290a      	cmp	r1, #10
 8007370:	d103      	bne.n	800737a <__sfputc_r+0x1e>
 8007372:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007376:	f7fe b8eb 	b.w	8005550 <__swbuf_r>
 800737a:	6813      	ldr	r3, [r2, #0]
 800737c:	1c58      	adds	r0, r3, #1
 800737e:	6010      	str	r0, [r2, #0]
 8007380:	7019      	strb	r1, [r3, #0]
 8007382:	4608      	mov	r0, r1
 8007384:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007388:	4770      	bx	lr

0800738a <__sfputs_r>:
 800738a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800738c:	4606      	mov	r6, r0
 800738e:	460f      	mov	r7, r1
 8007390:	4614      	mov	r4, r2
 8007392:	18d5      	adds	r5, r2, r3
 8007394:	42ac      	cmp	r4, r5
 8007396:	d101      	bne.n	800739c <__sfputs_r+0x12>
 8007398:	2000      	movs	r0, #0
 800739a:	e007      	b.n	80073ac <__sfputs_r+0x22>
 800739c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073a0:	463a      	mov	r2, r7
 80073a2:	4630      	mov	r0, r6
 80073a4:	f7ff ffda 	bl	800735c <__sfputc_r>
 80073a8:	1c43      	adds	r3, r0, #1
 80073aa:	d1f3      	bne.n	8007394 <__sfputs_r+0xa>
 80073ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080073b0 <_vfiprintf_r>:
 80073b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073b4:	460d      	mov	r5, r1
 80073b6:	b09d      	sub	sp, #116	; 0x74
 80073b8:	4614      	mov	r4, r2
 80073ba:	4698      	mov	r8, r3
 80073bc:	4606      	mov	r6, r0
 80073be:	b118      	cbz	r0, 80073c8 <_vfiprintf_r+0x18>
 80073c0:	6983      	ldr	r3, [r0, #24]
 80073c2:	b90b      	cbnz	r3, 80073c8 <_vfiprintf_r+0x18>
 80073c4:	f7ff f916 	bl	80065f4 <__sinit>
 80073c8:	4b89      	ldr	r3, [pc, #548]	; (80075f0 <_vfiprintf_r+0x240>)
 80073ca:	429d      	cmp	r5, r3
 80073cc:	d11b      	bne.n	8007406 <_vfiprintf_r+0x56>
 80073ce:	6875      	ldr	r5, [r6, #4]
 80073d0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80073d2:	07d9      	lsls	r1, r3, #31
 80073d4:	d405      	bmi.n	80073e2 <_vfiprintf_r+0x32>
 80073d6:	89ab      	ldrh	r3, [r5, #12]
 80073d8:	059a      	lsls	r2, r3, #22
 80073da:	d402      	bmi.n	80073e2 <_vfiprintf_r+0x32>
 80073dc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80073de:	f7ff f9ac 	bl	800673a <__retarget_lock_acquire_recursive>
 80073e2:	89ab      	ldrh	r3, [r5, #12]
 80073e4:	071b      	lsls	r3, r3, #28
 80073e6:	d501      	bpl.n	80073ec <_vfiprintf_r+0x3c>
 80073e8:	692b      	ldr	r3, [r5, #16]
 80073ea:	b9eb      	cbnz	r3, 8007428 <_vfiprintf_r+0x78>
 80073ec:	4629      	mov	r1, r5
 80073ee:	4630      	mov	r0, r6
 80073f0:	f7fe f900 	bl	80055f4 <__swsetup_r>
 80073f4:	b1c0      	cbz	r0, 8007428 <_vfiprintf_r+0x78>
 80073f6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80073f8:	07dc      	lsls	r4, r3, #31
 80073fa:	d50e      	bpl.n	800741a <_vfiprintf_r+0x6a>
 80073fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007400:	b01d      	add	sp, #116	; 0x74
 8007402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007406:	4b7b      	ldr	r3, [pc, #492]	; (80075f4 <_vfiprintf_r+0x244>)
 8007408:	429d      	cmp	r5, r3
 800740a:	d101      	bne.n	8007410 <_vfiprintf_r+0x60>
 800740c:	68b5      	ldr	r5, [r6, #8]
 800740e:	e7df      	b.n	80073d0 <_vfiprintf_r+0x20>
 8007410:	4b79      	ldr	r3, [pc, #484]	; (80075f8 <_vfiprintf_r+0x248>)
 8007412:	429d      	cmp	r5, r3
 8007414:	bf08      	it	eq
 8007416:	68f5      	ldreq	r5, [r6, #12]
 8007418:	e7da      	b.n	80073d0 <_vfiprintf_r+0x20>
 800741a:	89ab      	ldrh	r3, [r5, #12]
 800741c:	0598      	lsls	r0, r3, #22
 800741e:	d4ed      	bmi.n	80073fc <_vfiprintf_r+0x4c>
 8007420:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007422:	f7ff f98b 	bl	800673c <__retarget_lock_release_recursive>
 8007426:	e7e9      	b.n	80073fc <_vfiprintf_r+0x4c>
 8007428:	2300      	movs	r3, #0
 800742a:	9309      	str	r3, [sp, #36]	; 0x24
 800742c:	2320      	movs	r3, #32
 800742e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007432:	f8cd 800c 	str.w	r8, [sp, #12]
 8007436:	2330      	movs	r3, #48	; 0x30
 8007438:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80075fc <_vfiprintf_r+0x24c>
 800743c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007440:	f04f 0901 	mov.w	r9, #1
 8007444:	4623      	mov	r3, r4
 8007446:	469a      	mov	sl, r3
 8007448:	f813 2b01 	ldrb.w	r2, [r3], #1
 800744c:	b10a      	cbz	r2, 8007452 <_vfiprintf_r+0xa2>
 800744e:	2a25      	cmp	r2, #37	; 0x25
 8007450:	d1f9      	bne.n	8007446 <_vfiprintf_r+0x96>
 8007452:	ebba 0b04 	subs.w	fp, sl, r4
 8007456:	d00b      	beq.n	8007470 <_vfiprintf_r+0xc0>
 8007458:	465b      	mov	r3, fp
 800745a:	4622      	mov	r2, r4
 800745c:	4629      	mov	r1, r5
 800745e:	4630      	mov	r0, r6
 8007460:	f7ff ff93 	bl	800738a <__sfputs_r>
 8007464:	3001      	adds	r0, #1
 8007466:	f000 80aa 	beq.w	80075be <_vfiprintf_r+0x20e>
 800746a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800746c:	445a      	add	r2, fp
 800746e:	9209      	str	r2, [sp, #36]	; 0x24
 8007470:	f89a 3000 	ldrb.w	r3, [sl]
 8007474:	2b00      	cmp	r3, #0
 8007476:	f000 80a2 	beq.w	80075be <_vfiprintf_r+0x20e>
 800747a:	2300      	movs	r3, #0
 800747c:	f04f 32ff 	mov.w	r2, #4294967295
 8007480:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007484:	f10a 0a01 	add.w	sl, sl, #1
 8007488:	9304      	str	r3, [sp, #16]
 800748a:	9307      	str	r3, [sp, #28]
 800748c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007490:	931a      	str	r3, [sp, #104]	; 0x68
 8007492:	4654      	mov	r4, sl
 8007494:	2205      	movs	r2, #5
 8007496:	f814 1b01 	ldrb.w	r1, [r4], #1
 800749a:	4858      	ldr	r0, [pc, #352]	; (80075fc <_vfiprintf_r+0x24c>)
 800749c:	f7f8 fea0 	bl	80001e0 <memchr>
 80074a0:	9a04      	ldr	r2, [sp, #16]
 80074a2:	b9d8      	cbnz	r0, 80074dc <_vfiprintf_r+0x12c>
 80074a4:	06d1      	lsls	r1, r2, #27
 80074a6:	bf44      	itt	mi
 80074a8:	2320      	movmi	r3, #32
 80074aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80074ae:	0713      	lsls	r3, r2, #28
 80074b0:	bf44      	itt	mi
 80074b2:	232b      	movmi	r3, #43	; 0x2b
 80074b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80074b8:	f89a 3000 	ldrb.w	r3, [sl]
 80074bc:	2b2a      	cmp	r3, #42	; 0x2a
 80074be:	d015      	beq.n	80074ec <_vfiprintf_r+0x13c>
 80074c0:	9a07      	ldr	r2, [sp, #28]
 80074c2:	4654      	mov	r4, sl
 80074c4:	2000      	movs	r0, #0
 80074c6:	f04f 0c0a 	mov.w	ip, #10
 80074ca:	4621      	mov	r1, r4
 80074cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074d0:	3b30      	subs	r3, #48	; 0x30
 80074d2:	2b09      	cmp	r3, #9
 80074d4:	d94e      	bls.n	8007574 <_vfiprintf_r+0x1c4>
 80074d6:	b1b0      	cbz	r0, 8007506 <_vfiprintf_r+0x156>
 80074d8:	9207      	str	r2, [sp, #28]
 80074da:	e014      	b.n	8007506 <_vfiprintf_r+0x156>
 80074dc:	eba0 0308 	sub.w	r3, r0, r8
 80074e0:	fa09 f303 	lsl.w	r3, r9, r3
 80074e4:	4313      	orrs	r3, r2
 80074e6:	9304      	str	r3, [sp, #16]
 80074e8:	46a2      	mov	sl, r4
 80074ea:	e7d2      	b.n	8007492 <_vfiprintf_r+0xe2>
 80074ec:	9b03      	ldr	r3, [sp, #12]
 80074ee:	1d19      	adds	r1, r3, #4
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	9103      	str	r1, [sp, #12]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	bfbb      	ittet	lt
 80074f8:	425b      	neglt	r3, r3
 80074fa:	f042 0202 	orrlt.w	r2, r2, #2
 80074fe:	9307      	strge	r3, [sp, #28]
 8007500:	9307      	strlt	r3, [sp, #28]
 8007502:	bfb8      	it	lt
 8007504:	9204      	strlt	r2, [sp, #16]
 8007506:	7823      	ldrb	r3, [r4, #0]
 8007508:	2b2e      	cmp	r3, #46	; 0x2e
 800750a:	d10c      	bne.n	8007526 <_vfiprintf_r+0x176>
 800750c:	7863      	ldrb	r3, [r4, #1]
 800750e:	2b2a      	cmp	r3, #42	; 0x2a
 8007510:	d135      	bne.n	800757e <_vfiprintf_r+0x1ce>
 8007512:	9b03      	ldr	r3, [sp, #12]
 8007514:	1d1a      	adds	r2, r3, #4
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	9203      	str	r2, [sp, #12]
 800751a:	2b00      	cmp	r3, #0
 800751c:	bfb8      	it	lt
 800751e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007522:	3402      	adds	r4, #2
 8007524:	9305      	str	r3, [sp, #20]
 8007526:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800760c <_vfiprintf_r+0x25c>
 800752a:	7821      	ldrb	r1, [r4, #0]
 800752c:	2203      	movs	r2, #3
 800752e:	4650      	mov	r0, sl
 8007530:	f7f8 fe56 	bl	80001e0 <memchr>
 8007534:	b140      	cbz	r0, 8007548 <_vfiprintf_r+0x198>
 8007536:	2340      	movs	r3, #64	; 0x40
 8007538:	eba0 000a 	sub.w	r0, r0, sl
 800753c:	fa03 f000 	lsl.w	r0, r3, r0
 8007540:	9b04      	ldr	r3, [sp, #16]
 8007542:	4303      	orrs	r3, r0
 8007544:	3401      	adds	r4, #1
 8007546:	9304      	str	r3, [sp, #16]
 8007548:	f814 1b01 	ldrb.w	r1, [r4], #1
 800754c:	482c      	ldr	r0, [pc, #176]	; (8007600 <_vfiprintf_r+0x250>)
 800754e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007552:	2206      	movs	r2, #6
 8007554:	f7f8 fe44 	bl	80001e0 <memchr>
 8007558:	2800      	cmp	r0, #0
 800755a:	d03f      	beq.n	80075dc <_vfiprintf_r+0x22c>
 800755c:	4b29      	ldr	r3, [pc, #164]	; (8007604 <_vfiprintf_r+0x254>)
 800755e:	bb1b      	cbnz	r3, 80075a8 <_vfiprintf_r+0x1f8>
 8007560:	9b03      	ldr	r3, [sp, #12]
 8007562:	3307      	adds	r3, #7
 8007564:	f023 0307 	bic.w	r3, r3, #7
 8007568:	3308      	adds	r3, #8
 800756a:	9303      	str	r3, [sp, #12]
 800756c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800756e:	443b      	add	r3, r7
 8007570:	9309      	str	r3, [sp, #36]	; 0x24
 8007572:	e767      	b.n	8007444 <_vfiprintf_r+0x94>
 8007574:	fb0c 3202 	mla	r2, ip, r2, r3
 8007578:	460c      	mov	r4, r1
 800757a:	2001      	movs	r0, #1
 800757c:	e7a5      	b.n	80074ca <_vfiprintf_r+0x11a>
 800757e:	2300      	movs	r3, #0
 8007580:	3401      	adds	r4, #1
 8007582:	9305      	str	r3, [sp, #20]
 8007584:	4619      	mov	r1, r3
 8007586:	f04f 0c0a 	mov.w	ip, #10
 800758a:	4620      	mov	r0, r4
 800758c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007590:	3a30      	subs	r2, #48	; 0x30
 8007592:	2a09      	cmp	r2, #9
 8007594:	d903      	bls.n	800759e <_vfiprintf_r+0x1ee>
 8007596:	2b00      	cmp	r3, #0
 8007598:	d0c5      	beq.n	8007526 <_vfiprintf_r+0x176>
 800759a:	9105      	str	r1, [sp, #20]
 800759c:	e7c3      	b.n	8007526 <_vfiprintf_r+0x176>
 800759e:	fb0c 2101 	mla	r1, ip, r1, r2
 80075a2:	4604      	mov	r4, r0
 80075a4:	2301      	movs	r3, #1
 80075a6:	e7f0      	b.n	800758a <_vfiprintf_r+0x1da>
 80075a8:	ab03      	add	r3, sp, #12
 80075aa:	9300      	str	r3, [sp, #0]
 80075ac:	462a      	mov	r2, r5
 80075ae:	4b16      	ldr	r3, [pc, #88]	; (8007608 <_vfiprintf_r+0x258>)
 80075b0:	a904      	add	r1, sp, #16
 80075b2:	4630      	mov	r0, r6
 80075b4:	f7fd fa7a 	bl	8004aac <_printf_float>
 80075b8:	4607      	mov	r7, r0
 80075ba:	1c78      	adds	r0, r7, #1
 80075bc:	d1d6      	bne.n	800756c <_vfiprintf_r+0x1bc>
 80075be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80075c0:	07d9      	lsls	r1, r3, #31
 80075c2:	d405      	bmi.n	80075d0 <_vfiprintf_r+0x220>
 80075c4:	89ab      	ldrh	r3, [r5, #12]
 80075c6:	059a      	lsls	r2, r3, #22
 80075c8:	d402      	bmi.n	80075d0 <_vfiprintf_r+0x220>
 80075ca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80075cc:	f7ff f8b6 	bl	800673c <__retarget_lock_release_recursive>
 80075d0:	89ab      	ldrh	r3, [r5, #12]
 80075d2:	065b      	lsls	r3, r3, #25
 80075d4:	f53f af12 	bmi.w	80073fc <_vfiprintf_r+0x4c>
 80075d8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80075da:	e711      	b.n	8007400 <_vfiprintf_r+0x50>
 80075dc:	ab03      	add	r3, sp, #12
 80075de:	9300      	str	r3, [sp, #0]
 80075e0:	462a      	mov	r2, r5
 80075e2:	4b09      	ldr	r3, [pc, #36]	; (8007608 <_vfiprintf_r+0x258>)
 80075e4:	a904      	add	r1, sp, #16
 80075e6:	4630      	mov	r0, r6
 80075e8:	f7fd fd04 	bl	8004ff4 <_printf_i>
 80075ec:	e7e4      	b.n	80075b8 <_vfiprintf_r+0x208>
 80075ee:	bf00      	nop
 80075f0:	08007b84 	.word	0x08007b84
 80075f4:	08007ba4 	.word	0x08007ba4
 80075f8:	08007b64 	.word	0x08007b64
 80075fc:	08007d24 	.word	0x08007d24
 8007600:	08007d2e 	.word	0x08007d2e
 8007604:	08004aad 	.word	0x08004aad
 8007608:	0800738b 	.word	0x0800738b
 800760c:	08007d2a 	.word	0x08007d2a

08007610 <_sbrk_r>:
 8007610:	b538      	push	{r3, r4, r5, lr}
 8007612:	4d06      	ldr	r5, [pc, #24]	; (800762c <_sbrk_r+0x1c>)
 8007614:	2300      	movs	r3, #0
 8007616:	4604      	mov	r4, r0
 8007618:	4608      	mov	r0, r1
 800761a:	602b      	str	r3, [r5, #0]
 800761c:	f7fa fc2e 	bl	8001e7c <_sbrk>
 8007620:	1c43      	adds	r3, r0, #1
 8007622:	d102      	bne.n	800762a <_sbrk_r+0x1a>
 8007624:	682b      	ldr	r3, [r5, #0]
 8007626:	b103      	cbz	r3, 800762a <_sbrk_r+0x1a>
 8007628:	6023      	str	r3, [r4, #0]
 800762a:	bd38      	pop	{r3, r4, r5, pc}
 800762c:	200004cc 	.word	0x200004cc

08007630 <__sread>:
 8007630:	b510      	push	{r4, lr}
 8007632:	460c      	mov	r4, r1
 8007634:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007638:	f000 f922 	bl	8007880 <_read_r>
 800763c:	2800      	cmp	r0, #0
 800763e:	bfab      	itete	ge
 8007640:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007642:	89a3      	ldrhlt	r3, [r4, #12]
 8007644:	181b      	addge	r3, r3, r0
 8007646:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800764a:	bfac      	ite	ge
 800764c:	6563      	strge	r3, [r4, #84]	; 0x54
 800764e:	81a3      	strhlt	r3, [r4, #12]
 8007650:	bd10      	pop	{r4, pc}

08007652 <__swrite>:
 8007652:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007656:	461f      	mov	r7, r3
 8007658:	898b      	ldrh	r3, [r1, #12]
 800765a:	05db      	lsls	r3, r3, #23
 800765c:	4605      	mov	r5, r0
 800765e:	460c      	mov	r4, r1
 8007660:	4616      	mov	r6, r2
 8007662:	d505      	bpl.n	8007670 <__swrite+0x1e>
 8007664:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007668:	2302      	movs	r3, #2
 800766a:	2200      	movs	r2, #0
 800766c:	f000 f898 	bl	80077a0 <_lseek_r>
 8007670:	89a3      	ldrh	r3, [r4, #12]
 8007672:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007676:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800767a:	81a3      	strh	r3, [r4, #12]
 800767c:	4632      	mov	r2, r6
 800767e:	463b      	mov	r3, r7
 8007680:	4628      	mov	r0, r5
 8007682:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007686:	f000 b817 	b.w	80076b8 <_write_r>

0800768a <__sseek>:
 800768a:	b510      	push	{r4, lr}
 800768c:	460c      	mov	r4, r1
 800768e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007692:	f000 f885 	bl	80077a0 <_lseek_r>
 8007696:	1c43      	adds	r3, r0, #1
 8007698:	89a3      	ldrh	r3, [r4, #12]
 800769a:	bf15      	itete	ne
 800769c:	6560      	strne	r0, [r4, #84]	; 0x54
 800769e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80076a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80076a6:	81a3      	strheq	r3, [r4, #12]
 80076a8:	bf18      	it	ne
 80076aa:	81a3      	strhne	r3, [r4, #12]
 80076ac:	bd10      	pop	{r4, pc}

080076ae <__sclose>:
 80076ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076b2:	f000 b831 	b.w	8007718 <_close_r>
	...

080076b8 <_write_r>:
 80076b8:	b538      	push	{r3, r4, r5, lr}
 80076ba:	4d07      	ldr	r5, [pc, #28]	; (80076d8 <_write_r+0x20>)
 80076bc:	4604      	mov	r4, r0
 80076be:	4608      	mov	r0, r1
 80076c0:	4611      	mov	r1, r2
 80076c2:	2200      	movs	r2, #0
 80076c4:	602a      	str	r2, [r5, #0]
 80076c6:	461a      	mov	r2, r3
 80076c8:	f7fa fb78 	bl	8001dbc <_write>
 80076cc:	1c43      	adds	r3, r0, #1
 80076ce:	d102      	bne.n	80076d6 <_write_r+0x1e>
 80076d0:	682b      	ldr	r3, [r5, #0]
 80076d2:	b103      	cbz	r3, 80076d6 <_write_r+0x1e>
 80076d4:	6023      	str	r3, [r4, #0]
 80076d6:	bd38      	pop	{r3, r4, r5, pc}
 80076d8:	200004cc 	.word	0x200004cc

080076dc <__assert_func>:
 80076dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80076de:	4614      	mov	r4, r2
 80076e0:	461a      	mov	r2, r3
 80076e2:	4b09      	ldr	r3, [pc, #36]	; (8007708 <__assert_func+0x2c>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4605      	mov	r5, r0
 80076e8:	68d8      	ldr	r0, [r3, #12]
 80076ea:	b14c      	cbz	r4, 8007700 <__assert_func+0x24>
 80076ec:	4b07      	ldr	r3, [pc, #28]	; (800770c <__assert_func+0x30>)
 80076ee:	9100      	str	r1, [sp, #0]
 80076f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80076f4:	4906      	ldr	r1, [pc, #24]	; (8007710 <__assert_func+0x34>)
 80076f6:	462b      	mov	r3, r5
 80076f8:	f000 f81e 	bl	8007738 <fiprintf>
 80076fc:	f000 f8df 	bl	80078be <abort>
 8007700:	4b04      	ldr	r3, [pc, #16]	; (8007714 <__assert_func+0x38>)
 8007702:	461c      	mov	r4, r3
 8007704:	e7f3      	b.n	80076ee <__assert_func+0x12>
 8007706:	bf00      	nop
 8007708:	2000000c 	.word	0x2000000c
 800770c:	08007d35 	.word	0x08007d35
 8007710:	08007d42 	.word	0x08007d42
 8007714:	08007d70 	.word	0x08007d70

08007718 <_close_r>:
 8007718:	b538      	push	{r3, r4, r5, lr}
 800771a:	4d06      	ldr	r5, [pc, #24]	; (8007734 <_close_r+0x1c>)
 800771c:	2300      	movs	r3, #0
 800771e:	4604      	mov	r4, r0
 8007720:	4608      	mov	r0, r1
 8007722:	602b      	str	r3, [r5, #0]
 8007724:	f7fa fb76 	bl	8001e14 <_close>
 8007728:	1c43      	adds	r3, r0, #1
 800772a:	d102      	bne.n	8007732 <_close_r+0x1a>
 800772c:	682b      	ldr	r3, [r5, #0]
 800772e:	b103      	cbz	r3, 8007732 <_close_r+0x1a>
 8007730:	6023      	str	r3, [r4, #0]
 8007732:	bd38      	pop	{r3, r4, r5, pc}
 8007734:	200004cc 	.word	0x200004cc

08007738 <fiprintf>:
 8007738:	b40e      	push	{r1, r2, r3}
 800773a:	b503      	push	{r0, r1, lr}
 800773c:	4601      	mov	r1, r0
 800773e:	ab03      	add	r3, sp, #12
 8007740:	4805      	ldr	r0, [pc, #20]	; (8007758 <fiprintf+0x20>)
 8007742:	f853 2b04 	ldr.w	r2, [r3], #4
 8007746:	6800      	ldr	r0, [r0, #0]
 8007748:	9301      	str	r3, [sp, #4]
 800774a:	f7ff fe31 	bl	80073b0 <_vfiprintf_r>
 800774e:	b002      	add	sp, #8
 8007750:	f85d eb04 	ldr.w	lr, [sp], #4
 8007754:	b003      	add	sp, #12
 8007756:	4770      	bx	lr
 8007758:	2000000c 	.word	0x2000000c

0800775c <_fstat_r>:
 800775c:	b538      	push	{r3, r4, r5, lr}
 800775e:	4d07      	ldr	r5, [pc, #28]	; (800777c <_fstat_r+0x20>)
 8007760:	2300      	movs	r3, #0
 8007762:	4604      	mov	r4, r0
 8007764:	4608      	mov	r0, r1
 8007766:	4611      	mov	r1, r2
 8007768:	602b      	str	r3, [r5, #0]
 800776a:	f7fa fb5f 	bl	8001e2c <_fstat>
 800776e:	1c43      	adds	r3, r0, #1
 8007770:	d102      	bne.n	8007778 <_fstat_r+0x1c>
 8007772:	682b      	ldr	r3, [r5, #0]
 8007774:	b103      	cbz	r3, 8007778 <_fstat_r+0x1c>
 8007776:	6023      	str	r3, [r4, #0]
 8007778:	bd38      	pop	{r3, r4, r5, pc}
 800777a:	bf00      	nop
 800777c:	200004cc 	.word	0x200004cc

08007780 <_isatty_r>:
 8007780:	b538      	push	{r3, r4, r5, lr}
 8007782:	4d06      	ldr	r5, [pc, #24]	; (800779c <_isatty_r+0x1c>)
 8007784:	2300      	movs	r3, #0
 8007786:	4604      	mov	r4, r0
 8007788:	4608      	mov	r0, r1
 800778a:	602b      	str	r3, [r5, #0]
 800778c:	f7fa fb5e 	bl	8001e4c <_isatty>
 8007790:	1c43      	adds	r3, r0, #1
 8007792:	d102      	bne.n	800779a <_isatty_r+0x1a>
 8007794:	682b      	ldr	r3, [r5, #0]
 8007796:	b103      	cbz	r3, 800779a <_isatty_r+0x1a>
 8007798:	6023      	str	r3, [r4, #0]
 800779a:	bd38      	pop	{r3, r4, r5, pc}
 800779c:	200004cc 	.word	0x200004cc

080077a0 <_lseek_r>:
 80077a0:	b538      	push	{r3, r4, r5, lr}
 80077a2:	4d07      	ldr	r5, [pc, #28]	; (80077c0 <_lseek_r+0x20>)
 80077a4:	4604      	mov	r4, r0
 80077a6:	4608      	mov	r0, r1
 80077a8:	4611      	mov	r1, r2
 80077aa:	2200      	movs	r2, #0
 80077ac:	602a      	str	r2, [r5, #0]
 80077ae:	461a      	mov	r2, r3
 80077b0:	f7fa fb57 	bl	8001e62 <_lseek>
 80077b4:	1c43      	adds	r3, r0, #1
 80077b6:	d102      	bne.n	80077be <_lseek_r+0x1e>
 80077b8:	682b      	ldr	r3, [r5, #0]
 80077ba:	b103      	cbz	r3, 80077be <_lseek_r+0x1e>
 80077bc:	6023      	str	r3, [r4, #0]
 80077be:	bd38      	pop	{r3, r4, r5, pc}
 80077c0:	200004cc 	.word	0x200004cc

080077c4 <__ascii_mbtowc>:
 80077c4:	b082      	sub	sp, #8
 80077c6:	b901      	cbnz	r1, 80077ca <__ascii_mbtowc+0x6>
 80077c8:	a901      	add	r1, sp, #4
 80077ca:	b142      	cbz	r2, 80077de <__ascii_mbtowc+0x1a>
 80077cc:	b14b      	cbz	r3, 80077e2 <__ascii_mbtowc+0x1e>
 80077ce:	7813      	ldrb	r3, [r2, #0]
 80077d0:	600b      	str	r3, [r1, #0]
 80077d2:	7812      	ldrb	r2, [r2, #0]
 80077d4:	1e10      	subs	r0, r2, #0
 80077d6:	bf18      	it	ne
 80077d8:	2001      	movne	r0, #1
 80077da:	b002      	add	sp, #8
 80077dc:	4770      	bx	lr
 80077de:	4610      	mov	r0, r2
 80077e0:	e7fb      	b.n	80077da <__ascii_mbtowc+0x16>
 80077e2:	f06f 0001 	mvn.w	r0, #1
 80077e6:	e7f8      	b.n	80077da <__ascii_mbtowc+0x16>

080077e8 <memmove>:
 80077e8:	4288      	cmp	r0, r1
 80077ea:	b510      	push	{r4, lr}
 80077ec:	eb01 0402 	add.w	r4, r1, r2
 80077f0:	d902      	bls.n	80077f8 <memmove+0x10>
 80077f2:	4284      	cmp	r4, r0
 80077f4:	4623      	mov	r3, r4
 80077f6:	d807      	bhi.n	8007808 <memmove+0x20>
 80077f8:	1e43      	subs	r3, r0, #1
 80077fa:	42a1      	cmp	r1, r4
 80077fc:	d008      	beq.n	8007810 <memmove+0x28>
 80077fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007802:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007806:	e7f8      	b.n	80077fa <memmove+0x12>
 8007808:	4402      	add	r2, r0
 800780a:	4601      	mov	r1, r0
 800780c:	428a      	cmp	r2, r1
 800780e:	d100      	bne.n	8007812 <memmove+0x2a>
 8007810:	bd10      	pop	{r4, pc}
 8007812:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007816:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800781a:	e7f7      	b.n	800780c <memmove+0x24>

0800781c <__malloc_lock>:
 800781c:	4801      	ldr	r0, [pc, #4]	; (8007824 <__malloc_lock+0x8>)
 800781e:	f7fe bf8c 	b.w	800673a <__retarget_lock_acquire_recursive>
 8007822:	bf00      	nop
 8007824:	200004c4 	.word	0x200004c4

08007828 <__malloc_unlock>:
 8007828:	4801      	ldr	r0, [pc, #4]	; (8007830 <__malloc_unlock+0x8>)
 800782a:	f7fe bf87 	b.w	800673c <__retarget_lock_release_recursive>
 800782e:	bf00      	nop
 8007830:	200004c4 	.word	0x200004c4

08007834 <_realloc_r>:
 8007834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007836:	4607      	mov	r7, r0
 8007838:	4614      	mov	r4, r2
 800783a:	460e      	mov	r6, r1
 800783c:	b921      	cbnz	r1, 8007848 <_realloc_r+0x14>
 800783e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007842:	4611      	mov	r1, r2
 8007844:	f7ff bbd4 	b.w	8006ff0 <_malloc_r>
 8007848:	b922      	cbnz	r2, 8007854 <_realloc_r+0x20>
 800784a:	f7ff fb81 	bl	8006f50 <_free_r>
 800784e:	4625      	mov	r5, r4
 8007850:	4628      	mov	r0, r5
 8007852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007854:	f000 f83a 	bl	80078cc <_malloc_usable_size_r>
 8007858:	42a0      	cmp	r0, r4
 800785a:	d20f      	bcs.n	800787c <_realloc_r+0x48>
 800785c:	4621      	mov	r1, r4
 800785e:	4638      	mov	r0, r7
 8007860:	f7ff fbc6 	bl	8006ff0 <_malloc_r>
 8007864:	4605      	mov	r5, r0
 8007866:	2800      	cmp	r0, #0
 8007868:	d0f2      	beq.n	8007850 <_realloc_r+0x1c>
 800786a:	4631      	mov	r1, r6
 800786c:	4622      	mov	r2, r4
 800786e:	f7fe ffd3 	bl	8006818 <memcpy>
 8007872:	4631      	mov	r1, r6
 8007874:	4638      	mov	r0, r7
 8007876:	f7ff fb6b 	bl	8006f50 <_free_r>
 800787a:	e7e9      	b.n	8007850 <_realloc_r+0x1c>
 800787c:	4635      	mov	r5, r6
 800787e:	e7e7      	b.n	8007850 <_realloc_r+0x1c>

08007880 <_read_r>:
 8007880:	b538      	push	{r3, r4, r5, lr}
 8007882:	4d07      	ldr	r5, [pc, #28]	; (80078a0 <_read_r+0x20>)
 8007884:	4604      	mov	r4, r0
 8007886:	4608      	mov	r0, r1
 8007888:	4611      	mov	r1, r2
 800788a:	2200      	movs	r2, #0
 800788c:	602a      	str	r2, [r5, #0]
 800788e:	461a      	mov	r2, r3
 8007890:	f7fa fa76 	bl	8001d80 <_read>
 8007894:	1c43      	adds	r3, r0, #1
 8007896:	d102      	bne.n	800789e <_read_r+0x1e>
 8007898:	682b      	ldr	r3, [r5, #0]
 800789a:	b103      	cbz	r3, 800789e <_read_r+0x1e>
 800789c:	6023      	str	r3, [r4, #0]
 800789e:	bd38      	pop	{r3, r4, r5, pc}
 80078a0:	200004cc 	.word	0x200004cc

080078a4 <__ascii_wctomb>:
 80078a4:	b149      	cbz	r1, 80078ba <__ascii_wctomb+0x16>
 80078a6:	2aff      	cmp	r2, #255	; 0xff
 80078a8:	bf85      	ittet	hi
 80078aa:	238a      	movhi	r3, #138	; 0x8a
 80078ac:	6003      	strhi	r3, [r0, #0]
 80078ae:	700a      	strbls	r2, [r1, #0]
 80078b0:	f04f 30ff 	movhi.w	r0, #4294967295
 80078b4:	bf98      	it	ls
 80078b6:	2001      	movls	r0, #1
 80078b8:	4770      	bx	lr
 80078ba:	4608      	mov	r0, r1
 80078bc:	4770      	bx	lr

080078be <abort>:
 80078be:	b508      	push	{r3, lr}
 80078c0:	2006      	movs	r0, #6
 80078c2:	f000 f833 	bl	800792c <raise>
 80078c6:	2001      	movs	r0, #1
 80078c8:	f7fa fa50 	bl	8001d6c <_exit>

080078cc <_malloc_usable_size_r>:
 80078cc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80078d0:	1f18      	subs	r0, r3, #4
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	bfbc      	itt	lt
 80078d6:	580b      	ldrlt	r3, [r1, r0]
 80078d8:	18c0      	addlt	r0, r0, r3
 80078da:	4770      	bx	lr

080078dc <_raise_r>:
 80078dc:	291f      	cmp	r1, #31
 80078de:	b538      	push	{r3, r4, r5, lr}
 80078e0:	4604      	mov	r4, r0
 80078e2:	460d      	mov	r5, r1
 80078e4:	d904      	bls.n	80078f0 <_raise_r+0x14>
 80078e6:	2316      	movs	r3, #22
 80078e8:	6003      	str	r3, [r0, #0]
 80078ea:	f04f 30ff 	mov.w	r0, #4294967295
 80078ee:	bd38      	pop	{r3, r4, r5, pc}
 80078f0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80078f2:	b112      	cbz	r2, 80078fa <_raise_r+0x1e>
 80078f4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80078f8:	b94b      	cbnz	r3, 800790e <_raise_r+0x32>
 80078fa:	4620      	mov	r0, r4
 80078fc:	f000 f830 	bl	8007960 <_getpid_r>
 8007900:	462a      	mov	r2, r5
 8007902:	4601      	mov	r1, r0
 8007904:	4620      	mov	r0, r4
 8007906:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800790a:	f000 b817 	b.w	800793c <_kill_r>
 800790e:	2b01      	cmp	r3, #1
 8007910:	d00a      	beq.n	8007928 <_raise_r+0x4c>
 8007912:	1c59      	adds	r1, r3, #1
 8007914:	d103      	bne.n	800791e <_raise_r+0x42>
 8007916:	2316      	movs	r3, #22
 8007918:	6003      	str	r3, [r0, #0]
 800791a:	2001      	movs	r0, #1
 800791c:	e7e7      	b.n	80078ee <_raise_r+0x12>
 800791e:	2400      	movs	r4, #0
 8007920:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007924:	4628      	mov	r0, r5
 8007926:	4798      	blx	r3
 8007928:	2000      	movs	r0, #0
 800792a:	e7e0      	b.n	80078ee <_raise_r+0x12>

0800792c <raise>:
 800792c:	4b02      	ldr	r3, [pc, #8]	; (8007938 <raise+0xc>)
 800792e:	4601      	mov	r1, r0
 8007930:	6818      	ldr	r0, [r3, #0]
 8007932:	f7ff bfd3 	b.w	80078dc <_raise_r>
 8007936:	bf00      	nop
 8007938:	2000000c 	.word	0x2000000c

0800793c <_kill_r>:
 800793c:	b538      	push	{r3, r4, r5, lr}
 800793e:	4d07      	ldr	r5, [pc, #28]	; (800795c <_kill_r+0x20>)
 8007940:	2300      	movs	r3, #0
 8007942:	4604      	mov	r4, r0
 8007944:	4608      	mov	r0, r1
 8007946:	4611      	mov	r1, r2
 8007948:	602b      	str	r3, [r5, #0]
 800794a:	f7fa f9ff 	bl	8001d4c <_kill>
 800794e:	1c43      	adds	r3, r0, #1
 8007950:	d102      	bne.n	8007958 <_kill_r+0x1c>
 8007952:	682b      	ldr	r3, [r5, #0]
 8007954:	b103      	cbz	r3, 8007958 <_kill_r+0x1c>
 8007956:	6023      	str	r3, [r4, #0]
 8007958:	bd38      	pop	{r3, r4, r5, pc}
 800795a:	bf00      	nop
 800795c:	200004cc 	.word	0x200004cc

08007960 <_getpid_r>:
 8007960:	f7fa b9ec 	b.w	8001d3c <_getpid>

08007964 <_init>:
 8007964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007966:	bf00      	nop
 8007968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800796a:	bc08      	pop	{r3}
 800796c:	469e      	mov	lr, r3
 800796e:	4770      	bx	lr

08007970 <_fini>:
 8007970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007972:	bf00      	nop
 8007974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007976:	bc08      	pop	{r3}
 8007978:	469e      	mov	lr, r3
 800797a:	4770      	bx	lr
