/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* A1 */
.set A1__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set A1__0__MASK, 0x04
.set A1__0__PC, CYREG_PRT0_PC2
.set A1__0__PORT, 0
.set A1__0__SHIFT, 2
.set A1__AG, CYREG_PRT0_AG
.set A1__AMUX, CYREG_PRT0_AMUX
.set A1__BIE, CYREG_PRT0_BIE
.set A1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set A1__BYP, CYREG_PRT0_BYP
.set A1__CTL, CYREG_PRT0_CTL
.set A1__DM0, CYREG_PRT0_DM0
.set A1__DM1, CYREG_PRT0_DM1
.set A1__DM2, CYREG_PRT0_DM2
.set A1__DR, CYREG_PRT0_DR
.set A1__INP_DIS, CYREG_PRT0_INP_DIS
.set A1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set A1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set A1__LCD_EN, CYREG_PRT0_LCD_EN
.set A1__MASK, 0x04
.set A1__PORT, 0
.set A1__PRT, CYREG_PRT0_PRT
.set A1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set A1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set A1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set A1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set A1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set A1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set A1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set A1__PS, CYREG_PRT0_PS
.set A1__SHIFT, 2
.set A1__SLW, CYREG_PRT0_SLW

/* A2 */
.set A2__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set A2__0__MASK, 0x10
.set A2__0__PC, CYREG_PRT0_PC4
.set A2__0__PORT, 0
.set A2__0__SHIFT, 4
.set A2__AG, CYREG_PRT0_AG
.set A2__AMUX, CYREG_PRT0_AMUX
.set A2__BIE, CYREG_PRT0_BIE
.set A2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set A2__BYP, CYREG_PRT0_BYP
.set A2__CTL, CYREG_PRT0_CTL
.set A2__DM0, CYREG_PRT0_DM0
.set A2__DM1, CYREG_PRT0_DM1
.set A2__DM2, CYREG_PRT0_DM2
.set A2__DR, CYREG_PRT0_DR
.set A2__INP_DIS, CYREG_PRT0_INP_DIS
.set A2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set A2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set A2__LCD_EN, CYREG_PRT0_LCD_EN
.set A2__MASK, 0x10
.set A2__PORT, 0
.set A2__PRT, CYREG_PRT0_PRT
.set A2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set A2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set A2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set A2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set A2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set A2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set A2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set A2__PS, CYREG_PRT0_PS
.set A2__SHIFT, 4
.set A2__SLW, CYREG_PRT0_SLW

/* B1 */
.set B1__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set B1__0__MASK, 0x08
.set B1__0__PC, CYREG_PRT0_PC3
.set B1__0__PORT, 0
.set B1__0__SHIFT, 3
.set B1__AG, CYREG_PRT0_AG
.set B1__AMUX, CYREG_PRT0_AMUX
.set B1__BIE, CYREG_PRT0_BIE
.set B1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set B1__BYP, CYREG_PRT0_BYP
.set B1__CTL, CYREG_PRT0_CTL
.set B1__DM0, CYREG_PRT0_DM0
.set B1__DM1, CYREG_PRT0_DM1
.set B1__DM2, CYREG_PRT0_DM2
.set B1__DR, CYREG_PRT0_DR
.set B1__INP_DIS, CYREG_PRT0_INP_DIS
.set B1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set B1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set B1__LCD_EN, CYREG_PRT0_LCD_EN
.set B1__MASK, 0x08
.set B1__PORT, 0
.set B1__PRT, CYREG_PRT0_PRT
.set B1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set B1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set B1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set B1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set B1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set B1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set B1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set B1__PS, CYREG_PRT0_PS
.set B1__SHIFT, 3
.set B1__SLW, CYREG_PRT0_SLW

/* B2 */
.set B2__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set B2__0__MASK, 0x20
.set B2__0__PC, CYREG_PRT0_PC5
.set B2__0__PORT, 0
.set B2__0__SHIFT, 5
.set B2__AG, CYREG_PRT0_AG
.set B2__AMUX, CYREG_PRT0_AMUX
.set B2__BIE, CYREG_PRT0_BIE
.set B2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set B2__BYP, CYREG_PRT0_BYP
.set B2__CTL, CYREG_PRT0_CTL
.set B2__DM0, CYREG_PRT0_DM0
.set B2__DM1, CYREG_PRT0_DM1
.set B2__DM2, CYREG_PRT0_DM2
.set B2__DR, CYREG_PRT0_DR
.set B2__INP_DIS, CYREG_PRT0_INP_DIS
.set B2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set B2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set B2__LCD_EN, CYREG_PRT0_LCD_EN
.set B2__MASK, 0x20
.set B2__PORT, 0
.set B2__PRT, CYREG_PRT0_PRT
.set B2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set B2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set B2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set B2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set B2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set B2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set B2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set B2__PS, CYREG_PRT0_PS
.set B2__SHIFT, 5
.set B2__SLW, CYREG_PRT0_SLW

/* Rx */
.set Rx__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx__0__MASK, 0x40
.set Rx__0__PC, CYREG_PRT12_PC6
.set Rx__0__PORT, 12
.set Rx__0__SHIFT, 6
.set Rx__AG, CYREG_PRT12_AG
.set Rx__BIE, CYREG_PRT12_BIE
.set Rx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx__BYP, CYREG_PRT12_BYP
.set Rx__DM0, CYREG_PRT12_DM0
.set Rx__DM1, CYREG_PRT12_DM1
.set Rx__DM2, CYREG_PRT12_DM2
.set Rx__DR, CYREG_PRT12_DR
.set Rx__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx__MASK, 0x40
.set Rx__PORT, 12
.set Rx__PRT, CYREG_PRT12_PRT
.set Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx__PS, CYREG_PRT12_PS
.set Rx__SHIFT, 6
.set Rx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx__SLW, CYREG_PRT12_SLW

/* Tx */
.set Tx__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx__0__MASK, 0x80
.set Tx__0__PC, CYREG_PRT12_PC7
.set Tx__0__PORT, 12
.set Tx__0__SHIFT, 7
.set Tx__AG, CYREG_PRT12_AG
.set Tx__BIE, CYREG_PRT12_BIE
.set Tx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx__BYP, CYREG_PRT12_BYP
.set Tx__DM0, CYREG_PRT12_DM0
.set Tx__DM1, CYREG_PRT12_DM1
.set Tx__DM2, CYREG_PRT12_DM2
.set Tx__DR, CYREG_PRT12_DR
.set Tx__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx__MASK, 0x80
.set Tx__PORT, 12
.set Tx__PRT, CYREG_PRT12_PRT
.set Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx__PS, CYREG_PRT12_PS
.set Tx__SHIFT, 7
.set Tx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx__SLW, CYREG_PRT12_SLW

/* PWM */
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_PWMUDB_genblk8_stsreg__1__MASK, 0x02
.set PWM_PWMUDB_genblk8_stsreg__1__POS, 1
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_PWMUDB_genblk8_stsreg__MASK, 0x0F
.set PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB04_MSK
.set PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB04_ST
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set PWM_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set PWM_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set PWM_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set PWM_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB04_F1

/* PwmX */
.set PwmX__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set PwmX__0__MASK, 0x01
.set PwmX__0__PC, CYREG_PRT0_PC0
.set PwmX__0__PORT, 0
.set PwmX__0__SHIFT, 0
.set PwmX__AG, CYREG_PRT0_AG
.set PwmX__AMUX, CYREG_PRT0_AMUX
.set PwmX__BIE, CYREG_PRT0_BIE
.set PwmX__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PwmX__BYP, CYREG_PRT0_BYP
.set PwmX__CTL, CYREG_PRT0_CTL
.set PwmX__DM0, CYREG_PRT0_DM0
.set PwmX__DM1, CYREG_PRT0_DM1
.set PwmX__DM2, CYREG_PRT0_DM2
.set PwmX__DR, CYREG_PRT0_DR
.set PwmX__INP_DIS, CYREG_PRT0_INP_DIS
.set PwmX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PwmX__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PwmX__LCD_EN, CYREG_PRT0_LCD_EN
.set PwmX__MASK, 0x01
.set PwmX__PORT, 0
.set PwmX__PRT, CYREG_PRT0_PRT
.set PwmX__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PwmX__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PwmX__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PwmX__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PwmX__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PwmX__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PwmX__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PwmX__PS, CYREG_PRT0_PS
.set PwmX__SHIFT, 0
.set PwmX__SLW, CYREG_PRT0_SLW

/* PwmY */
.set PwmY__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set PwmY__0__MASK, 0x02
.set PwmY__0__PC, CYREG_PRT0_PC1
.set PwmY__0__PORT, 0
.set PwmY__0__SHIFT, 1
.set PwmY__AG, CYREG_PRT0_AG
.set PwmY__AMUX, CYREG_PRT0_AMUX
.set PwmY__BIE, CYREG_PRT0_BIE
.set PwmY__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PwmY__BYP, CYREG_PRT0_BYP
.set PwmY__CTL, CYREG_PRT0_CTL
.set PwmY__DM0, CYREG_PRT0_DM0
.set PwmY__DM1, CYREG_PRT0_DM1
.set PwmY__DM2, CYREG_PRT0_DM2
.set PwmY__DR, CYREG_PRT0_DR
.set PwmY__INP_DIS, CYREG_PRT0_INP_DIS
.set PwmY__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PwmY__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PwmY__LCD_EN, CYREG_PRT0_LCD_EN
.set PwmY__MASK, 0x02
.set PwmY__PORT, 0
.set PwmY__PRT, CYREG_PRT0_PRT
.set PwmY__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PwmY__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PwmY__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PwmY__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PwmY__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PwmY__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PwmY__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PwmY__PS, CYREG_PRT0_PS
.set PwmY__SHIFT, 1
.set PwmY__SLW, CYREG_PRT0_SLW

/* SenX */
.set SenX__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SenX__0__MASK, 0x01
.set SenX__0__PC, CYREG_PRT12_PC0
.set SenX__0__PORT, 12
.set SenX__0__SHIFT, 0
.set SenX__AG, CYREG_PRT12_AG
.set SenX__BIE, CYREG_PRT12_BIE
.set SenX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SenX__BYP, CYREG_PRT12_BYP
.set SenX__DM0, CYREG_PRT12_DM0
.set SenX__DM1, CYREG_PRT12_DM1
.set SenX__DM2, CYREG_PRT12_DM2
.set SenX__DR, CYREG_PRT12_DR
.set SenX__INP_DIS, CYREG_PRT12_INP_DIS
.set SenX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SenX__MASK, 0x01
.set SenX__PORT, 12
.set SenX__PRT, CYREG_PRT12_PRT
.set SenX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SenX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SenX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SenX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SenX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SenX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SenX__PS, CYREG_PRT12_PS
.set SenX__SHIFT, 0
.set SenX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SenX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SenX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SenX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SenX__SLW, CYREG_PRT12_SLW

/* SenY */
.set SenY__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SenY__0__MASK, 0x02
.set SenY__0__PC, CYREG_PRT12_PC1
.set SenY__0__PORT, 12
.set SenY__0__SHIFT, 1
.set SenY__AG, CYREG_PRT12_AG
.set SenY__BIE, CYREG_PRT12_BIE
.set SenY__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SenY__BYP, CYREG_PRT12_BYP
.set SenY__DM0, CYREG_PRT12_DM0
.set SenY__DM1, CYREG_PRT12_DM1
.set SenY__DM2, CYREG_PRT12_DM2
.set SenY__DR, CYREG_PRT12_DR
.set SenY__INP_DIS, CYREG_PRT12_INP_DIS
.set SenY__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SenY__MASK, 0x02
.set SenY__PORT, 12
.set SenY__PRT, CYREG_PRT12_PRT
.set SenY__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SenY__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SenY__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SenY__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SenY__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SenY__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SenY__PS, CYREG_PRT12_PS
.set SenY__SHIFT, 1
.set SenY__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SenY__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SenY__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SenY__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SenY__SLW, CYREG_PRT12_SLW

/* UART */
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB05_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB05_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB10_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB10_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB10_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB10_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB10_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB10_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB04_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB04_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x01
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x02
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x02
.set UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RXInternalInterrupt__INTC_MASK, 0x01
.set UART_RXInternalInterrupt__INTC_NUMBER, 0
.set UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_TXInternalInterrupt__INTC_MASK, 0x02
.set UART_TXInternalInterrupt__INTC_NUMBER, 1
.set UART_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* chAx */
.set chAx__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set chAx__0__MASK, 0x01
.set chAx__0__PC, CYREG_PRT3_PC0
.set chAx__0__PORT, 3
.set chAx__0__SHIFT, 0
.set chAx__AG, CYREG_PRT3_AG
.set chAx__AMUX, CYREG_PRT3_AMUX
.set chAx__BIE, CYREG_PRT3_BIE
.set chAx__BIT_MASK, CYREG_PRT3_BIT_MASK
.set chAx__BYP, CYREG_PRT3_BYP
.set chAx__CTL, CYREG_PRT3_CTL
.set chAx__DM0, CYREG_PRT3_DM0
.set chAx__DM1, CYREG_PRT3_DM1
.set chAx__DM2, CYREG_PRT3_DM2
.set chAx__DR, CYREG_PRT3_DR
.set chAx__INP_DIS, CYREG_PRT3_INP_DIS
.set chAx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set chAx__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set chAx__LCD_EN, CYREG_PRT3_LCD_EN
.set chAx__MASK, 0x01
.set chAx__PORT, 3
.set chAx__PRT, CYREG_PRT3_PRT
.set chAx__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set chAx__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set chAx__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set chAx__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set chAx__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set chAx__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set chAx__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set chAx__PS, CYREG_PRT3_PS
.set chAx__SHIFT, 0
.set chAx__SLW, CYREG_PRT3_SLW

/* chAy */
.set chAy__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set chAy__0__MASK, 0x10
.set chAy__0__PC, CYREG_PRT3_PC4
.set chAy__0__PORT, 3
.set chAy__0__SHIFT, 4
.set chAy__AG, CYREG_PRT3_AG
.set chAy__AMUX, CYREG_PRT3_AMUX
.set chAy__BIE, CYREG_PRT3_BIE
.set chAy__BIT_MASK, CYREG_PRT3_BIT_MASK
.set chAy__BYP, CYREG_PRT3_BYP
.set chAy__CTL, CYREG_PRT3_CTL
.set chAy__DM0, CYREG_PRT3_DM0
.set chAy__DM1, CYREG_PRT3_DM1
.set chAy__DM2, CYREG_PRT3_DM2
.set chAy__DR, CYREG_PRT3_DR
.set chAy__INP_DIS, CYREG_PRT3_INP_DIS
.set chAy__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set chAy__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set chAy__LCD_EN, CYREG_PRT3_LCD_EN
.set chAy__MASK, 0x10
.set chAy__PORT, 3
.set chAy__PRT, CYREG_PRT3_PRT
.set chAy__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set chAy__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set chAy__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set chAy__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set chAy__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set chAy__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set chAy__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set chAy__PS, CYREG_PRT3_PS
.set chAy__SHIFT, 4
.set chAy__SLW, CYREG_PRT3_SLW

/* chBx */
.set chBx__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set chBx__0__MASK, 0x02
.set chBx__0__PC, CYREG_PRT3_PC1
.set chBx__0__PORT, 3
.set chBx__0__SHIFT, 1
.set chBx__AG, CYREG_PRT3_AG
.set chBx__AMUX, CYREG_PRT3_AMUX
.set chBx__BIE, CYREG_PRT3_BIE
.set chBx__BIT_MASK, CYREG_PRT3_BIT_MASK
.set chBx__BYP, CYREG_PRT3_BYP
.set chBx__CTL, CYREG_PRT3_CTL
.set chBx__DM0, CYREG_PRT3_DM0
.set chBx__DM1, CYREG_PRT3_DM1
.set chBx__DM2, CYREG_PRT3_DM2
.set chBx__DR, CYREG_PRT3_DR
.set chBx__INP_DIS, CYREG_PRT3_INP_DIS
.set chBx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set chBx__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set chBx__LCD_EN, CYREG_PRT3_LCD_EN
.set chBx__MASK, 0x02
.set chBx__PORT, 3
.set chBx__PRT, CYREG_PRT3_PRT
.set chBx__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set chBx__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set chBx__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set chBx__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set chBx__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set chBx__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set chBx__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set chBx__PS, CYREG_PRT3_PS
.set chBx__SHIFT, 1
.set chBx__SLW, CYREG_PRT3_SLW

/* chBy */
.set chBy__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set chBy__0__MASK, 0x20
.set chBy__0__PC, CYREG_PRT3_PC5
.set chBy__0__PORT, 3
.set chBy__0__SHIFT, 5
.set chBy__AG, CYREG_PRT3_AG
.set chBy__AMUX, CYREG_PRT3_AMUX
.set chBy__BIE, CYREG_PRT3_BIE
.set chBy__BIT_MASK, CYREG_PRT3_BIT_MASK
.set chBy__BYP, CYREG_PRT3_BYP
.set chBy__CTL, CYREG_PRT3_CTL
.set chBy__DM0, CYREG_PRT3_DM0
.set chBy__DM1, CYREG_PRT3_DM1
.set chBy__DM2, CYREG_PRT3_DM2
.set chBy__DR, CYREG_PRT3_DR
.set chBy__INP_DIS, CYREG_PRT3_INP_DIS
.set chBy__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set chBy__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set chBy__LCD_EN, CYREG_PRT3_LCD_EN
.set chBy__MASK, 0x20
.set chBy__PORT, 3
.set chBy__PRT, CYREG_PRT3_PRT
.set chBy__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set chBy__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set chBy__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set chBy__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set chBy__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set chBy__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set chBy__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set chBy__PS, CYREG_PRT3_PS
.set chBy__SHIFT, 5
.set chBy__SLW, CYREG_PRT3_SLW

/* isrX */
.set isrX__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isrX__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isrX__INTC_MASK, 0x08
.set isrX__INTC_NUMBER, 3
.set isrX__INTC_PRIOR_NUM, 7
.set isrX__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isrX__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isrX__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isrY */
.set isrY__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isrY__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isrY__INTC_MASK, 0x40
.set isrY__INTC_NUMBER, 6
.set isrY__INTC_PRIOR_NUM, 7
.set isrY__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set isrY__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isrY__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isrRx */
.set isrRx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isrRx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isrRx__INTC_MASK, 0x04
.set isrRx__INTC_NUMBER, 2
.set isrRx__INTC_PRIOR_NUM, 7
.set isrRx__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isrRx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isrRx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isrXL */
.set isrXL__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isrXL__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isrXL__INTC_MASK, 0x10
.set isrXL__INTC_NUMBER, 4
.set isrXL__INTC_PRIOR_NUM, 7
.set isrXL__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isrXL__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isrXL__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isrXP */
.set isrXP__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isrXP__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isrXP__INTC_MASK, 0x20
.set isrXP__INTC_NUMBER, 5
.set isrXP__INTC_PRIOR_NUM, 7
.set isrXP__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isrXP__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isrXP__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isrYL */
.set isrYL__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isrYL__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isrYL__INTC_MASK, 0x80
.set isrYL__INTC_NUMBER, 7
.set isrYL__INTC_PRIOR_NUM, 7
.set isrYL__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set isrYL__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isrYL__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isrYP */
.set isrYP__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isrYP__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isrYP__INTC_MASK, 0x100
.set isrYP__INTC_NUMBER, 8
.set isrYP__INTC_PRIOR_NUM, 7
.set isrYP__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set isrYP__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isrYP__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x00
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x01
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x01

/* ResetPWM */
.set ResetPWM__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set ResetPWM__0__MASK, 0x80
.set ResetPWM__0__PC, CYREG_PRT0_PC7
.set ResetPWM__0__PORT, 0
.set ResetPWM__0__SHIFT, 7
.set ResetPWM__AG, CYREG_PRT0_AG
.set ResetPWM__AMUX, CYREG_PRT0_AMUX
.set ResetPWM__BIE, CYREG_PRT0_BIE
.set ResetPWM__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ResetPWM__BYP, CYREG_PRT0_BYP
.set ResetPWM__CTL, CYREG_PRT0_CTL
.set ResetPWM__DM0, CYREG_PRT0_DM0
.set ResetPWM__DM1, CYREG_PRT0_DM1
.set ResetPWM__DM2, CYREG_PRT0_DM2
.set ResetPWM__DR, CYREG_PRT0_DR
.set ResetPWM__INP_DIS, CYREG_PRT0_INP_DIS
.set ResetPWM__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set ResetPWM__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ResetPWM__LCD_EN, CYREG_PRT0_LCD_EN
.set ResetPWM__MASK, 0x80
.set ResetPWM__PORT, 0
.set ResetPWM__PRT, CYREG_PRT0_PRT
.set ResetPWM__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ResetPWM__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ResetPWM__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ResetPWM__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ResetPWM__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ResetPWM__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ResetPWM__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ResetPWM__PS, CYREG_PRT0_PS
.set ResetPWM__SHIFT, 7
.set ResetPWM__SLW, CYREG_PRT0_SLW

/* Reset_Pin */
.set Reset_Pin__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Reset_Pin__0__MASK, 0x40
.set Reset_Pin__0__PC, CYREG_PRT0_PC6
.set Reset_Pin__0__PORT, 0
.set Reset_Pin__0__SHIFT, 6
.set Reset_Pin__AG, CYREG_PRT0_AG
.set Reset_Pin__AMUX, CYREG_PRT0_AMUX
.set Reset_Pin__BIE, CYREG_PRT0_BIE
.set Reset_Pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Reset_Pin__BYP, CYREG_PRT0_BYP
.set Reset_Pin__CTL, CYREG_PRT0_CTL
.set Reset_Pin__DM0, CYREG_PRT0_DM0
.set Reset_Pin__DM1, CYREG_PRT0_DM1
.set Reset_Pin__DM2, CYREG_PRT0_DM2
.set Reset_Pin__DR, CYREG_PRT0_DR
.set Reset_Pin__INP_DIS, CYREG_PRT0_INP_DIS
.set Reset_Pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Reset_Pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Reset_Pin__LCD_EN, CYREG_PRT0_LCD_EN
.set Reset_Pin__MASK, 0x40
.set Reset_Pin__PORT, 0
.set Reset_Pin__PRT, CYREG_PRT0_PRT
.set Reset_Pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Reset_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Reset_Pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Reset_Pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Reset_Pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Reset_Pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Reset_Pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Reset_Pin__PS, CYREG_PRT0_PS
.set Reset_Pin__SHIFT, 6
.set Reset_Pin__SLW, CYREG_PRT0_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x000001FF
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
