

================================================================
== Vivado HLS Report for 'monte_carlo_both_pri'
================================================================
* Date:           Sat Nov 11 13:02:35 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        monte-carlo.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.792 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_gaussian_box_muller_fu_126  |gaussian_box_muller  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |grp_custom_exp_double_s_fu_132  |custom_exp_double_s  |      481|      481| 4.810 us | 4.810 us |  481|  481|   none  |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- SIMS_LABEL   |        ?|        ?|         ?|          -|          -|  10000000|    no    |
        | + SQRT_LABEL  |        ?|        ?|        50|          -|          -|         ?|    no    |
        +---------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 112
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 77 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 54 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 4 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 2 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 113 [1/1] (1.76ns)   --->   "br label %1" [monte-carlo.cpp:184]   --->   Operation 113 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.62>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%call_payoff_sum_0 = phi double [ 0.000000e+00, %0 ], [ %call_payoff_sum, %"custom_sqrt<double>.exit" ]"   --->   Operation 114 'phi' 'call_payoff_sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%put_payoff_sum_0 = phi double [ 0.000000e+00, %0 ], [ %put_payoff_sum, %"custom_sqrt<double>.exit" ]"   --->   Operation 115 'phi' 'put_payoff_sum_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%i_0 = phi i24 [ 0, %0 ], [ %i, %"custom_sqrt<double>.exit" ]"   --->   Operation 116 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000000, i64 10000000, i64 10000000)"   --->   Operation 117 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (2.45ns)   --->   "%icmp_ln184 = icmp eq i24 %i_0, -6777216" [monte-carlo.cpp:184]   --->   Operation 118 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (2.31ns)   --->   "%i = add i24 %i_0, 1" [monte-carlo.cpp:184]   --->   Operation 119 'add' 'i' <Predicate = true> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "br i1 %icmp_ln184, label %6, label %2" [monte-carlo.cpp:184]   --->   Operation 120 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [2/2] (0.00ns)   --->   "%gauss_bm = call fastcc double @gaussian_box_muller()" [monte-carlo.cpp:186]   --->   Operation 121 'call' 'gauss_bm' <Predicate = (!icmp_ln184)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 122 [31/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 122 'ddiv' 'tmp_5' <Predicate = (icmp_ln184)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [31/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 123 'ddiv' 'tmp_1' <Predicate = (icmp_ln184)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.78>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1) nounwind" [monte-carlo.cpp:185]   --->   Operation 124 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/2] (7.78ns)   --->   "%gauss_bm = call fastcc double @gaussian_box_muller()" [monte-carlo.cpp:186]   --->   Operation 125 'call' 'gauss_bm' <Predicate = true> <Delay = 7.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 126 [1/1] (1.76ns)   --->   "br label %3" [monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 126 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 8.23>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%guess_0_i = phi double [ 0x3FA47AE147AE147C, %2 ], [ %nextGuess, %5 ]"   --->   Operation 127 'phi' 'guess_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%nextGuess = phi double [ 5.200000e-01, %2 ], [ %phitmp, %5 ]" [monte-carlo.cpp:62->monte-carlo.cpp:187]   --->   Operation 128 'phi' 'nextGuess' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [5/5] (8.23ns)   --->   "%x_assign = fsub double %guess_0_i, %nextGuess" [monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 129 'dsub' 'x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.23>
ST_5 : Operation 130 [4/5] (8.23ns)   --->   "%x_assign = fsub double %guess_0_i, %nextGuess" [monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 130 'dsub' 'x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.23>
ST_6 : Operation 131 [3/5] (8.23ns)   --->   "%x_assign = fsub double %guess_0_i, %nextGuess" [monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 131 'dsub' 'x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.23>
ST_7 : Operation 132 [2/5] (8.23ns)   --->   "%x_assign = fsub double %guess_0_i, %nextGuess" [monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 132 'dsub' 'x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.23>
ST_8 : Operation 133 [1/5] (8.23ns)   --->   "%x_assign = fsub double %guess_0_i, %nextGuess" [monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 133 'dsub' 'x_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.46>
ST_9 : Operation 134 [2/2] (5.46ns)   --->   "%tmp_2 = fcmp olt double %x_assign, 0.000000e+00" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 134 'dcmp' 'tmp_2' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.20>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast double %x_assign to i64" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 135 'bitcast' 'bitcast_ln54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%tmp = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln54, i32 52, i32 62)" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 136 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i64 %bitcast_ln54 to i52" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 137 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (1.88ns)   --->   "%icmp_ln54 = icmp ne i11 %tmp, -1" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 138 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (2.89ns)   --->   "%icmp_ln54_1 = icmp eq i52 %trunc_ln54, 0" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 139 'icmp' 'icmp_ln54_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln54)   --->   "%or_ln54 = or i1 %icmp_ln54_1, %icmp_ln54" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 140 'or' 'or_ln54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/2] (5.46ns)   --->   "%tmp_2 = fcmp olt double %x_assign, 0.000000e+00" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 141 'dcmp' 'tmp_2' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln54 = and i1 %or_ln54, %tmp_2" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 142 'and' 'and_ln54' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (1.76ns)   --->   "br i1 %and_ln54, label %4, label %"custom_abs<double>.exit.i"" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 143 'br' <Predicate = true> <Delay = 1.76>
ST_10 : Operation 144 [1/1] (0.99ns)   --->   "%xor_ln54 = xor i64 %bitcast_ln54, -9223372036854775808" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 144 'xor' 'xor_ln54' <Predicate = (and_ln54)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln54_1 = bitcast i64 %xor_ln54 to double" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 145 'bitcast' 'bitcast_ln54_1' <Predicate = (and_ln54)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (1.76ns)   --->   "br label %"custom_abs<double>.exit.i"" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 146 'br' <Predicate = (and_ln54)> <Delay = 1.76>

State 11 <SV = 10> <Delay = 5.46>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%phi_ln54 = phi double [ %bitcast_ln54_1, %4 ], [ %x_assign, %3 ]" [monte-carlo.cpp:54->monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 147 'phi' 'phi_ln54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln83 = bitcast double %phi_ln54 to i64" [monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 148 'bitcast' 'bitcast_ln83' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln83, i32 52, i32 62)" [monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 149 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i64 %bitcast_ln83 to i52" [monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 150 'trunc' 'trunc_ln83' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (1.88ns)   --->   "%icmp_ln83 = icmp ne i11 %tmp_3, -1" [monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 151 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (2.89ns)   --->   "%icmp_ln83_1 = icmp eq i52 %trunc_ln83, 0" [monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 152 'icmp' 'icmp_ln83_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [2/2] (5.46ns)   --->   "%tmp_7 = fcmp oge double %phi_ln54, 1.000000e-04" [monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 153 'dcmp' 'tmp_7' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.62>
ST_12 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln83)   --->   "%or_ln83 = or i1 %icmp_ln83_1, %icmp_ln83" [monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 154 'or' 'or_ln83' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/2] (5.46ns)   --->   "%tmp_7 = fcmp oge double %phi_ln54, 1.000000e-04" [monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 155 'dcmp' 'tmp_7' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln83 = and i1 %or_ln83, %tmp_7" [monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 156 'and' 'and_ln83' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %and_ln83, label %5, label %"custom_sqrt<double>.exit"" [monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [31/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 158 'ddiv' 'tmp_22_i' <Predicate = (and_ln83)> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 159 [6/6] (7.78ns)   --->   "%tmp_8 = fmul double %nextGuess, %gauss_bm" [monte-carlo.cpp:187]   --->   Operation 159 'dmul' 'tmp_8' <Predicate = (!and_ln83)> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.62>
ST_13 : Operation 160 [30/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 160 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.62>
ST_14 : Operation 161 [29/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 161 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 8.62>
ST_15 : Operation 162 [28/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 162 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.62>
ST_16 : Operation 163 [27/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 163 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.62>
ST_17 : Operation 164 [26/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 164 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.62>
ST_18 : Operation 165 [25/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 165 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.62>
ST_19 : Operation 166 [24/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 166 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 8.62>
ST_20 : Operation 167 [23/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 167 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 8.62>
ST_21 : Operation 168 [22/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 168 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.62>
ST_22 : Operation 169 [21/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 169 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 8.62>
ST_23 : Operation 170 [20/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 170 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.62>
ST_24 : Operation 171 [19/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 171 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 8.62>
ST_25 : Operation 172 [18/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 172 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 8.62>
ST_26 : Operation 173 [17/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 173 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 8.62>
ST_27 : Operation 174 [16/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 174 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 8.62>
ST_28 : Operation 175 [15/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 175 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 8.62>
ST_29 : Operation 176 [14/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 176 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 8.62>
ST_30 : Operation 177 [13/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 177 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 8.62>
ST_31 : Operation 178 [12/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 178 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 8.62>
ST_32 : Operation 179 [11/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 179 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 8.62>
ST_33 : Operation 180 [10/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 180 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 8.62>
ST_34 : Operation 181 [9/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 181 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 8.62>
ST_35 : Operation 182 [8/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 182 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 8.62>
ST_36 : Operation 183 [7/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 183 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 8.62>
ST_37 : Operation 184 [6/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 184 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 8.62>
ST_38 : Operation 185 [5/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 185 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 8.62>
ST_39 : Operation 186 [4/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 186 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 8.62>
ST_40 : Operation 187 [3/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 187 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 8.62>
ST_41 : Operation 188 [2/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 188 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 8.62>
ST_42 : Operation 189 [1/31] (8.62ns)   --->   "%tmp_22_i = fdiv double 0x3FA47AE147AE147C, %nextGuess" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 189 'ddiv' 'tmp_22_i' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 8.23>
ST_43 : Operation 190 [5/5] (8.23ns)   --->   "%tmp_23_i = fadd double %nextGuess, %tmp_22_i" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 190 'dadd' 'tmp_23_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 8.23>
ST_44 : Operation 191 [4/5] (8.23ns)   --->   "%tmp_23_i = fadd double %nextGuess, %tmp_22_i" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 191 'dadd' 'tmp_23_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 8.23>
ST_45 : Operation 192 [3/5] (8.23ns)   --->   "%tmp_23_i = fadd double %nextGuess, %tmp_22_i" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 192 'dadd' 'tmp_23_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 8.23>
ST_46 : Operation 193 [2/5] (8.23ns)   --->   "%tmp_23_i = fadd double %nextGuess, %tmp_22_i" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 193 'dadd' 'tmp_23_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 8.23>
ST_47 : Operation 194 [1/5] (8.23ns)   --->   "%tmp_23_i = fadd double %nextGuess, %tmp_22_i" [monte-carlo.cpp:85->monte-carlo.cpp:187]   --->   Operation 194 'dadd' 'tmp_23_i' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.78>
ST_48 : Operation 195 [6/6] (7.78ns)   --->   "%phitmp = fmul double %tmp_23_i, 5.000000e-01" [monte-carlo.cpp:86->monte-carlo.cpp:187]   --->   Operation 195 'dmul' 'phitmp' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.78>
ST_49 : Operation 196 [5/6] (7.78ns)   --->   "%phitmp = fmul double %tmp_23_i, 5.000000e-01" [monte-carlo.cpp:86->monte-carlo.cpp:187]   --->   Operation 196 'dmul' 'phitmp' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.78>
ST_50 : Operation 197 [4/6] (7.78ns)   --->   "%phitmp = fmul double %tmp_23_i, 5.000000e-01" [monte-carlo.cpp:86->monte-carlo.cpp:187]   --->   Operation 197 'dmul' 'phitmp' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.78>
ST_51 : Operation 198 [3/6] (7.78ns)   --->   "%phitmp = fmul double %tmp_23_i, 5.000000e-01" [monte-carlo.cpp:86->monte-carlo.cpp:187]   --->   Operation 198 'dmul' 'phitmp' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.78>
ST_52 : Operation 199 [2/6] (7.78ns)   --->   "%phitmp = fmul double %tmp_23_i, 5.000000e-01" [monte-carlo.cpp:86->monte-carlo.cpp:187]   --->   Operation 199 'dmul' 'phitmp' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 7.78>
ST_53 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [monte-carlo.cpp:83->monte-carlo.cpp:187]   --->   Operation 200 'specloopname' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 201 [1/6] (7.78ns)   --->   "%phitmp = fmul double %tmp_23_i, 5.000000e-01" [monte-carlo.cpp:86->monte-carlo.cpp:187]   --->   Operation 201 'dmul' 'phitmp' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 202 [1/1] (0.00ns)   --->   "br label %3" [monte-carlo.cpp:86->monte-carlo.cpp:187]   --->   Operation 202 'br' <Predicate = true> <Delay = 0.00>

State 54 <SV = 12> <Delay = 7.78>
ST_54 : Operation 203 [5/6] (7.78ns)   --->   "%tmp_8 = fmul double %nextGuess, %gauss_bm" [monte-carlo.cpp:187]   --->   Operation 203 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 13> <Delay = 7.78>
ST_55 : Operation 204 [4/6] (7.78ns)   --->   "%tmp_8 = fmul double %nextGuess, %gauss_bm" [monte-carlo.cpp:187]   --->   Operation 204 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 14> <Delay = 7.78>
ST_56 : Operation 205 [3/6] (7.78ns)   --->   "%tmp_8 = fmul double %nextGuess, %gauss_bm" [monte-carlo.cpp:187]   --->   Operation 205 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 15> <Delay = 7.78>
ST_57 : Operation 206 [2/6] (7.78ns)   --->   "%tmp_8 = fmul double %nextGuess, %gauss_bm" [monte-carlo.cpp:187]   --->   Operation 206 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 16> <Delay = 7.78>
ST_58 : Operation 207 [1/6] (7.78ns)   --->   "%tmp_8 = fmul double %nextGuess, %gauss_bm" [monte-carlo.cpp:187]   --->   Operation 207 'dmul' 'tmp_8' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 208 [2/2] (0.00ns)   --->   "%tmp_9 = call fastcc double @"custom_exp<double>"(double %tmp_8)" [monte-carlo.cpp:187]   --->   Operation 208 'call' 'tmp_9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 17> <Delay = 7.78>
ST_59 : Operation 209 [1/2] (0.00ns)   --->   "%tmp_9 = call fastcc double @"custom_exp<double>"(double %tmp_8)" [monte-carlo.cpp:187]   --->   Operation 209 'call' 'tmp_9' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_59 : Operation 210 [6/6] (7.78ns)   --->   "%S_cur = fmul double %tmp_9, 0x4059C2E8B55BA1C6" [monte-carlo.cpp:187]   --->   Operation 210 'dmul' 'S_cur' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 18> <Delay = 7.78>
ST_60 : Operation 211 [5/6] (7.78ns)   --->   "%S_cur = fmul double %tmp_9, 0x4059C2E8B55BA1C6" [monte-carlo.cpp:187]   --->   Operation 211 'dmul' 'S_cur' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 19> <Delay = 7.78>
ST_61 : Operation 212 [4/6] (7.78ns)   --->   "%S_cur = fmul double %tmp_9, 0x4059C2E8B55BA1C6" [monte-carlo.cpp:187]   --->   Operation 212 'dmul' 'S_cur' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 20> <Delay = 7.78>
ST_62 : Operation 213 [3/6] (7.78ns)   --->   "%S_cur = fmul double %tmp_9, 0x4059C2E8B55BA1C6" [monte-carlo.cpp:187]   --->   Operation 213 'dmul' 'S_cur' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 21> <Delay = 7.78>
ST_63 : Operation 214 [2/6] (7.78ns)   --->   "%S_cur = fmul double %tmp_9, 0x4059C2E8B55BA1C6" [monte-carlo.cpp:187]   --->   Operation 214 'dmul' 'S_cur' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 22> <Delay = 7.78>
ST_64 : Operation 215 [1/6] (7.78ns)   --->   "%S_cur = fmul double %tmp_9, 0x4059C2E8B55BA1C6" [monte-carlo.cpp:187]   --->   Operation 215 'dmul' 'S_cur' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 23> <Delay = 8.23>
ST_65 : Operation 216 [5/5] (8.23ns)   --->   "%a_assign = fadd double %S_cur, -1.000000e+02" [monte-carlo.cpp:188]   --->   Operation 216 'dadd' 'a_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 217 [5/5] (8.23ns)   --->   "%a_assign_1 = fsub double 1.000000e+02, %S_cur" [monte-carlo.cpp:189]   --->   Operation 217 'dsub' 'a_assign_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 24> <Delay = 8.23>
ST_66 : Operation 218 [4/5] (8.23ns)   --->   "%a_assign = fadd double %S_cur, -1.000000e+02" [monte-carlo.cpp:188]   --->   Operation 218 'dadd' 'a_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 219 [4/5] (8.23ns)   --->   "%a_assign_1 = fsub double 1.000000e+02, %S_cur" [monte-carlo.cpp:189]   --->   Operation 219 'dsub' 'a_assign_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 25> <Delay = 8.23>
ST_67 : Operation 220 [3/5] (8.23ns)   --->   "%a_assign = fadd double %S_cur, -1.000000e+02" [monte-carlo.cpp:188]   --->   Operation 220 'dadd' 'a_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 221 [3/5] (8.23ns)   --->   "%a_assign_1 = fsub double 1.000000e+02, %S_cur" [monte-carlo.cpp:189]   --->   Operation 221 'dsub' 'a_assign_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 26> <Delay = 8.23>
ST_68 : Operation 222 [2/5] (8.23ns)   --->   "%a_assign = fadd double %S_cur, -1.000000e+02" [monte-carlo.cpp:188]   --->   Operation 222 'dadd' 'a_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 223 [2/5] (8.23ns)   --->   "%a_assign_1 = fsub double 1.000000e+02, %S_cur" [monte-carlo.cpp:189]   --->   Operation 223 'dsub' 'a_assign_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 27> <Delay = 8.23>
ST_69 : Operation 224 [1/5] (8.23ns)   --->   "%a_assign = fadd double %S_cur, -1.000000e+02" [monte-carlo.cpp:188]   --->   Operation 224 'dadd' 'a_assign' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 225 [1/5] (8.23ns)   --->   "%a_assign_1 = fsub double 1.000000e+02, %S_cur" [monte-carlo.cpp:189]   --->   Operation 225 'dsub' 'a_assign_1' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 28> <Delay = 5.46>
ST_70 : Operation 226 [2/2] (5.46ns)   --->   "%tmp_4 = fcmp ogt double %a_assign, 0.000000e+00" [monte-carlo.cpp:50->monte-carlo.cpp:188]   --->   Operation 226 'dcmp' 'tmp_4' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 227 [2/2] (5.46ns)   --->   "%tmp_10 = fcmp ogt double %a_assign_1, 0.000000e+00" [monte-carlo.cpp:50->monte-carlo.cpp:189]   --->   Operation 227 'dcmp' 'tmp_10' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 29> <Delay = 6.94>
ST_71 : Operation 228 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast double %a_assign to i64" [monte-carlo.cpp:50->monte-carlo.cpp:188]   --->   Operation 228 'bitcast' 'bitcast_ln50' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln50, i32 52, i32 62)" [monte-carlo.cpp:50->monte-carlo.cpp:188]   --->   Operation 229 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i64 %bitcast_ln50 to i52" [monte-carlo.cpp:50->monte-carlo.cpp:188]   --->   Operation 230 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 231 [1/1] (1.88ns)   --->   "%icmp_ln50 = icmp ne i11 %tmp_s, -1" [monte-carlo.cpp:50->monte-carlo.cpp:188]   --->   Operation 231 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 232 [1/1] (2.89ns)   --->   "%icmp_ln50_1 = icmp eq i52 %trunc_ln50, 0" [monte-carlo.cpp:50->monte-carlo.cpp:188]   --->   Operation 232 'icmp' 'icmp_ln50_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node select_ln50)   --->   "%or_ln50 = or i1 %icmp_ln50_1, %icmp_ln50" [monte-carlo.cpp:50->monte-carlo.cpp:188]   --->   Operation 233 'or' 'or_ln50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 234 [1/2] (5.46ns)   --->   "%tmp_4 = fcmp ogt double %a_assign, 0.000000e+00" [monte-carlo.cpp:50->monte-carlo.cpp:188]   --->   Operation 234 'dcmp' 'tmp_4' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln50)   --->   "%and_ln50 = and i1 %or_ln50, %tmp_4" [monte-carlo.cpp:50->monte-carlo.cpp:188]   --->   Operation 235 'and' 'and_ln50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 236 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln50 = select i1 %and_ln50, double %a_assign, double 0.000000e+00" [monte-carlo.cpp:50->monte-carlo.cpp:188]   --->   Operation 236 'select' 'select_ln50' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 237 [1/1] (0.00ns)   --->   "%bitcast_ln50_1 = bitcast double %a_assign_1 to i64" [monte-carlo.cpp:50->monte-carlo.cpp:189]   --->   Operation 237 'bitcast' 'bitcast_ln50_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln50_1, i32 52, i32 62)" [monte-carlo.cpp:50->monte-carlo.cpp:189]   --->   Operation 238 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 239 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i64 %bitcast_ln50_1 to i52" [monte-carlo.cpp:50->monte-carlo.cpp:189]   --->   Operation 239 'trunc' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 240 [1/1] (1.88ns)   --->   "%icmp_ln50_2 = icmp ne i11 %tmp_6, -1" [monte-carlo.cpp:50->monte-carlo.cpp:189]   --->   Operation 240 'icmp' 'icmp_ln50_2' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 241 [1/1] (2.89ns)   --->   "%icmp_ln50_3 = icmp eq i52 %trunc_ln50_1, 0" [monte-carlo.cpp:50->monte-carlo.cpp:189]   --->   Operation 241 'icmp' 'icmp_ln50_3' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%or_ln50_1 = or i1 %icmp_ln50_3, %icmp_ln50_2" [monte-carlo.cpp:50->monte-carlo.cpp:189]   --->   Operation 242 'or' 'or_ln50_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 243 [1/2] (5.46ns)   --->   "%tmp_10 = fcmp ogt double %a_assign_1, 0.000000e+00" [monte-carlo.cpp:50->monte-carlo.cpp:189]   --->   Operation 243 'dcmp' 'tmp_10' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_1)   --->   "%and_ln50_1 = and i1 %or_ln50_1, %tmp_10" [monte-carlo.cpp:50->monte-carlo.cpp:189]   --->   Operation 244 'and' 'and_ln50_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 245 [1/1] (1.48ns) (out node of the LUT)   --->   "%select_ln50_1 = select i1 %and_ln50_1, double %a_assign_1, double 0.000000e+00" [monte-carlo.cpp:50->monte-carlo.cpp:189]   --->   Operation 245 'select' 'select_ln50_1' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 72 <SV = 30> <Delay = 8.23>
ST_72 : Operation 246 [5/5] (8.23ns)   --->   "%call_payoff_sum = fadd double %call_payoff_sum_0, %select_ln50" [monte-carlo.cpp:188]   --->   Operation 246 'dadd' 'call_payoff_sum' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 247 [5/5] (8.23ns)   --->   "%put_payoff_sum = fadd double %put_payoff_sum_0, %select_ln50_1" [monte-carlo.cpp:189]   --->   Operation 247 'dadd' 'put_payoff_sum' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 31> <Delay = 8.23>
ST_73 : Operation 248 [4/5] (8.23ns)   --->   "%call_payoff_sum = fadd double %call_payoff_sum_0, %select_ln50" [monte-carlo.cpp:188]   --->   Operation 248 'dadd' 'call_payoff_sum' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 249 [4/5] (8.23ns)   --->   "%put_payoff_sum = fadd double %put_payoff_sum_0, %select_ln50_1" [monte-carlo.cpp:189]   --->   Operation 249 'dadd' 'put_payoff_sum' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 32> <Delay = 8.23>
ST_74 : Operation 250 [3/5] (8.23ns)   --->   "%call_payoff_sum = fadd double %call_payoff_sum_0, %select_ln50" [monte-carlo.cpp:188]   --->   Operation 250 'dadd' 'call_payoff_sum' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 251 [3/5] (8.23ns)   --->   "%put_payoff_sum = fadd double %put_payoff_sum_0, %select_ln50_1" [monte-carlo.cpp:189]   --->   Operation 251 'dadd' 'put_payoff_sum' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 33> <Delay = 8.23>
ST_75 : Operation 252 [2/5] (8.23ns)   --->   "%call_payoff_sum = fadd double %call_payoff_sum_0, %select_ln50" [monte-carlo.cpp:188]   --->   Operation 252 'dadd' 'call_payoff_sum' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 253 [2/5] (8.23ns)   --->   "%put_payoff_sum = fadd double %put_payoff_sum_0, %select_ln50_1" [monte-carlo.cpp:189]   --->   Operation 253 'dadd' 'put_payoff_sum' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 34> <Delay = 8.23>
ST_76 : Operation 254 [1/5] (8.23ns)   --->   "%call_payoff_sum = fadd double %call_payoff_sum_0, %select_ln50" [monte-carlo.cpp:188]   --->   Operation 254 'dadd' 'call_payoff_sum' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 255 [1/5] (8.23ns)   --->   "%put_payoff_sum = fadd double %put_payoff_sum_0, %select_ln50_1" [monte-carlo.cpp:189]   --->   Operation 255 'dadd' 'put_payoff_sum' <Predicate = true> <Delay = 8.23> <Core = "DAddSub">   --->   Core 115 'DAddSub' <Latency = 4> <II = 1> <Delay = 8.23> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 256 [1/1] (0.00ns)   --->   "br label %1" [monte-carlo.cpp:184]   --->   Operation 256 'br' <Predicate = true> <Delay = 0.00>

State 77 <SV = 2> <Delay = 8.62>
ST_77 : Operation 257 [30/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 257 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 258 [30/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 258 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 3> <Delay = 8.62>
ST_78 : Operation 259 [29/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 259 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 260 [29/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 260 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 4> <Delay = 8.62>
ST_79 : Operation 261 [28/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 261 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 262 [28/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 262 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 5> <Delay = 8.62>
ST_80 : Operation 263 [27/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 263 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 264 [27/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 264 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 6> <Delay = 8.62>
ST_81 : Operation 265 [26/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 265 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 266 [26/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 266 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 7> <Delay = 8.62>
ST_82 : Operation 267 [25/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 267 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 268 [25/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 268 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 8> <Delay = 8.62>
ST_83 : Operation 269 [24/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 269 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 270 [24/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 270 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 9> <Delay = 8.62>
ST_84 : Operation 271 [23/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 271 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 272 [23/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 272 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 10> <Delay = 8.62>
ST_85 : Operation 273 [22/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 273 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 274 [22/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 274 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 11> <Delay = 8.62>
ST_86 : Operation 275 [21/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 275 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 276 [21/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 276 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 12> <Delay = 8.62>
ST_87 : Operation 277 [20/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 277 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 278 [20/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 278 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 13> <Delay = 8.62>
ST_88 : Operation 279 [19/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 279 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 280 [19/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 280 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 14> <Delay = 8.62>
ST_89 : Operation 281 [18/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 281 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 282 [18/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 282 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 15> <Delay = 8.62>
ST_90 : Operation 283 [17/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 283 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 284 [17/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 284 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 16> <Delay = 8.62>
ST_91 : Operation 285 [16/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 285 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 286 [16/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 286 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 17> <Delay = 8.62>
ST_92 : Operation 287 [15/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 287 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 288 [15/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 288 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 18> <Delay = 8.62>
ST_93 : Operation 289 [14/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 289 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 290 [14/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 290 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 19> <Delay = 8.62>
ST_94 : Operation 291 [13/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 291 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 292 [13/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 292 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 20> <Delay = 8.62>
ST_95 : Operation 293 [12/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 293 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 294 [12/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 294 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 21> <Delay = 8.62>
ST_96 : Operation 295 [11/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 295 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 296 [11/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 296 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 22> <Delay = 8.62>
ST_97 : Operation 297 [10/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 297 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 298 [10/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 298 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 23> <Delay = 8.62>
ST_98 : Operation 299 [9/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 299 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 300 [9/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 300 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 24> <Delay = 8.62>
ST_99 : Operation 301 [8/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 301 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 302 [8/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 302 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 25> <Delay = 8.62>
ST_100 : Operation 303 [7/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 303 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 304 [7/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 304 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 26> <Delay = 8.62>
ST_101 : Operation 305 [6/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 305 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 306 [6/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 306 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 27> <Delay = 8.62>
ST_102 : Operation 307 [5/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 307 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 308 [5/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 308 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 28> <Delay = 8.62>
ST_103 : Operation 309 [4/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 309 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 310 [4/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 310 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 29> <Delay = 8.62>
ST_104 : Operation 311 [3/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 311 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 312 [3/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 312 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 30> <Delay = 8.62>
ST_105 : Operation 313 [2/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 313 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 314 [2/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 314 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 31> <Delay = 8.62>
ST_106 : Operation 315 [1/31] (8.62ns)   --->   "%tmp_5 = fdiv double %call_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:192]   --->   Operation 315 'ddiv' 'tmp_5' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 316 [1/31] (8.62ns)   --->   "%tmp_1 = fdiv double %put_payoff_sum_0, 1.000000e+07" [monte-carlo.cpp:193]   --->   Operation 316 'ddiv' 'tmp_1' <Predicate = true> <Delay = 8.62> <Core = "DDiv">   --->   Core 117 'DDiv' <Latency = 30> <II = 1> <Delay = 8.62> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 32> <Delay = 7.78>
ST_107 : Operation 317 [6/6] (7.78ns)   --->   "%call = fmul double %tmp_5, 0x3FEE7078B0A726A6" [monte-carlo.cpp:192]   --->   Operation 317 'dmul' 'call' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 318 [6/6] (7.78ns)   --->   "%put = fmul double %tmp_1, 0x3FEE7078B0A726A6" [monte-carlo.cpp:193]   --->   Operation 318 'dmul' 'put' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 33> <Delay = 7.78>
ST_108 : Operation 319 [5/6] (7.78ns)   --->   "%call = fmul double %tmp_5, 0x3FEE7078B0A726A6" [monte-carlo.cpp:192]   --->   Operation 319 'dmul' 'call' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 320 [5/6] (7.78ns)   --->   "%put = fmul double %tmp_1, 0x3FEE7078B0A726A6" [monte-carlo.cpp:193]   --->   Operation 320 'dmul' 'put' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 34> <Delay = 7.78>
ST_109 : Operation 321 [4/6] (7.78ns)   --->   "%call = fmul double %tmp_5, 0x3FEE7078B0A726A6" [monte-carlo.cpp:192]   --->   Operation 321 'dmul' 'call' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 322 [4/6] (7.78ns)   --->   "%put = fmul double %tmp_1, 0x3FEE7078B0A726A6" [monte-carlo.cpp:193]   --->   Operation 322 'dmul' 'put' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 35> <Delay = 7.78>
ST_110 : Operation 323 [3/6] (7.78ns)   --->   "%call = fmul double %tmp_5, 0x3FEE7078B0A726A6" [monte-carlo.cpp:192]   --->   Operation 323 'dmul' 'call' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 324 [3/6] (7.78ns)   --->   "%put = fmul double %tmp_1, 0x3FEE7078B0A726A6" [monte-carlo.cpp:193]   --->   Operation 324 'dmul' 'put' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 36> <Delay = 7.78>
ST_111 : Operation 325 [2/6] (7.78ns)   --->   "%call = fmul double %tmp_5, 0x3FEE7078B0A726A6" [monte-carlo.cpp:192]   --->   Operation 325 'dmul' 'call' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 326 [2/6] (7.78ns)   --->   "%put = fmul double %tmp_1, 0x3FEE7078B0A726A6" [monte-carlo.cpp:193]   --->   Operation 326 'dmul' 'put' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 37> <Delay = 7.78>
ST_112 : Operation 327 [1/6] (7.78ns)   --->   "%call = fmul double %tmp_5, 0x3FEE7078B0A726A6" [monte-carlo.cpp:192]   --->   Operation 327 'dmul' 'call' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 328 [1/6] (7.78ns)   --->   "%put = fmul double %tmp_1, 0x3FEE7078B0A726A6" [monte-carlo.cpp:193]   --->   Operation 328 'dmul' 'put' <Predicate = true> <Delay = 7.78> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 5> <II = 1> <Delay = 7.78> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 329 [1/1] (0.00ns)   --->   "%mrv = insertvalue { double, double } undef, double %call, 0" [monte-carlo.cpp:197]   --->   Operation 329 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 330 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { double, double } %mrv, double %put, 1" [monte-carlo.cpp:197]   --->   Operation 330 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 331 [1/1] (0.00ns)   --->   "ret { double, double } %mrv_1" [monte-carlo.cpp:197]   --->   Operation 331 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ seed]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln184           (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
call_payoff_sum_0  (phi              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
put_payoff_sum_0   (phi              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111000000]
i_0                (phi              ) [ 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty              (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln184         (icmp             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
i                  (add              ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
br_ln184           (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln185 (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gauss_bm           (call             ) [ 00001111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000000000000000000000]
br_ln83            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
guess_0_i          (phi              ) [ 00001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
nextGuess          (phi              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
x_assign           (dsub             ) [ 00000000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln54       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln54         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln54          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln54_1        (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln54            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2              (dcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln54           (and              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
br_ln54            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
xor_ln54           (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln54_1     (bitcast          ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
br_ln54            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
phi_ln54           (phi              ) [ 00000000000110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln83       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln83         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln83          (icmp             ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln83_1        (icmp             ) [ 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln83            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7              (dcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln83           (and              ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
br_ln83            (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_22_i           (ddiv             ) [ 00000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000]
tmp_23_i           (dadd             ) [ 00000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000]
specloopname_ln83  (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
phitmp             (dmul             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
br_ln86            (br               ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
tmp_8              (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000]
tmp_9              (call             ) [ 00000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000]
S_cur              (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000]
a_assign           (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000]
a_assign_1         (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000]
bitcast_ln50       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_s              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln50         (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln50          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln50_1        (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln50            (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4              (dcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln50           (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln50        (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000]
bitcast_ln50_1     (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_6              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln50_1       (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln50_2        (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln50_3        (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln50_1          (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10             (dcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln50_1         (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln50_1      (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000]
call_payoff_sum    (dadd             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
put_payoff_sum     (dadd             ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
br_ln184           (br               ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111000000000000000000000000000000000000]
tmp_5              (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111]
tmp_1              (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111]
call               (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
put                (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv                (insertvalue      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mrv_1              (insertvalue      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln197          (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="seed">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gaussian_box_muller"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="custom_exp<double>"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1005" name="call_payoff_sum_0_reg_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="1"/>
<pin id="58" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="call_payoff_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="60" class="1004" name="call_payoff_sum_0_phi_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="1"/>
<pin id="62" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="64" slack="1"/>
<pin id="64" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="call_payoff_sum_0/2 "/>
</bind>
</comp>

<comp id="68" class="1005" name="put_payoff_sum_0_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="64" slack="1"/>
<pin id="70" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="put_payoff_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="put_payoff_sum_0_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="1"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="64" slack="1"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="put_payoff_sum_0/2 "/>
</bind>
</comp>

<comp id="80" class="1005" name="i_0_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="24" slack="1"/>
<pin id="82" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_0_phi_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="1"/>
<pin id="86" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="24" slack="0"/>
<pin id="88" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="guess_0_i_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="64" slack="1"/>
<pin id="93" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="guess_0_i (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="guess_0_i_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="64" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="guess_0_i/4 "/>
</bind>
</comp>

<comp id="103" class="1005" name="nextGuess_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="nextGuess (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="nextGuess_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="64" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nextGuess/4 "/>
</bind>
</comp>

<comp id="116" class="1005" name="phi_ln54_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="1"/>
<pin id="118" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln54 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="phi_ln54_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="64" slack="3"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln54/11 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_gaussian_box_muller_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="9"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="gauss_bm/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_custom_exp_double_s_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_9/58 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="64" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="x_assign/4 tmp_23_i/43 a_assign/65 call_payoff_sum/72 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="1"/>
<pin id="148" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="a_assign_1/65 put_payoff_sum/72 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="0"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_8/12 phitmp/48 S_cur/59 call/107 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="1"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="put/107 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="0" index="1" bw="64" slack="0"/>
<pin id="170" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_5/2 tmp_22_i/12 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="64" slack="0"/>
<pin id="176" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_2/9 tmp_7/11 tmp_4/70 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="1"/>
<pin id="190" dir="0" index="1" bw="64" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_10/70 "/>
</bind>
</comp>

<comp id="193" class="1005" name="reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x_assign tmp_23_i a_assign "/>
</bind>
</comp>

<comp id="200" class="1005" name="reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22_i tmp_5 "/>
</bind>
</comp>

<comp id="206" class="1005" name="reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="64" slack="1"/>
<pin id="208" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 S_cur "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln184_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="24" slack="0"/>
<pin id="215" dir="0" index="1" bw="24" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln184/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="i_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="24" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="bitcast_ln54_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="2"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln54/10 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="11" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="0"/>
<pin id="232" dir="0" index="2" bw="7" slack="0"/>
<pin id="233" dir="0" index="3" bw="7" slack="0"/>
<pin id="234" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="239" class="1004" name="trunc_ln54_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="0"/>
<pin id="241" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/10 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln54_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/10 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln54_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="52" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54_1/10 "/>
</bind>
</comp>

<comp id="255" class="1004" name="or_ln54_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54/10 "/>
</bind>
</comp>

<comp id="261" class="1004" name="and_ln54_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54/10 "/>
</bind>
</comp>

<comp id="267" class="1004" name="xor_ln54_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54/10 "/>
</bind>
</comp>

<comp id="273" class="1004" name="bitcast_ln54_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="64" slack="0"/>
<pin id="275" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln54_1/10 "/>
</bind>
</comp>

<comp id="277" class="1004" name="bitcast_ln83_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln83/11 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_3_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="0"/>
<pin id="283" dir="0" index="1" bw="64" slack="0"/>
<pin id="284" dir="0" index="2" bw="7" slack="0"/>
<pin id="285" dir="0" index="3" bw="7" slack="0"/>
<pin id="286" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="291" class="1004" name="trunc_ln83_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln83/11 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln83_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/11 "/>
</bind>
</comp>

<comp id="301" class="1004" name="icmp_ln83_1_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="52" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83_1/11 "/>
</bind>
</comp>

<comp id="307" class="1004" name="or_ln83_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="1"/>
<pin id="309" dir="0" index="1" bw="1" slack="1"/>
<pin id="310" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83/12 "/>
</bind>
</comp>

<comp id="311" class="1004" name="and_ln83_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln83/12 "/>
</bind>
</comp>

<comp id="317" class="1004" name="bitcast_ln50_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="2"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50/71 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_s_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="0"/>
<pin id="323" dir="0" index="1" bw="64" slack="0"/>
<pin id="324" dir="0" index="2" bw="7" slack="0"/>
<pin id="325" dir="0" index="3" bw="7" slack="0"/>
<pin id="326" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/71 "/>
</bind>
</comp>

<comp id="331" class="1004" name="trunc_ln50_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="64" slack="0"/>
<pin id="333" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/71 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln50_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/71 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp_ln50_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="52" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_1/71 "/>
</bind>
</comp>

<comp id="347" class="1004" name="or_ln50_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50/71 "/>
</bind>
</comp>

<comp id="353" class="1004" name="and_ln50_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50/71 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln50_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="64" slack="2"/>
<pin id="362" dir="0" index="2" bw="64" slack="0"/>
<pin id="363" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50/71 "/>
</bind>
</comp>

<comp id="367" class="1004" name="bitcast_ln50_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="2"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln50_1/71 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_6_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="0"/>
<pin id="373" dir="0" index="2" bw="7" slack="0"/>
<pin id="374" dir="0" index="3" bw="7" slack="0"/>
<pin id="375" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/71 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln50_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="0"/>
<pin id="382" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50_1/71 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln50_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_2/71 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln50_3_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="52" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50_3/71 "/>
</bind>
</comp>

<comp id="396" class="1004" name="or_ln50_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln50_1/71 "/>
</bind>
</comp>

<comp id="402" class="1004" name="and_ln50_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln50_1/71 "/>
</bind>
</comp>

<comp id="408" class="1004" name="select_ln50_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="64" slack="2"/>
<pin id="411" dir="0" index="2" bw="64" slack="0"/>
<pin id="412" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln50_1/71 "/>
</bind>
</comp>

<comp id="415" class="1004" name="mrv_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="128" slack="0"/>
<pin id="417" dir="0" index="1" bw="64" slack="0"/>
<pin id="418" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/112 "/>
</bind>
</comp>

<comp id="421" class="1004" name="mrv_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="128" slack="0"/>
<pin id="423" dir="0" index="1" bw="64" slack="0"/>
<pin id="424" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/112 "/>
</bind>
</comp>

<comp id="430" class="1005" name="i_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="24" slack="0"/>
<pin id="432" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="435" class="1005" name="gauss_bm_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="64" slack="9"/>
<pin id="437" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="gauss_bm "/>
</bind>
</comp>

<comp id="443" class="1005" name="bitcast_ln54_1_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="64" slack="1"/>
<pin id="445" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln54_1 "/>
</bind>
</comp>

<comp id="448" class="1005" name="icmp_ln83_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln83 "/>
</bind>
</comp>

<comp id="453" class="1005" name="icmp_ln83_1_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln83_1 "/>
</bind>
</comp>

<comp id="461" class="1005" name="phitmp_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="1"/>
<pin id="463" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="466" class="1005" name="tmp_9_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="64" slack="1"/>
<pin id="468" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="471" class="1005" name="a_assign_1_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="64" slack="1"/>
<pin id="473" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_assign_1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="select_ln50_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="1"/>
<pin id="480" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln50 "/>
</bind>
</comp>

<comp id="483" class="1005" name="select_ln50_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="1"/>
<pin id="485" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln50_1 "/>
</bind>
</comp>

<comp id="488" class="1005" name="call_payoff_sum_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="1"/>
<pin id="490" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="call_payoff_sum "/>
</bind>
</comp>

<comp id="493" class="1005" name="put_payoff_sum_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="1"/>
<pin id="495" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="put_payoff_sum "/>
</bind>
</comp>

<comp id="498" class="1005" name="tmp_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="64" slack="1"/>
<pin id="500" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="56" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="60" pin="4"/><net_sink comp="56" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="72" pin="4"/><net_sink comp="68" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="22" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="95" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="114"><net_src comp="103" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="108" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="125"><net_src comp="119" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="44" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="95" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="108" pin="4"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="103" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="48" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="50" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="56" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="151"><net_src comp="68" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="152" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="157"><net_src comp="103" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="132" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="52" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="166"><net_src comp="52" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="60" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="72" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="180"><net_src comp="103" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="186"><net_src comp="119" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="2" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="196"><net_src comp="137" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="199"><net_src comp="193" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="203"><net_src comp="167" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="209"><net_src comp="152" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="212"><net_src comp="206" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="217"><net_src comp="84" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="84" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="12" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="193" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="225" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="237"><net_src comp="28" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="229" pin=3"/></net>

<net id="242"><net_src comp="225" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="229" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="239" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="34" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="243" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="181" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="225" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="119" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="277" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="289"><net_src comp="28" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="30" pin="0"/><net_sink comp="281" pin=3"/></net>

<net id="294"><net_src comp="277" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="281" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="291" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="34" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="315"><net_src comp="307" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="181" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="193" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="26" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="28" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="30" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="334"><net_src comp="317" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="321" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="32" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="331" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="34" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="335" pin="2"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="181" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="193" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="2" pin="0"/><net_sink comp="359" pin=2"/></net>

<net id="376"><net_src comp="26" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="28" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="30" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="383"><net_src comp="367" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="370" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="32" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="380" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="34" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="384" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="188" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="2" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="54" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="152" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="162" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="433"><net_src comp="219" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="438"><net_src comp="126" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="446"><net_src comp="273" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="451"><net_src comp="295" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="456"><net_src comp="301" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="464"><net_src comp="152" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="469"><net_src comp="132" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="474"><net_src comp="145" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="476"><net_src comp="471" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="477"><net_src comp="471" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="481"><net_src comp="359" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="486"><net_src comp="408" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="491"><net_src comp="137" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="496"><net_src comp="145" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="501"><net_src comp="173" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="162" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: seed | {2 3 }
 - Input state : 
	Port: monte_carlo_both_pri : seed | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln184 : 1
		i : 1
		br_ln184 : 2
		tmp_5 : 1
		tmp_1 : 1
	State 3
	State 4
		x_assign : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		tmp : 1
		trunc_ln54 : 1
		icmp_ln54 : 2
		icmp_ln54_1 : 2
		or_ln54 : 3
		and_ln54 : 3
		br_ln54 : 3
		xor_ln54 : 1
		bitcast_ln54_1 : 1
	State 11
		bitcast_ln83 : 1
		tmp_3 : 2
		trunc_ln83 : 2
		icmp_ln83 : 3
		icmp_ln83_1 : 3
		tmp_7 : 1
	State 12
		and_ln83 : 1
		br_ln83 : 1
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
		tmp_9 : 1
	State 59
		S_cur : 1
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
		tmp_s : 1
		trunc_ln50 : 1
		icmp_ln50 : 2
		icmp_ln50_1 : 2
		or_ln50 : 3
		and_ln50 : 3
		select_ln50 : 3
		tmp_6 : 1
		trunc_ln50_1 : 1
		icmp_ln50_2 : 2
		icmp_ln50_3 : 2
		or_ln50_1 : 3
		and_ln50_1 : 3
		select_ln50_1 : 3
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
		mrv : 1
		mrv_1 : 2
		ret_ln197 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_gaussian_box_muller_fu_126 |    34   | 33.1303 |  10584  |  13344  |
|          | grp_custom_exp_double_s_fu_132 |    14   |  5.307  |   4873  |   6079  |
|----------|--------------------------------|---------|---------|---------|---------|
|   ddiv   |           grp_fu_167           |    0    |    0    |   3211  |   3658  |
|          |           grp_fu_173           |    0    |    0    |   3211  |   3658  |
|----------|--------------------------------|---------|---------|---------|---------|
|   dadd   |           grp_fu_137           |    3    |    0    |   445   |   1149  |
|          |           grp_fu_145           |    3    |    0    |   445   |   1149  |
|----------|--------------------------------|---------|---------|---------|---------|
|   dmul   |           grp_fu_152           |    11   |    0    |   317   |   578   |
|          |           grp_fu_162           |    11   |    0    |   317   |   578   |
|----------|--------------------------------|---------|---------|---------|---------|
|   dcmp   |           grp_fu_181           |    0    |    0    |   130   |   469   |
|          |           grp_fu_188           |    0    |    0    |   130   |   469   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        icmp_ln184_fu_213       |    0    |    0    |    0    |    18   |
|          |        icmp_ln54_fu_243        |    0    |    0    |    0    |    13   |
|          |       icmp_ln54_1_fu_249       |    0    |    0    |    0    |    29   |
|          |        icmp_ln83_fu_295        |    0    |    0    |    0    |    13   |
|   icmp   |       icmp_ln83_1_fu_301       |    0    |    0    |    0    |    29   |
|          |        icmp_ln50_fu_335        |    0    |    0    |    0    |    13   |
|          |       icmp_ln50_1_fu_341       |    0    |    0    |    0    |    29   |
|          |       icmp_ln50_2_fu_384       |    0    |    0    |    0    |    13   |
|          |       icmp_ln50_3_fu_390       |    0    |    0    |    0    |    29   |
|----------|--------------------------------|---------|---------|---------|---------|
|  select  |       select_ln50_fu_359       |    0    |    0    |    0    |    64   |
|          |      select_ln50_1_fu_408      |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|
|    xor   |         xor_ln54_fu_267        |    0    |    0    |    0    |    64   |
|----------|--------------------------------|---------|---------|---------|---------|
|    add   |            i_fu_219            |    0    |    0    |    0    |    31   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         or_ln54_fu_255         |    0    |    0    |    0    |    2    |
|    or    |         or_ln83_fu_307         |    0    |    0    |    0    |    2    |
|          |         or_ln50_fu_347         |    0    |    0    |    0    |    2    |
|          |        or_ln50_1_fu_396        |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |         and_ln54_fu_261        |    0    |    0    |    0    |    2    |
|    and   |         and_ln83_fu_311        |    0    |    0    |    0    |    2    |
|          |         and_ln50_fu_353        |    0    |    0    |    0    |    2    |
|          |        and_ln50_1_fu_402       |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           tmp_fu_229           |    0    |    0    |    0    |    0    |
|partselect|          tmp_3_fu_281          |    0    |    0    |    0    |    0    |
|          |          tmp_s_fu_321          |    0    |    0    |    0    |    0    |
|          |          tmp_6_fu_370          |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |        trunc_ln54_fu_239       |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln83_fu_291       |    0    |    0    |    0    |    0    |
|          |        trunc_ln50_fu_331       |    0    |    0    |    0    |    0    |
|          |       trunc_ln50_1_fu_380      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|insertvalue|           mrv_fu_415           |    0    |    0    |    0    |    0    |
|          |          mrv_1_fu_421          |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    76   | 38.4373 |  23663  |  31556  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   a_assign_1_reg_471   |   64   |
| bitcast_ln54_1_reg_443 |   64   |
|call_payoff_sum_0_reg_56|   64   |
| call_payoff_sum_reg_488|   64   |
|    gauss_bm_reg_435    |   64   |
|    guess_0_i_reg_91    |   64   |
|       i_0_reg_80       |   24   |
|        i_reg_430       |   24   |
|   icmp_ln83_1_reg_453  |    1   |
|    icmp_ln83_reg_448   |    1   |
|    nextGuess_reg_103   |   64   |
|    phi_ln54_reg_116    |   64   |
|     phitmp_reg_461     |   64   |
| put_payoff_sum_0_reg_68|   64   |
| put_payoff_sum_reg_493 |   64   |
|         reg_193        |   64   |
|         reg_200        |   64   |
|         reg_206        |   64   |
|  select_ln50_1_reg_483 |   64   |
|   select_ln50_reg_478  |   64   |
|      tmp_1_reg_498     |   64   |
|      tmp_9_reg_466     |   64   |
+------------------------+--------+
|          Total         |  1202  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|    call_payoff_sum_0_reg_56    |  p0  |   2  |  64  |   128  ||    9    |
|     put_payoff_sum_0_reg_68    |  p0  |   2  |  64  |   128  ||    9    |
|        guess_0_i_reg_91        |  p0  |   2  |  64  |   128  ||    9    |
|        nextGuess_reg_103       |  p0  |   2  |  64  |   128  ||    9    |
| grp_custom_exp_double_s_fu_132 |  p1  |   2  |  64  |   128  ||    9    |
|           grp_fu_137           |  p0  |   4  |  64  |   256  ||    21   |
|           grp_fu_137           |  p1  |   4  |  64  |   256  ||    21   |
|           grp_fu_145           |  p0  |   2  |  64  |   128  ||    9    |
|           grp_fu_145           |  p1  |   2  |  64  |   128  ||    9    |
|           grp_fu_152           |  p0  |   5  |  64  |   320  ||    27   |
|           grp_fu_152           |  p1  |   4  |  64  |   256  ||    9    |
|           grp_fu_167           |  p0  |   2  |  64  |   128  ||    9    |
|           grp_fu_167           |  p1  |   2  |  64  |   128  ||    9    |
|           grp_fu_181           |  p0  |   2  |  64  |   128  ||    9    |
|           grp_fu_181           |  p1  |   2  |  64  |   128  |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |  2496  || 26.9467 ||   168   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   76   |   38   |  23663 |  31556 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   26   |    -   |   168  |
|  Register |    -   |    -   |  1202  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   76   |   65   |  24865 |  31724 |
+-----------+--------+--------+--------+--------+
