#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1713fd0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16e1320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16e8a90 .functor NOT 1, L_0x1740480, C4<0>, C4<0>, C4<0>;
L_0x1740260 .functor XOR 2, L_0x1740100, L_0x17401c0, C4<00>, C4<00>;
L_0x1740370 .functor XOR 2, L_0x1740260, L_0x17402d0, C4<00>, C4<00>;
v0x173c7b0_0 .net *"_ivl_10", 1 0, L_0x17402d0;  1 drivers
v0x173c8b0_0 .net *"_ivl_12", 1 0, L_0x1740370;  1 drivers
v0x173c990_0 .net *"_ivl_2", 1 0, L_0x1740060;  1 drivers
v0x173ca50_0 .net *"_ivl_4", 1 0, L_0x1740100;  1 drivers
v0x173cb30_0 .net *"_ivl_6", 1 0, L_0x17401c0;  1 drivers
v0x173cc60_0 .net *"_ivl_8", 1 0, L_0x1740260;  1 drivers
v0x173cd40_0 .net "a", 0 0, v0x173a370_0;  1 drivers
v0x173cde0_0 .net "b", 0 0, v0x173a410_0;  1 drivers
v0x173ce80_0 .net "c", 0 0, v0x173a4b0_0;  1 drivers
v0x173cf20_0 .var "clk", 0 0;
v0x173cfc0_0 .net "d", 0 0, v0x173a5f0_0;  1 drivers
v0x173d060_0 .net "out_pos_dut", 0 0, L_0x173fed0;  1 drivers
v0x173d100_0 .net "out_pos_ref", 0 0, L_0x173e740;  1 drivers
v0x173d1a0_0 .net "out_sop_dut", 0 0, L_0x173efb0;  1 drivers
v0x173d240_0 .net "out_sop_ref", 0 0, L_0x17154e0;  1 drivers
v0x173d2e0_0 .var/2u "stats1", 223 0;
v0x173d380_0 .var/2u "strobe", 0 0;
v0x173d530_0 .net "tb_match", 0 0, L_0x1740480;  1 drivers
v0x173d600_0 .net "tb_mismatch", 0 0, L_0x16e8a90;  1 drivers
v0x173d6a0_0 .net "wavedrom_enable", 0 0, v0x173a8c0_0;  1 drivers
v0x173d770_0 .net "wavedrom_title", 511 0, v0x173a960_0;  1 drivers
L_0x1740060 .concat [ 1 1 0 0], L_0x173e740, L_0x17154e0;
L_0x1740100 .concat [ 1 1 0 0], L_0x173e740, L_0x17154e0;
L_0x17401c0 .concat [ 1 1 0 0], L_0x173fed0, L_0x173efb0;
L_0x17402d0 .concat [ 1 1 0 0], L_0x173e740, L_0x17154e0;
L_0x1740480 .cmp/eeq 2, L_0x1740060, L_0x1740370;
S_0x16e57c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x16e1320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16e8e70 .functor AND 1, v0x173a4b0_0, v0x173a5f0_0, C4<1>, C4<1>;
L_0x16e9250 .functor NOT 1, v0x173a370_0, C4<0>, C4<0>, C4<0>;
L_0x16e9630 .functor NOT 1, v0x173a410_0, C4<0>, C4<0>, C4<0>;
L_0x16e98b0 .functor AND 1, L_0x16e9250, L_0x16e9630, C4<1>, C4<1>;
L_0x1700bd0 .functor AND 1, L_0x16e98b0, v0x173a4b0_0, C4<1>, C4<1>;
L_0x17154e0 .functor OR 1, L_0x16e8e70, L_0x1700bd0, C4<0>, C4<0>;
L_0x173dbc0 .functor NOT 1, v0x173a410_0, C4<0>, C4<0>, C4<0>;
L_0x173dc30 .functor OR 1, L_0x173dbc0, v0x173a5f0_0, C4<0>, C4<0>;
L_0x173dd40 .functor AND 1, v0x173a4b0_0, L_0x173dc30, C4<1>, C4<1>;
L_0x173de00 .functor NOT 1, v0x173a370_0, C4<0>, C4<0>, C4<0>;
L_0x173ded0 .functor OR 1, L_0x173de00, v0x173a410_0, C4<0>, C4<0>;
L_0x173df40 .functor AND 1, L_0x173dd40, L_0x173ded0, C4<1>, C4<1>;
L_0x173e0c0 .functor NOT 1, v0x173a410_0, C4<0>, C4<0>, C4<0>;
L_0x173e130 .functor OR 1, L_0x173e0c0, v0x173a5f0_0, C4<0>, C4<0>;
L_0x173e050 .functor AND 1, v0x173a4b0_0, L_0x173e130, C4<1>, C4<1>;
L_0x173e2c0 .functor NOT 1, v0x173a370_0, C4<0>, C4<0>, C4<0>;
L_0x173e3c0 .functor OR 1, L_0x173e2c0, v0x173a5f0_0, C4<0>, C4<0>;
L_0x173e480 .functor AND 1, L_0x173e050, L_0x173e3c0, C4<1>, C4<1>;
L_0x173e630 .functor XNOR 1, L_0x173df40, L_0x173e480, C4<0>, C4<0>;
v0x16e83c0_0 .net *"_ivl_0", 0 0, L_0x16e8e70;  1 drivers
v0x16e87c0_0 .net *"_ivl_12", 0 0, L_0x173dbc0;  1 drivers
v0x16e8ba0_0 .net *"_ivl_14", 0 0, L_0x173dc30;  1 drivers
v0x16e8f80_0 .net *"_ivl_16", 0 0, L_0x173dd40;  1 drivers
v0x16e9360_0 .net *"_ivl_18", 0 0, L_0x173de00;  1 drivers
v0x16e9740_0 .net *"_ivl_2", 0 0, L_0x16e9250;  1 drivers
v0x16e99c0_0 .net *"_ivl_20", 0 0, L_0x173ded0;  1 drivers
v0x17388e0_0 .net *"_ivl_24", 0 0, L_0x173e0c0;  1 drivers
v0x17389c0_0 .net *"_ivl_26", 0 0, L_0x173e130;  1 drivers
v0x1738aa0_0 .net *"_ivl_28", 0 0, L_0x173e050;  1 drivers
v0x1738b80_0 .net *"_ivl_30", 0 0, L_0x173e2c0;  1 drivers
v0x1738c60_0 .net *"_ivl_32", 0 0, L_0x173e3c0;  1 drivers
v0x1738d40_0 .net *"_ivl_36", 0 0, L_0x173e630;  1 drivers
L_0x7fe1b1548018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1738e00_0 .net *"_ivl_38", 0 0, L_0x7fe1b1548018;  1 drivers
v0x1738ee0_0 .net *"_ivl_4", 0 0, L_0x16e9630;  1 drivers
v0x1738fc0_0 .net *"_ivl_6", 0 0, L_0x16e98b0;  1 drivers
v0x17390a0_0 .net *"_ivl_8", 0 0, L_0x1700bd0;  1 drivers
v0x1739180_0 .net "a", 0 0, v0x173a370_0;  alias, 1 drivers
v0x1739240_0 .net "b", 0 0, v0x173a410_0;  alias, 1 drivers
v0x1739300_0 .net "c", 0 0, v0x173a4b0_0;  alias, 1 drivers
v0x17393c0_0 .net "d", 0 0, v0x173a5f0_0;  alias, 1 drivers
v0x1739480_0 .net "out_pos", 0 0, L_0x173e740;  alias, 1 drivers
v0x1739540_0 .net "out_sop", 0 0, L_0x17154e0;  alias, 1 drivers
v0x1739600_0 .net "pos0", 0 0, L_0x173df40;  1 drivers
v0x17396c0_0 .net "pos1", 0 0, L_0x173e480;  1 drivers
L_0x173e740 .functor MUXZ 1, L_0x7fe1b1548018, L_0x173df40, L_0x173e630, C4<>;
S_0x1739840 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x16e1320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x173a370_0 .var "a", 0 0;
v0x173a410_0 .var "b", 0 0;
v0x173a4b0_0 .var "c", 0 0;
v0x173a550_0 .net "clk", 0 0, v0x173cf20_0;  1 drivers
v0x173a5f0_0 .var "d", 0 0;
v0x173a6e0_0 .var/2u "fail", 0 0;
v0x173a780_0 .var/2u "fail1", 0 0;
v0x173a820_0 .net "tb_match", 0 0, L_0x1740480;  alias, 1 drivers
v0x173a8c0_0 .var "wavedrom_enable", 0 0;
v0x173a960_0 .var "wavedrom_title", 511 0;
E_0x16f4680/0 .event negedge, v0x173a550_0;
E_0x16f4680/1 .event posedge, v0x173a550_0;
E_0x16f4680 .event/or E_0x16f4680/0, E_0x16f4680/1;
S_0x1739b70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1739840;
 .timescale -12 -12;
v0x1739db0_0 .var/2s "i", 31 0;
E_0x16f4520 .event posedge, v0x173a550_0;
S_0x1739eb0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1739840;
 .timescale -12 -12;
v0x173a0b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x173a190 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1739840;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x173ab40 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x16e1320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x173e8f0 .functor AND 1, v0x173a4b0_0, v0x173a5f0_0, C4<1>, C4<1>;
L_0x173eba0 .functor NOT 1, v0x173a370_0, C4<0>, C4<0>, C4<0>;
L_0x173ec30 .functor NOT 1, v0x173a410_0, C4<0>, C4<0>, C4<0>;
L_0x173edb0 .functor AND 1, L_0x173eba0, L_0x173ec30, C4<1>, C4<1>;
L_0x173eef0 .functor AND 1, L_0x173edb0, v0x173a4b0_0, C4<1>, C4<1>;
L_0x173efb0 .functor OR 1, L_0x173e8f0, L_0x173eef0, C4<0>, C4<0>;
L_0x173f150 .functor NOT 1, v0x173a410_0, C4<0>, C4<0>, C4<0>;
L_0x173f1c0 .functor OR 1, L_0x173f150, v0x173a5f0_0, C4<0>, C4<0>;
L_0x173f2d0 .functor AND 1, v0x173a4b0_0, L_0x173f1c0, C4<1>, C4<1>;
L_0x173f390 .functor NOT 1, v0x173a370_0, C4<0>, C4<0>, C4<0>;
L_0x173f570 .functor OR 1, L_0x173f390, v0x173a410_0, C4<0>, C4<0>;
L_0x173f5e0 .functor AND 1, L_0x173f2d0, L_0x173f570, C4<1>, C4<1>;
L_0x173f760 .functor NOT 1, v0x173a370_0, C4<0>, C4<0>, C4<0>;
L_0x173f7d0 .functor NOT 1, v0x173a5f0_0, C4<0>, C4<0>, C4<0>;
L_0x173f6f0 .functor OR 1, L_0x173f760, L_0x173f7d0, C4<0>, C4<0>;
L_0x173f960 .functor AND 1, L_0x173f5e0, L_0x173f6f0, C4<1>, C4<1>;
L_0x173fb00 .functor NOT 1, v0x173a370_0, C4<0>, C4<0>, C4<0>;
L_0x173fb70 .functor OR 1, L_0x173fb00, v0x173a5f0_0, C4<0>, C4<0>;
L_0x173fcd0 .functor AND 1, L_0x173fb70, v0x173a4b0_0, C4<1>, C4<1>;
v0x173ad00_0 .net *"_ivl_12", 0 0, L_0x173f150;  1 drivers
v0x173ade0_0 .net *"_ivl_14", 0 0, L_0x173f1c0;  1 drivers
v0x173aec0_0 .net *"_ivl_16", 0 0, L_0x173f2d0;  1 drivers
v0x173afb0_0 .net *"_ivl_18", 0 0, L_0x173f390;  1 drivers
v0x173b090_0 .net *"_ivl_2", 0 0, L_0x173eba0;  1 drivers
v0x173b1c0_0 .net *"_ivl_20", 0 0, L_0x173f570;  1 drivers
v0x173b2a0_0 .net *"_ivl_22", 0 0, L_0x173f5e0;  1 drivers
v0x173b380_0 .net *"_ivl_24", 0 0, L_0x173f760;  1 drivers
v0x173b460_0 .net *"_ivl_26", 0 0, L_0x173f7d0;  1 drivers
v0x173b5d0_0 .net *"_ivl_28", 0 0, L_0x173f6f0;  1 drivers
v0x173b6b0_0 .net *"_ivl_32", 0 0, L_0x173fb00;  1 drivers
v0x173b790_0 .net *"_ivl_34", 0 0, L_0x173fb70;  1 drivers
v0x173b870_0 .net *"_ivl_38", 0 0, L_0x173fd90;  1 drivers
v0x173b930_0 .net *"_ivl_4", 0 0, L_0x173ec30;  1 drivers
L_0x7fe1b1548060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x173ba10_0 .net *"_ivl_40", 0 0, L_0x7fe1b1548060;  1 drivers
v0x173baf0_0 .net *"_ivl_6", 0 0, L_0x173edb0;  1 drivers
v0x173bbd0_0 .net "a", 0 0, v0x173a370_0;  alias, 1 drivers
v0x173bd80_0 .net "b", 0 0, v0x173a410_0;  alias, 1 drivers
v0x173be70_0 .net "c", 0 0, v0x173a4b0_0;  alias, 1 drivers
v0x173bf60_0 .net "d", 0 0, v0x173a5f0_0;  alias, 1 drivers
v0x173c050_0 .net "out_pos", 0 0, L_0x173fed0;  alias, 1 drivers
v0x173c110_0 .net "out_sop", 0 0, L_0x173efb0;  alias, 1 drivers
v0x173c1d0_0 .net "pos0", 0 0, L_0x173f960;  1 drivers
v0x173c290_0 .net "pos1", 0 0, L_0x173fcd0;  1 drivers
v0x173c350_0 .net "sop0", 0 0, L_0x173e8f0;  1 drivers
v0x173c410_0 .net "sop1", 0 0, L_0x173eef0;  1 drivers
L_0x173fd90 .cmp/eeq 1, L_0x173f960, L_0x173fcd0;
L_0x173fed0 .functor MUXZ 1, L_0x7fe1b1548060, L_0x173f960, L_0x173fd90, C4<>;
S_0x173c590 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x16e1320;
 .timescale -12 -12;
E_0x16dd9f0 .event anyedge, v0x173d380_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x173d380_0;
    %nor/r;
    %assign/vec4 v0x173d380_0, 0;
    %wait E_0x16dd9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1739840;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x173a6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x173a780_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1739840;
T_4 ;
    %wait E_0x16f4680;
    %load/vec4 v0x173a820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x173a6e0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1739840;
T_5 ;
    %wait E_0x16f4520;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x173a5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a410_0, 0;
    %assign/vec4 v0x173a370_0, 0;
    %wait E_0x16f4520;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x173a5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a410_0, 0;
    %assign/vec4 v0x173a370_0, 0;
    %wait E_0x16f4520;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x173a5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a410_0, 0;
    %assign/vec4 v0x173a370_0, 0;
    %wait E_0x16f4520;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x173a5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a410_0, 0;
    %assign/vec4 v0x173a370_0, 0;
    %wait E_0x16f4520;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x173a5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a410_0, 0;
    %assign/vec4 v0x173a370_0, 0;
    %wait E_0x16f4520;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x173a5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a410_0, 0;
    %assign/vec4 v0x173a370_0, 0;
    %wait E_0x16f4520;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x173a5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a410_0, 0;
    %assign/vec4 v0x173a370_0, 0;
    %wait E_0x16f4520;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x173a5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a410_0, 0;
    %assign/vec4 v0x173a370_0, 0;
    %wait E_0x16f4520;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x173a5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a410_0, 0;
    %assign/vec4 v0x173a370_0, 0;
    %wait E_0x16f4520;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x173a5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a410_0, 0;
    %assign/vec4 v0x173a370_0, 0;
    %wait E_0x16f4520;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x173a5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a410_0, 0;
    %assign/vec4 v0x173a370_0, 0;
    %wait E_0x16f4520;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x173a5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a410_0, 0;
    %assign/vec4 v0x173a370_0, 0;
    %wait E_0x16f4520;
    %load/vec4 v0x173a6e0_0;
    %store/vec4 v0x173a780_0, 0, 1;
    %fork t_1, S_0x1739b70;
    %jmp t_0;
    .scope S_0x1739b70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1739db0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1739db0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x16f4520;
    %load/vec4 v0x1739db0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x173a5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a410_0, 0;
    %assign/vec4 v0x173a370_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1739db0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1739db0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1739840;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16f4680;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x173a5f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x173a410_0, 0;
    %assign/vec4 v0x173a370_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x173a6e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x173a780_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x16e1320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x173cf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x173d380_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x16e1320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x173cf20_0;
    %inv;
    %store/vec4 v0x173cf20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x16e1320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x173a550_0, v0x173d600_0, v0x173cd40_0, v0x173cde0_0, v0x173ce80_0, v0x173cfc0_0, v0x173d240_0, v0x173d1a0_0, v0x173d100_0, v0x173d060_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x16e1320;
T_9 ;
    %load/vec4 v0x173d2e0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x173d2e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x173d2e0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x173d2e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x173d2e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x173d2e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x173d2e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x173d2e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x173d2e0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x173d2e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x16e1320;
T_10 ;
    %wait E_0x16f4680;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x173d2e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173d2e0_0, 4, 32;
    %load/vec4 v0x173d530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x173d2e0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173d2e0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x173d2e0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173d2e0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x173d240_0;
    %load/vec4 v0x173d240_0;
    %load/vec4 v0x173d1a0_0;
    %xor;
    %load/vec4 v0x173d240_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x173d2e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173d2e0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x173d2e0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173d2e0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x173d100_0;
    %load/vec4 v0x173d100_0;
    %load/vec4 v0x173d060_0;
    %xor;
    %load/vec4 v0x173d100_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x173d2e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173d2e0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x173d2e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x173d2e0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/machine/ece241_2013_q2/iter2/response1/top_module.sv";
