{"vcs1":{"timestamp_begin":1681477748.929686051, "rt":0.65, "ut":0.16, "st":0.12}}
{"vcselab":{"timestamp_begin":1681477749.617558076, "rt":0.81, "ut":0.19, "st":0.13}}
{"link":{"timestamp_begin":1681477750.449333518, "rt":0.69, "ut":0.06, "st":0.34}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681477748.633393779}
{"VCS_COMP_START_TIME": 1681477748.633393779}
{"VCS_COMP_END_TIME": 1681477751.709966448}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338304}}
{"stitch_vcselab": {"peak_mem": 238988}}
