# 460m-4
Implementing an egg timer on the Basys3 Artix-7. Built in Verilog.
