{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757362551417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757362551417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 08 17:15:51 2025 " "Processing started: Mon Sep 08 17:15:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757362551417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757362551417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tx_serial_7E1 -c tx_serial_7E1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tx_serial_7E1 -c tx_serial_7E1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757362551417 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757362551685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757362551685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/2° quadrimestre acadêmico/pcs3645-labdig2/experiencias/exp2/verilog/tx_serial_7e1_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/2° quadrimestre acadêmico/pcs3645-labdig2/experiencias/exp2/verilog/tx_serial_7e1_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7E1_fd " "Found entity 1: tx_serial_7E1_fd" {  } { { "../Verilog/tx_serial_7E1_fd.v" "" { Text "C:/Users/betoj/Poli/2° Quadrimestre Acadêmico/PCS3645-LabDig2/experiencias/exp2/Verilog/tx_serial_7E1_fd.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757362556887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757362556887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/2° quadrimestre acadêmico/pcs3645-labdig2/experiencias/exp2/verilog/tx_serial_7e1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/2° quadrimestre acadêmico/pcs3645-labdig2/experiencias/exp2/verilog/tx_serial_7e1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_7E1 " "Found entity 1: tx_serial_7E1" {  } { { "../Verilog/tx_serial_7E1.v" "" { Text "C:/Users/betoj/Poli/2° Quadrimestre Acadêmico/PCS3645-LabDig2/experiencias/exp2/Verilog/tx_serial_7E1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757362556887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757362556887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/2° quadrimestre acadêmico/pcs3645-labdig2/experiencias/exp2/verilog/tx_serial_uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/2° quadrimestre acadêmico/pcs3645-labdig2/experiencias/exp2/verilog/tx_serial_uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_serial_uc " "Found entity 1: tx_serial_uc" {  } { { "../Verilog/tx_serial_uc.v" "" { Text "C:/Users/betoj/Poli/2° Quadrimestre Acadêmico/PCS3645-LabDig2/experiencias/exp2/Verilog/tx_serial_uc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757362556887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757362556887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/2° quadrimestre acadêmico/pcs3645-labdig2/experiencias/exp2/verilog/hexa7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/2° quadrimestre acadêmico/pcs3645-labdig2/experiencias/exp2/verilog/hexa7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "../Verilog/hexa7seg.v" "" { Text "C:/Users/betoj/Poli/2° Quadrimestre Acadêmico/PCS3645-LabDig2/experiencias/exp2/Verilog/hexa7seg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757362556887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757362556887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/2° quadrimestre acadêmico/pcs3645-labdig2/experiencias/exp2/verilog/edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/2° quadrimestre acadêmico/pcs3645-labdig2/experiencias/exp2/verilog/edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "../Verilog/edge_detector.v" "" { Text "C:/Users/betoj/Poli/2° Quadrimestre Acadêmico/PCS3645-LabDig2/experiencias/exp2/Verilog/edge_detector.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757362556887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757362556887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/2° quadrimestre acadêmico/pcs3645-labdig2/experiencias/exp2/verilog/deslocador_n.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/2° quadrimestre acadêmico/pcs3645-labdig2/experiencias/exp2/verilog/deslocador_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 deslocador_n " "Found entity 1: deslocador_n" {  } { { "../Verilog/deslocador_n.v" "" { Text "C:/Users/betoj/Poli/2° Quadrimestre Acadêmico/PCS3645-LabDig2/experiencias/exp2/Verilog/deslocador_n.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757362556887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757362556887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/betoj/poli/2° quadrimestre acadêmico/pcs3645-labdig2/experiencias/exp2/verilog/contador_m.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/betoj/poli/2° quadrimestre acadêmico/pcs3645-labdig2/experiencias/exp2/verilog/contador_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_m " "Found entity 1: contador_m" {  } { { "../Verilog/contador_m.v" "" { Text "C:/Users/betoj/Poli/2° Quadrimestre Acadêmico/PCS3645-LabDig2/experiencias/exp2/Verilog/contador_m.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757362556887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757362556887 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tx_serial_7E1 " "Elaborating entity \"tx_serial_7E1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757362556906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_7E1_fd tx_serial_7E1_fd:U1_FD " "Elaborating entity \"tx_serial_7E1_fd\" for hierarchy \"tx_serial_7E1_fd:U1_FD\"" {  } { { "../Verilog/tx_serial_7E1.v" "U1_FD" { Text "C:/Users/betoj/Poli/2° Quadrimestre Acadêmico/PCS3645-LabDig2/experiencias/exp2/Verilog/tx_serial_7E1.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757362556935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador_n tx_serial_7E1_fd:U1_FD\|deslocador_n:U1 " "Elaborating entity \"deslocador_n\" for hierarchy \"tx_serial_7E1_fd:U1_FD\|deslocador_n:U1\"" {  } { { "../Verilog/tx_serial_7E1_fd.v" "U1" { Text "C:/Users/betoj/Poli/2° Quadrimestre Acadêmico/PCS3645-LabDig2/experiencias/exp2/Verilog/tx_serial_7E1_fd.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757362556935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m tx_serial_7E1_fd:U1_FD\|contador_m:U2 " "Elaborating entity \"contador_m\" for hierarchy \"tx_serial_7E1_fd:U1_FD\|contador_m:U2\"" {  } { { "../Verilog/tx_serial_7E1_fd.v" "U2" { Text "C:/Users/betoj/Poli/2° Quadrimestre Acadêmico/PCS3645-LabDig2/experiencias/exp2/Verilog/tx_serial_7E1_fd.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757362556951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_serial_uc tx_serial_uc:U2_UC " "Elaborating entity \"tx_serial_uc\" for hierarchy \"tx_serial_uc:U2_UC\"" {  } { { "../Verilog/tx_serial_7E1.v" "U2_UC" { Text "C:/Users/betoj/Poli/2° Quadrimestre Acadêmico/PCS3645-LabDig2/experiencias/exp2/Verilog/tx_serial_7E1.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757362556951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_m contador_m:U3_TICK " "Elaborating entity \"contador_m\" for hierarchy \"contador_m:U3_TICK\"" {  } { { "../Verilog/tx_serial_7E1.v" "U3_TICK" { Text "C:/Users/betoj/Poli/2° Quadrimestre Acadêmico/PCS3645-LabDig2/experiencias/exp2/Verilog/tx_serial_7E1.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757362556967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector edge_detector:U4_ED " "Elaborating entity \"edge_detector\" for hierarchy \"edge_detector:U4_ED\"" {  } { { "../Verilog/tx_serial_7E1.v" "U4_ED" { Text "C:/Users/betoj/Poli/2° Quadrimestre Acadêmico/PCS3645-LabDig2/experiencias/exp2/Verilog/tx_serial_7E1.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757362556967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexa7seg hexa7seg:HEX0 " "Elaborating entity \"hexa7seg\" for hierarchy \"hexa7seg:HEX0\"" {  } { { "../Verilog/tx_serial_7E1.v" "HEX0" { Text "C:/Users/betoj/Poli/2° Quadrimestre Acadêmico/PCS3645-LabDig2/experiencias/exp2/Verilog/tx_serial_7E1.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757362556967 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1757362557379 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757362557507 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1757362557615 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757362557615 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1757362557679 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1757362557679 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1757362557679 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1757362557679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757362557679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 08 17:15:57 2025 " "Processing ended: Mon Sep 08 17:15:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757362557679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757362557679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757362557679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757362557679 ""}
