#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Thu Apr  2 16:37:58 2020
# Process ID: 5460
# Current directory: D:/XilinxPorject/Assignment2_Q1_BarrelShifter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11548 D:\XilinxPorject\Assignment2_Q1_BarrelShifter\Assignment2_Q1_BarrelShifter.xpr
# Log file: D:/XilinxPorject/Assignment2_Q1_BarrelShifter/vivado.log
# Journal file: D:/XilinxPorject/Assignment2_Q1_BarrelShifter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 684.473 ; gain = 89.938
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z007sclg225-2
Top: BarrelShifter
INFO: [Device 21-403] Loading part xc7z007sclg225-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1192.383 ; gain = 229.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BarrelShifter' [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:65]
	Parameter k bound to: 16 - type: integer 
	Parameter SELECT_BITS bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ShiftStage' [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:39]
	Parameter k bound to: 16 - type: integer 
	Parameter shift bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Mux' [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux' (1#1) [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:10]
INFO: [Synth 8-6157] synthesizing module 'StageRegister' [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:20]
	Parameter k bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'StageRegister' (2#1) [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ShiftStage' (3#1) [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:39]
INFO: [Synth 8-6157] synthesizing module 'ShiftStage__parameterized0' [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:39]
	Parameter k bound to: 16 - type: integer 
	Parameter shift bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ShiftStage__parameterized0' (3#1) [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:39]
INFO: [Synth 8-6157] synthesizing module 'ShiftStage__parameterized1' [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:39]
	Parameter k bound to: 16 - type: integer 
	Parameter shift bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ShiftStage__parameterized1' (3#1) [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:39]
INFO: [Synth 8-6157] synthesizing module 'ShiftStage__parameterized2' [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:39]
	Parameter k bound to: 16 - type: integer 
	Parameter shift bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ShiftStage__parameterized2' (3#1) [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:39]
INFO: [Synth 8-6155] done synthesizing module 'BarrelShifter' (4#1) [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1265.277 ; gain = 302.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1265.277 ; gain = 302.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1265.277 ; gain = 302.809
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1265.277 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.srcs/constrs_1/new/Assignment2_Q1_BarrelShifter_Constraints_Files.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.srcs/constrs_1/new/Assignment2_Q1_BarrelShifter_Constraints_Files.xdc:2]
Finished Parsing XDC File [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.srcs/constrs_1/new/Assignment2_Q1_BarrelShifter_Constraints_Files.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1382.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1388.145 ; gain = 425.676
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 1388.145 ; gain = 674.516
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BarrelShifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BarrelShifter_tb_vlog.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1410.945 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
"xelab -wto dc12ca6c072e448d95f19f9df39b3112 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BarrelShifter_tb_behav xil_defaultlib.BarrelShifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto dc12ca6c072e448d95f19f9df39b3112 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BarrelShifter_tb_behav xil_defaultlib.BarrelShifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1410.945 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BarrelShifter_tb_behav -key {Behavioral:sim_1:Functional:BarrelShifter_tb} -tclbatch {BarrelShifter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source BarrelShifter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1414.117 ; gain = 0.105
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BarrelShifter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 1414.117 ; gain = 3.172
open_project D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1426.445 ; gain = 12.328
update_compile_order -fileset sources_1
current_project Assignment2_Q1_BarrelShifter
current_project Assignment2_Q2_SystolicArrayforDMM
current_project Assignment2_Q1_BarrelShifter
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:26 . Memory (MB): peak = 1452.762 ; gain = 3.824
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BarrelShifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BarrelShifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module StageRegister
INFO: [VRFC 10-311] analyzing module ShiftStage
INFO: [VRFC 10-311] analyzing module BarrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BarrelShifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
"xelab -wto dc12ca6c072e448d95f19f9df39b3112 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BarrelShifter_tb_behav xil_defaultlib.BarrelShifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto dc12ca6c072e448d95f19f9df39b3112 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BarrelShifter_tb_behav xil_defaultlib.BarrelShifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.StageRegister
Compiling module xil_defaultlib.ShiftStage_default
Compiling module xil_defaultlib.ShiftStage(shift=2)
Compiling module xil_defaultlib.ShiftStage(shift=4)
Compiling module xil_defaultlib.ShiftStage(shift=8)
Compiling module xil_defaultlib.BarrelShifter_default
Compiling module xil_defaultlib.BarrelShifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BarrelShifter_tb_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim/xsim.dir/BarrelShifter_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim/xsim.dir/BarrelShifter_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr  2 20:21:08 2020. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 110.324 ; gain = 17.840
INFO: [Common 17-206] Exiting Webtalk at Thu Apr  2 20:21:08 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:32 . Memory (MB): peak = 1452.762 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '31' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BarrelShifter_tb_behav -key {Behavioral:sim_1:Functional:BarrelShifter_tb} -tclbatch {BarrelShifter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source BarrelShifter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1452.762 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BarrelShifter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 1452.762 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1455.133 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BarrelShifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BarrelShifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module StageRegister
INFO: [VRFC 10-311] analyzing module ShiftStage
INFO: [VRFC 10-311] analyzing module BarrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BarrelShifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
"xelab -wto dc12ca6c072e448d95f19f9df39b3112 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BarrelShifter_tb_behav xil_defaultlib.BarrelShifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto dc12ca6c072e448d95f19f9df39b3112 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BarrelShifter_tb_behav xil_defaultlib.BarrelShifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.StageRegister
Compiling module xil_defaultlib.ShiftStage_default
Compiling module xil_defaultlib.ShiftStage(shift=2)
Compiling module xil_defaultlib.ShiftStage(shift=4)
Compiling module xil_defaultlib.ShiftStage(shift=8)
Compiling module xil_defaultlib.BarrelShifter_default
Compiling module xil_defaultlib.BarrelShifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BarrelShifter_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 1455.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BarrelShifter_tb_behav -key {Behavioral:sim_1:Functional:BarrelShifter_tb} -tclbatch {BarrelShifter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source BarrelShifter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1459.914 ; gain = 4.781
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BarrelShifter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 1459.914 ; gain = 4.781
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1462.188 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BarrelShifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BarrelShifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module StageRegister
INFO: [VRFC 10-311] analyzing module ShiftStage
INFO: [VRFC 10-311] analyzing module BarrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BarrelShifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
"xelab -wto dc12ca6c072e448d95f19f9df39b3112 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BarrelShifter_tb_behav xil_defaultlib.BarrelShifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto dc12ca6c072e448d95f19f9df39b3112 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BarrelShifter_tb_behav xil_defaultlib.BarrelShifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.StageRegister
Compiling module xil_defaultlib.ShiftStage_default
Compiling module xil_defaultlib.ShiftStage(shift=2)
Compiling module xil_defaultlib.ShiftStage(shift=4)
Compiling module xil_defaultlib.ShiftStage(shift=8)
Compiling module xil_defaultlib.BarrelShifter_default
Compiling module xil_defaultlib.BarrelShifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BarrelShifter_tb_behav
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 1462.188 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BarrelShifter_tb_behav -key {Behavioral:sim_1:Functional:BarrelShifter_tb} -tclbatch {BarrelShifter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source BarrelShifter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1482.469 ; gain = 20.281
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BarrelShifter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 1482.469 ; gain = 20.281
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1482.770 ; gain = 0.273
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BarrelShifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BarrelShifter_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
"xelab -wto dc12ca6c072e448d95f19f9df39b3112 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BarrelShifter_tb_behav xil_defaultlib.BarrelShifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto dc12ca6c072e448d95f19f9df39b3112 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BarrelShifter_tb_behav xil_defaultlib.BarrelShifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1482.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BarrelShifter_tb_behav -key {Behavioral:sim_1:Functional:BarrelShifter_tb} -tclbatch {BarrelShifter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source BarrelShifter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1486.102 ; gain = 3.332
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BarrelShifter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1486.102 ; gain = 3.332
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1499.125 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BarrelShifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BarrelShifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module StageRegister
INFO: [VRFC 10-311] analyzing module ShiftStage
INFO: [VRFC 10-311] analyzing module BarrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BarrelShifter_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
"xelab -wto dc12ca6c072e448d95f19f9df39b3112 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BarrelShifter_tb_behav xil_defaultlib.BarrelShifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto dc12ca6c072e448d95f19f9df39b3112 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BarrelShifter_tb_behav xil_defaultlib.BarrelShifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.StageRegister
Compiling module xil_defaultlib.ShiftStage_default
Compiling module xil_defaultlib.ShiftStage(shift=2)
Compiling module xil_defaultlib.ShiftStage(shift=4)
Compiling module xil_defaultlib.ShiftStage(shift=8)
Compiling module xil_defaultlib.BarrelShifter_default
Compiling module xil_defaultlib.BarrelShifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BarrelShifter_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 1499.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BarrelShifter_tb_behav -key {Behavioral:sim_1:Functional:BarrelShifter_tb} -tclbatch {BarrelShifter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source BarrelShifter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1499.125 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BarrelShifter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 1499.125 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Thu Apr  2 20:44:16 2020] Launched synth_1...
Run output will be captured here: D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1507.395 ; gain = 2.340
current_project Assignment2_Q2_SystolicArrayforDMM
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z007sclg225-2
Top: SystolicArray
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1575.590 ; gain = 67.832
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SystolicArray' [D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/ee599_assignment2_Q2.v:71]
	Parameter n bound to: 16 - type: integer 
	Parameter OW bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PERow' [D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/ee599_assignment2_Q2.v:46]
	Parameter n bound to: 16 - type: integer 
	Parameter OW bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'PE' [D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/ee599_assignment2_Q2.v:10]
	Parameter n bound to: 16 - type: integer 
	Parameter OW bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PE' (1#1) [D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/ee599_assignment2_Q2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'PERow' (2#1) [D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/ee599_assignment2_Q2.v:46]
INFO: [Synth 8-6155] done synthesizing module 'SystolicArray' (3#1) [D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/ee599_assignment2_Q2.v:71]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1612.750 ; gain = 104.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.594 ; gain = 127.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.594 ; gain = 127.836
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.271 . Memory (MB): peak = 1635.594 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM_Constraints_Files.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM_Constraints_Files.xdc:2]
Finished Parsing XDC File [D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM_Constraints_Files.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1760.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1760.988 ; gain = 253.230
9 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1760.988 ; gain = 253.230
current_project Assignment2_Q1_BarrelShifter
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg225-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1760.988 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.srcs/constrs_1/new/Assignment2_Q1_BarrelShifter_Constraints_Files.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.srcs/constrs_1/new/Assignment2_Q1_BarrelShifter_Constraints_Files.xdc:2]
Finished Parsing XDC File [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.srcs/constrs_1/new/Assignment2_Q1_BarrelShifter_Constraints_Files.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1798.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1867.930 ; gain = 106.941
current_project Assignment2_Q2_SystolicArrayforDMM
current_project Assignment2_Q1_BarrelShifter
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
set_operating_conditions -grade extended
report_power -name {power_1}
Command: report_power -name power_1
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
current_project Assignment2_Q2_SystolicArrayforDMM
current_project Assignment2_Q1_BarrelShifter
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2844.836 ; gain = 67.113
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BarrelShifter' [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:65]
	Parameter k bound to: 64 - type: integer 
	Parameter SELECT_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ShiftStage' [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:39]
	Parameter k bound to: 64 - type: integer 
	Parameter shift bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Mux' [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux' (1#1) [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:10]
INFO: [Synth 8-6157] synthesizing module 'StageRegister' [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:20]
	Parameter k bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'StageRegister' (2#1) [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ShiftStage' (3#1) [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:39]
INFO: [Synth 8-6157] synthesizing module 'ShiftStage__parameterized0' [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:39]
	Parameter k bound to: 64 - type: integer 
	Parameter shift bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ShiftStage__parameterized0' (3#1) [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:39]
INFO: [Synth 8-6157] synthesizing module 'ShiftStage__parameterized1' [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:39]
	Parameter k bound to: 64 - type: integer 
	Parameter shift bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ShiftStage__parameterized1' (3#1) [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:39]
INFO: [Synth 8-6157] synthesizing module 'ShiftStage__parameterized2' [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:39]
	Parameter k bound to: 64 - type: integer 
	Parameter shift bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ShiftStage__parameterized2' (3#1) [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:39]
INFO: [Synth 8-6157] synthesizing module 'ShiftStage__parameterized3' [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:39]
	Parameter k bound to: 64 - type: integer 
	Parameter shift bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ShiftStage__parameterized3' (3#1) [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:39]
INFO: [Synth 8-6157] synthesizing module 'ShiftStage__parameterized4' [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:39]
	Parameter k bound to: 64 - type: integer 
	Parameter shift bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ShiftStage__parameterized4' (3#1) [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:39]
INFO: [Synth 8-6155] done synthesizing module 'BarrelShifter' (4#1) [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2881.434 ; gain = 103.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2905.270 ; gain = 127.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2905.270 ; gain = 127.547
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 2905.270 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.srcs/constrs_1/new/Assignment2_Q1_BarrelShifter_Constraints_Files.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.srcs/constrs_1/new/Assignment2_Q1_BarrelShifter_Constraints_Files.xdc:2]
Finished Parsing XDC File [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.srcs/constrs_1/new/Assignment2_Q1_BarrelShifter_Constraints_Files.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3399.352 ; gain = 621.629
reset_run synth_1
launch_runs synth_1 -jobs 4
[Thu Apr  2 21:05:02 2020] Launched synth_1...
Run output will be captured here: D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 3455.754 ; gain = 0.000
current_design synth_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 3469.285 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.srcs/constrs_1/new/Assignment2_Q1_BarrelShifter_Constraints_Files.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.srcs/constrs_1/new/Assignment2_Q1_BarrelShifter_Constraints_Files.xdc:2]
Finished Parsing XDC File [D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.srcs/constrs_1/new/Assignment2_Q1_BarrelShifter_Constraints_Files.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3469.285 ; gain = 1.078
report_utilization -name utilization_1
report_utilization -name utilization_2
set_operating_conditions -grade extended
report_power -name {power_1}
Command: report_power -name power_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3469.285 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3469.285 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'BarrelShifter_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj BarrelShifter_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-311] analyzing module StageRegister
INFO: [VRFC 10-311] analyzing module ShiftStage
INFO: [VRFC 10-311] analyzing module BarrelShifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XilinxPorject/Assignment2_Q1_BarrelShifter/ee599_assignment2_Q1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BarrelShifter_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3469.285 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
"xelab -wto dc12ca6c072e448d95f19f9df39b3112 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BarrelShifter_tb_behav xil_defaultlib.BarrelShifter_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto dc12ca6c072e448d95f19f9df39b3112 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot BarrelShifter_tb_behav xil_defaultlib.BarrelShifter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux
Compiling module xil_defaultlib.StageRegister
Compiling module xil_defaultlib.ShiftStage_default
Compiling module xil_defaultlib.ShiftStage(shift=2)
Compiling module xil_defaultlib.ShiftStage(shift=4)
Compiling module xil_defaultlib.ShiftStage(shift=8)
Compiling module xil_defaultlib.BarrelShifter_default
Compiling module xil_defaultlib.BarrelShifter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot BarrelShifter_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:23 . Memory (MB): peak = 3469.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/XilinxPorject/Assignment2_Q1_BarrelShifter/Assignment2_Q1_BarrelShifter.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "BarrelShifter_tb_behav -key {Behavioral:sim_1:Functional:BarrelShifter_tb} -tclbatch {BarrelShifter_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source BarrelShifter_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3469.285 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'BarrelShifter_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 3469.285 ; gain = 0.000
current_project Assignment2_Q2_SystolicArrayforDMM
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SystolicArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SystolicArray_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/ee599_assignment2_Q2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-311] analyzing module PERow
INFO: [VRFC 10-311] analyzing module SystolicArray
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/ee599_assignment2_Q2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SystolicArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim'
"xelab -wto 112fc70f6c094c2ab6475b143a0dcc3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SystolicArray_tb_behav xil_defaultlib.SystolicArray_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 112fc70f6c094c2ab6475b143a0dcc3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SystolicArray_tb_behav xil_defaultlib.SystolicArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.PERow_default
Compiling module xil_defaultlib.SystolicArray_default
Compiling module xil_defaultlib.SystolicArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SystolicArray_tb_behav

****** Webtalk v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim/xsim.dir/SystolicArray_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim/xsim.dir/SystolicArray_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Apr  2 21:48:10 2020. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 110.340 ; gain = 17.824
INFO: [Common 17-206] Exiting Webtalk at Thu Apr  2 21:48:10 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 3469.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '33' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SystolicArray_tb_behav -key {Behavioral:sim_1:Functional:SystolicArray_tb} -tclbatch {SystolicArray_tb.tcl} -view {D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/SystolicArray_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/SystolicArray_tb_behav.wcfg
source SystolicArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 3469.285 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SystolicArray_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:46 . Memory (MB): peak = 3469.285 ; gain = 0.000
current_project Assignment2_Q1_BarrelShifter
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 3469.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3469.285 ; gain = 0.000
close_project
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SystolicArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SystolicArray_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/ee599_assignment2_Q2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-311] analyzing module PERow
INFO: [VRFC 10-311] analyzing module SystolicArray
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/ee599_assignment2_Q2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SystolicArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim'
"xelab -wto 112fc70f6c094c2ab6475b143a0dcc3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SystolicArray_tb_behav xil_defaultlib.SystolicArray_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 112fc70f6c094c2ab6475b143a0dcc3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SystolicArray_tb_behav xil_defaultlib.SystolicArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.PERow_default
Compiling module xil_defaultlib.SystolicArray_default
Compiling module xil_defaultlib.SystolicArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SystolicArray_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 3469.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SystolicArray_tb_behav -key {Behavioral:sim_1:Functional:SystolicArray_tb} -tclbatch {SystolicArray_tb.tcl} -view {D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/SystolicArray_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/SystolicArray_tb_behav.wcfg
source SystolicArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 3469.285 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SystolicArray_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:35 . Memory (MB): peak = 3469.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3469.285 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SystolicArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SystolicArray_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/ee599_assignment2_Q2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-311] analyzing module PERow
INFO: [VRFC 10-311] analyzing module SystolicArray
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/ee599_assignment2_Q2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SystolicArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim'
"xelab -wto 112fc70f6c094c2ab6475b143a0dcc3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SystolicArray_tb_behav xil_defaultlib.SystolicArray_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 112fc70f6c094c2ab6475b143a0dcc3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SystolicArray_tb_behav xil_defaultlib.SystolicArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.PERow_default
Compiling module xil_defaultlib.SystolicArray_default
Compiling module xil_defaultlib.SystolicArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SystolicArray_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 3469.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SystolicArray_tb_behav -key {Behavioral:sim_1:Functional:SystolicArray_tb} -tclbatch {SystolicArray_tb.tcl} -view {D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/SystolicArray_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/SystolicArray_tb_behav.wcfg
source SystolicArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3469.285 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SystolicArray_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:36 . Memory (MB): peak = 3469.285 ; gain = 0.000
current_wave_config {SystolicArray_tb_behav.wcfg}
SystolicArray_tb_behav.wcfg
add_wave {{/SystolicArray_tb/output_flag}} 
current_wave_config {SystolicArray_tb_behav.wcfg}
SystolicArray_tb_behav.wcfg
log_wave {/SystolicArray_tb/output_flag} 
current_wave_config {SystolicArray_tb_behav.wcfg}
SystolicArray_tb_behav.wcfg
add_wave {{/SystolicArray_tb/output_flag}} 
save_wave_config {D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/SystolicArray_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3469.285 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SystolicArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SystolicArray_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim'
"xelab -wto 112fc70f6c094c2ab6475b143a0dcc3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SystolicArray_tb_behav xil_defaultlib.SystolicArray_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 112fc70f6c094c2ab6475b143a0dcc3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SystolicArray_tb_behav xil_defaultlib.SystolicArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3469.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SystolicArray_tb_behav -key {Behavioral:sim_1:Functional:SystolicArray_tb} -tclbatch {SystolicArray_tb.tcl} -view {D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/SystolicArray_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/SystolicArray_tb_behav.wcfg
source SystolicArray_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 3469.285 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SystolicArray_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 3469.285 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 3469.285 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SystolicArray_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj SystolicArray_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/ee599_assignment2_Q2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-311] analyzing module PERow
INFO: [VRFC 10-311] analyzing module SystolicArray
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/ee599_assignment2_Q2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SystolicArray_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim'
"xelab -wto 112fc70f6c094c2ab6475b143a0dcc3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SystolicArray_tb_behav xil_defaultlib.SystolicArray_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 112fc70f6c094c2ab6475b143a0dcc3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SystolicArray_tb_behav xil_defaultlib.SystolicArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.PERow_default
Compiling module xil_defaultlib.SystolicArray_default
Compiling module xil_defaultlib.SystolicArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SystolicArray_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 3469.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/Assignment2_Q2_SystolicArrayforDMM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SystolicArray_tb_behav -key {Behavioral:sim_1:Functional:SystolicArray_tb} -tclbatch {SystolicArray_tb.tcl} -view {D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/SystolicArray_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/XilinxPorject/Assignment2_Q2_SystolicArrayforDMM/SystolicArray_tb_behav.wcfg
