<meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>

<style> body {
    background-color: #fffff8;
    font-family: 'Optima' !important;
    min-width: 60%;
    padding-left: 20%;
    padding-right: 20%;
    padding-top: 2%;
} </style>

<style> h1 {
    text-align: center;
} </style>

<style> a {
    text-decoration: none;
    color: #005;
} </style>

<style> a:hover {
    text-decoration: none;
    color: #905;
} </style>

# Oussama Oulkaid

<p style="text-align: center">PhD Student at [LIP], [Verimag], and [Aniah]</p>

## Thesis

> Since October 2022, I am conducting a PhD [thesis] at [LIP], [Verimag], and [Aniah],
on *formal models of integrated circuits for transistor level electrical verification*,
under the supervision of [Matthieu Moy], [Pascal Raymond], [Bruno Ferres], and [Mehdi Khosravian].

## Publications

> **2025**

> O. Oulkaid, B. Ferres, M. Moy, P. Raymond, M. Khosravian. \
[**Modeling Techniques for the Formal Verification of Integrated Circuits at Transistor-Level: Performance vs. Precision Trade-offs**](https://ieeexplore.ieee.org/abstract/document/11156099/).
In IEEE TCAD.

> B. Ferres, O. Oulkaid, M. Moy, G. Radanne, L. Henrio, P. Raymond, M. Khosravian. \
[**A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits**](https://dl.acm.org/doi/abs/10.1145/3748327).
In ACM TODAES.

> **2024**

> O. Oulkaid, B. Ferres, M. Moy, P. Raymond, M. Khosravian, L. Henrio, G. Radanne. \
[**A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving**](https://hal.science/hal-04527225v1/document).
In DATE.

> **2023**

> B. Ferres, O. Oulkaid, L. Henrio, M. Khosravian, M. Moy, G. Radanne, P. Raymond. \
[**Electrical Rule Checking of Integrated Circuits using Satisfiability Modulo Theory**](https://hal.science/hal-04007446v1/document).
In DATE.

## Teaching

> Teaching Assistant in [Lionel Rieg](http://www-verimag.imag.fr/~riegl)'s course:
[Conception et Exploitation des Processeurs](https://ensimag.grenoble-inp.fr/fr/formation/conception-et-exploitation-des-processeurs-3mmcep). \
RISC-V processor design (project). Grenoble INP -- Ensimag. Spring 2024 and 2025.

> Teaching Assistant in [Laurence Pierre](https://tima.univ-grenoble-alpes.fr/research/sls/members/laurence-pierre)'s course:
[Modélisation des Systèmes Numériques](https://formations.univ-grenoble-alpes.fr/fr/catalogue-2021/master-XB/master-electronique-energie-electrique-automatique-IFZ3DRB9/parcours-microelectronique-integration-des-systemes-temps-reels-embarques-mistre-1re-et-2e-annees-IFZ5TP7C/ue-systemes-materiel-IG3L7NVE.html). \
Circuit design labs in VHDL (Master 2). Université Grenoble Alpes. Fall 2023 and 2024.

## Contact

> firstname dot lastname at univ-grenoble-alpes.fr


[LIP]: http://www.ens-lyon.fr/LIP/

[Verimag]: https://www-verimag.imag.fr/

[Aniah]: https://www.aniah.fr/

[thesis]: https://www.theses.fr/s349827

[Matthieu Moy]: https://matthieu-moy.fr/

[Pascal Raymond]: http://www-verimag.imag.fr/~raymond/

[Bruno Ferres]: https://www.ferres.me/

[Mehdi Khosravian]: https://www.lamsade.dauphine.fr/~mkhosravian/
