{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 05 10:15:59 2023 " "Info: Processing started: Tue Sep 05 10:15:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VendingMachine -c VendingMachine --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q " "Info: Detected ripple clock \"clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q\" as buffer" {  } { { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ControlModule:controlModule\|price\[1\] register ControlModule:controlModule\|total\[1\] 293.17 MHz 3.411 ns Internal " "Info: Clock \"clk\" has Internal fmax of 293.17 MHz between source register \"ControlModule:controlModule\|price\[1\]\" and destination register \"ControlModule:controlModule\|total\[1\]\" (period= 3.411 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.186 ns + Longest register register " "Info: + Longest register to register delay is 3.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlModule:controlModule\|price\[1\] 1 REG LCFF_X31_Y14_N21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y14_N21; Fanout = 12; REG Node = 'ControlModule:controlModule\|price\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlModule:controlModule|price[1] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.438 ns) 0.796 ns ControlModule:controlModule\|LessThan0~0 2 COMB LCCOMB_X31_Y14_N28 1 " "Info: 2: + IC(0.358 ns) + CELL(0.438 ns) = 0.796 ns; Loc. = LCCOMB_X31_Y14_N28; Fanout = 1; COMB Node = 'ControlModule:controlModule\|LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { ControlModule:controlModule|price[1] ControlModule:controlModule|LessThan0~0 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 1.189 ns ControlModule:controlModule\|LessThan0~1 3 COMB LCCOMB_X31_Y14_N22 4 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 1.189 ns; Loc. = LCCOMB_X31_Y14_N22; Fanout = 4; COMB Node = 'ControlModule:controlModule\|LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { ControlModule:controlModule|LessThan0~0 ControlModule:controlModule|LessThan0~1 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.419 ns) 1.884 ns ControlModule:controlModule\|total\[3\]~3 4 COMB LCCOMB_X31_Y14_N10 8 " "Info: 4: + IC(0.276 ns) + CELL(0.419 ns) = 1.884 ns; Loc. = LCCOMB_X31_Y14_N10; Fanout = 8; COMB Node = 'ControlModule:controlModule\|total\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.695 ns" { ControlModule:controlModule|LessThan0~1 ControlModule:controlModule|total[3]~3 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.642 ns) + CELL(0.660 ns) 3.186 ns ControlModule:controlModule\|total\[1\] 5 REG LCFF_X27_Y14_N3 4 " "Info: 5: + IC(0.642 ns) + CELL(0.660 ns) = 3.186 ns; Loc. = LCFF_X27_Y14_N3; Fanout = 4; REG Node = 'ControlModule:controlModule\|total\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.302 ns" { ControlModule:controlModule|total[3]~3 ControlModule:controlModule|total[1] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.667 ns ( 52.32 % ) " "Info: Total cell delay = 1.667 ns ( 52.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.519 ns ( 47.68 % ) " "Info: Total interconnect delay = 1.519 ns ( 47.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { ControlModule:controlModule|price[1] ControlModule:controlModule|LessThan0~0 ControlModule:controlModule|LessThan0~1 ControlModule:controlModule|total[3]~3 ControlModule:controlModule|total[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { ControlModule:controlModule|price[1] {} ControlModule:controlModule|LessThan0~0 {} ControlModule:controlModule|LessThan0~1 {} ControlModule:controlModule|total[3]~3 {} ControlModule:controlModule|total[1] {} } { 0.000ns 0.358ns 0.243ns 0.276ns 0.642ns } { 0.000ns 0.438ns 0.150ns 0.419ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns - Smallest " "Info: - Smallest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.520 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 14.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.787 ns) 2.471 ns clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q 2 REG LCFF_X48_Y1_N31 3 " "Info: 2: + IC(0.725 ns) + CELL(0.787 ns) = 2.471 ns; Loc. = LCFF_X48_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.787 ns) 3.712 ns clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q 3 REG LCFF_X49_Y1_N15 3 " "Info: 3: + IC(0.454 ns) + CELL(0.787 ns) = 3.712 ns; Loc. = LCFF_X49_Y1_N15; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.787 ns) 4.957 ns clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q 4 REG LCFF_X50_Y1_N7 3 " "Info: 4: + IC(0.458 ns) + CELL(0.787 ns) = 4.957 ns; Loc. = LCFF_X50_Y1_N7; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.783 ns) + CELL(0.787 ns) 8.527 ns clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q 5 REG LCFF_X4_Y25_N31 3 " "Info: 5: + IC(2.783 ns) + CELL(0.787 ns) = 8.527 ns; Loc. = LCFF_X4_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.570 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 9.750 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q 6 REG LCFF_X3_Y25_N31 3 " "Info: 6: + IC(0.436 ns) + CELL(0.787 ns) = 9.750 ns; Loc. = LCFF_X3_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 10.973 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 7 REG LCFF_X2_Y25_N31 3 " "Info: 7: + IC(0.436 ns) + CELL(0.787 ns) = 10.973 ns; Loc. = LCFF_X2_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 12.196 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q 8 REG LCFF_X1_Y25_N13 2 " "Info: 8: + IC(0.436 ns) + CELL(0.787 ns) = 12.196 ns; Loc. = LCFF_X1_Y25_N13; Fanout = 2; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.000 ns) 12.821 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G0 37 " "Info: 9: + IC(0.625 ns) + CELL(0.000 ns) = 12.821 ns; Loc. = CLKCTRL_G0; Fanout = 37; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.537 ns) 14.520 ns ControlModule:controlModule\|total\[1\] 10 REG LCFF_X27_Y14_N3 4 " "Info: 10: + IC(1.162 ns) + CELL(0.537 ns) = 14.520 ns; Loc. = LCFF_X27_Y14_N3; Fanout = 4; REG Node = 'ControlModule:controlModule\|total\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|total[1] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 48.24 % ) " "Info: Total cell delay = 7.005 ns ( 48.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.515 ns ( 51.76 % ) " "Info: Total interconnect delay = 7.515 ns ( 51.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.520 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|total[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.520 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|total[1] {} } { 0.000ns 0.000ns 0.725ns 0.454ns 0.458ns 2.783ns 0.436ns 0.436ns 0.436ns 0.625ns 1.162ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.531 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 14.531 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.787 ns) 2.471 ns clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q 2 REG LCFF_X48_Y1_N31 3 " "Info: 2: + IC(0.725 ns) + CELL(0.787 ns) = 2.471 ns; Loc. = LCFF_X48_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.787 ns) 3.712 ns clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q 3 REG LCFF_X49_Y1_N15 3 " "Info: 3: + IC(0.454 ns) + CELL(0.787 ns) = 3.712 ns; Loc. = LCFF_X49_Y1_N15; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.787 ns) 4.957 ns clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q 4 REG LCFF_X50_Y1_N7 3 " "Info: 4: + IC(0.458 ns) + CELL(0.787 ns) = 4.957 ns; Loc. = LCFF_X50_Y1_N7; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.783 ns) + CELL(0.787 ns) 8.527 ns clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q 5 REG LCFF_X4_Y25_N31 3 " "Info: 5: + IC(2.783 ns) + CELL(0.787 ns) = 8.527 ns; Loc. = LCFF_X4_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.570 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 9.750 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q 6 REG LCFF_X3_Y25_N31 3 " "Info: 6: + IC(0.436 ns) + CELL(0.787 ns) = 9.750 ns; Loc. = LCFF_X3_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 10.973 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 7 REG LCFF_X2_Y25_N31 3 " "Info: 7: + IC(0.436 ns) + CELL(0.787 ns) = 10.973 ns; Loc. = LCFF_X2_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 12.196 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q 8 REG LCFF_X1_Y25_N13 2 " "Info: 8: + IC(0.436 ns) + CELL(0.787 ns) = 12.196 ns; Loc. = LCFF_X1_Y25_N13; Fanout = 2; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.000 ns) 12.821 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G0 37 " "Info: 9: + IC(0.625 ns) + CELL(0.000 ns) = 12.821 ns; Loc. = CLKCTRL_G0; Fanout = 37; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.537 ns) 14.531 ns ControlModule:controlModule\|price\[1\] 10 REG LCFF_X31_Y14_N21 12 " "Info: 10: + IC(1.173 ns) + CELL(0.537 ns) = 14.531 ns; Loc. = LCFF_X31_Y14_N21; Fanout = 12; REG Node = 'ControlModule:controlModule\|price\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|price[1] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 48.21 % ) " "Info: Total cell delay = 7.005 ns ( 48.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.526 ns ( 51.79 % ) " "Info: Total interconnect delay = 7.526 ns ( 51.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.531 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|price[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.531 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|price[1] {} } { 0.000ns 0.000ns 0.725ns 0.454ns 0.458ns 2.783ns 0.436ns 0.436ns 0.436ns 0.625ns 1.173ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.520 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|total[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.520 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|total[1] {} } { 0.000ns 0.000ns 0.725ns 0.454ns 0.458ns 2.783ns 0.436ns 0.436ns 0.436ns 0.625ns 1.162ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.531 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|price[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.531 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|price[1] {} } { 0.000ns 0.000ns 0.725ns 0.454ns 0.458ns 2.783ns 0.436ns 0.436ns 0.436ns 0.625ns 1.173ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.186 ns" { ControlModule:controlModule|price[1] ControlModule:controlModule|LessThan0~0 ControlModule:controlModule|LessThan0~1 ControlModule:controlModule|total[3]~3 ControlModule:controlModule|total[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.186 ns" { ControlModule:controlModule|price[1] {} ControlModule:controlModule|LessThan0~0 {} ControlModule:controlModule|LessThan0~1 {} ControlModule:controlModule|total[3]~3 {} ControlModule:controlModule|total[1] {} } { 0.000ns 0.358ns 0.243ns 0.276ns 0.642ns } { 0.000ns 0.438ns 0.150ns 0.419ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.520 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|total[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.520 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|total[1] {} } { 0.000ns 0.000ns 0.725ns 0.454ns 0.458ns 2.783ns 0.436ns 0.436ns 0.436ns 0.625ns 1.162ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.531 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|price[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.531 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|price[1] {} } { 0.000ns 0.000ns 0.725ns 0.454ns 0.458ns 2.783ns 0.436ns 0.436ns 0.436ns 0.625ns 1.173ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "ControlModule:controlModule\|ITEM.00 select1 clk -4.169 ns register " "Info: tsu for register \"ControlModule:controlModule\|ITEM.00\" (data pin = \"select1\", clock pin = \"clk\") is -4.169 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.394 ns + Longest pin register " "Info: + Longest pin to register delay is 10.394 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns select1 1 PIN PIN_L5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L5; Fanout = 5; PIN Node = 'select1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { select1 } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.573 ns) + CELL(0.398 ns) 7.803 ns ControlModule:controlModule\|ITEM.00~1 2 COMB LCCOMB_X29_Y14_N8 3 " "Info: 2: + IC(6.573 ns) + CELL(0.398 ns) = 7.803 ns; Loc. = LCCOMB_X29_Y14_N8; Fanout = 3; COMB Node = 'ControlModule:controlModule\|ITEM.00~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.971 ns" { select1 ControlModule:controlModule|ITEM.00~1 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.924 ns) + CELL(0.410 ns) 9.137 ns ControlModule:controlModule\|ITEM.00~2 3 COMB LCCOMB_X33_Y14_N8 4 " "Info: 3: + IC(0.924 ns) + CELL(0.410 ns) = 9.137 ns; Loc. = LCCOMB_X33_Y14_N8; Fanout = 4; COMB Node = 'ControlModule:controlModule\|ITEM.00~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.334 ns" { ControlModule:controlModule|ITEM.00~1 ControlModule:controlModule|ITEM.00~2 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.597 ns) + CELL(0.660 ns) 10.394 ns ControlModule:controlModule\|ITEM.00 4 REG LCFF_X29_Y14_N23 1 " "Info: 4: + IC(0.597 ns) + CELL(0.660 ns) = 10.394 ns; Loc. = LCFF_X29_Y14_N23; Fanout = 1; REG Node = 'ControlModule:controlModule\|ITEM.00'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { ControlModule:controlModule|ITEM.00~2 ControlModule:controlModule|ITEM.00 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.300 ns ( 22.13 % ) " "Info: Total cell delay = 2.300 ns ( 22.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.094 ns ( 77.87 % ) " "Info: Total interconnect delay = 8.094 ns ( 77.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.394 ns" { select1 ControlModule:controlModule|ITEM.00~1 ControlModule:controlModule|ITEM.00~2 ControlModule:controlModule|ITEM.00 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.394 ns" { select1 {} select1~combout {} ControlModule:controlModule|ITEM.00~1 {} ControlModule:controlModule|ITEM.00~2 {} ControlModule:controlModule|ITEM.00 {} } { 0.000ns 0.000ns 6.573ns 0.924ns 0.597ns } { 0.000ns 0.832ns 0.398ns 0.410ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.527 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 14.527 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.787 ns) 2.471 ns clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q 2 REG LCFF_X48_Y1_N31 3 " "Info: 2: + IC(0.725 ns) + CELL(0.787 ns) = 2.471 ns; Loc. = LCFF_X48_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.787 ns) 3.712 ns clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q 3 REG LCFF_X49_Y1_N15 3 " "Info: 3: + IC(0.454 ns) + CELL(0.787 ns) = 3.712 ns; Loc. = LCFF_X49_Y1_N15; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.787 ns) 4.957 ns clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q 4 REG LCFF_X50_Y1_N7 3 " "Info: 4: + IC(0.458 ns) + CELL(0.787 ns) = 4.957 ns; Loc. = LCFF_X50_Y1_N7; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.783 ns) + CELL(0.787 ns) 8.527 ns clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q 5 REG LCFF_X4_Y25_N31 3 " "Info: 5: + IC(2.783 ns) + CELL(0.787 ns) = 8.527 ns; Loc. = LCFF_X4_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.570 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 9.750 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q 6 REG LCFF_X3_Y25_N31 3 " "Info: 6: + IC(0.436 ns) + CELL(0.787 ns) = 9.750 ns; Loc. = LCFF_X3_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 10.973 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 7 REG LCFF_X2_Y25_N31 3 " "Info: 7: + IC(0.436 ns) + CELL(0.787 ns) = 10.973 ns; Loc. = LCFF_X2_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 12.196 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q 8 REG LCFF_X1_Y25_N13 2 " "Info: 8: + IC(0.436 ns) + CELL(0.787 ns) = 12.196 ns; Loc. = LCFF_X1_Y25_N13; Fanout = 2; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.000 ns) 12.821 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G0 37 " "Info: 9: + IC(0.625 ns) + CELL(0.000 ns) = 12.821 ns; Loc. = CLKCTRL_G0; Fanout = 37; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.537 ns) 14.527 ns ControlModule:controlModule\|ITEM.00 10 REG LCFF_X29_Y14_N23 1 " "Info: 10: + IC(1.169 ns) + CELL(0.537 ns) = 14.527 ns; Loc. = LCFF_X29_Y14_N23; Fanout = 1; REG Node = 'ControlModule:controlModule\|ITEM.00'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|ITEM.00 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 48.22 % ) " "Info: Total cell delay = 7.005 ns ( 48.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.522 ns ( 51.78 % ) " "Info: Total interconnect delay = 7.522 ns ( 51.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.527 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|ITEM.00 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.527 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|ITEM.00 {} } { 0.000ns 0.000ns 0.725ns 0.454ns 0.458ns 2.783ns 0.436ns 0.436ns 0.436ns 0.625ns 1.169ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.394 ns" { select1 ControlModule:controlModule|ITEM.00~1 ControlModule:controlModule|ITEM.00~2 ControlModule:controlModule|ITEM.00 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.394 ns" { select1 {} select1~combout {} ControlModule:controlModule|ITEM.00~1 {} ControlModule:controlModule|ITEM.00~2 {} ControlModule:controlModule|ITEM.00 {} } { 0.000ns 0.000ns 6.573ns 0.924ns 0.597ns } { 0.000ns 0.832ns 0.398ns 0.410ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.527 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|ITEM.00 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.527 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|ITEM.00 {} } { 0.000ns 0.000ns 0.725ns 0.454ns 0.458ns 2.783ns 0.436ns 0.436ns 0.436ns 0.625ns 1.169ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk total_7seg\[6\] ControlModule:controlModule\|total\[1\] 25.592 ns register " "Info: tco from clock \"clk\" to destination pin \"total_7seg\[6\]\" through register \"ControlModule:controlModule\|total\[1\]\" is 25.592 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 14.520 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 14.520 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.787 ns) 2.471 ns clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q 2 REG LCFF_X48_Y1_N31 3 " "Info: 2: + IC(0.725 ns) + CELL(0.787 ns) = 2.471 ns; Loc. = LCFF_X48_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.787 ns) 3.712 ns clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q 3 REG LCFF_X49_Y1_N15 3 " "Info: 3: + IC(0.454 ns) + CELL(0.787 ns) = 3.712 ns; Loc. = LCFF_X49_Y1_N15; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.787 ns) 4.957 ns clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q 4 REG LCFF_X50_Y1_N7 3 " "Info: 4: + IC(0.458 ns) + CELL(0.787 ns) = 4.957 ns; Loc. = LCFF_X50_Y1_N7; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.783 ns) + CELL(0.787 ns) 8.527 ns clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q 5 REG LCFF_X4_Y25_N31 3 " "Info: 5: + IC(2.783 ns) + CELL(0.787 ns) = 8.527 ns; Loc. = LCFF_X4_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.570 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 9.750 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q 6 REG LCFF_X3_Y25_N31 3 " "Info: 6: + IC(0.436 ns) + CELL(0.787 ns) = 9.750 ns; Loc. = LCFF_X3_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 10.973 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 7 REG LCFF_X2_Y25_N31 3 " "Info: 7: + IC(0.436 ns) + CELL(0.787 ns) = 10.973 ns; Loc. = LCFF_X2_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 12.196 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q 8 REG LCFF_X1_Y25_N13 2 " "Info: 8: + IC(0.436 ns) + CELL(0.787 ns) = 12.196 ns; Loc. = LCFF_X1_Y25_N13; Fanout = 2; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.000 ns) 12.821 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G0 37 " "Info: 9: + IC(0.625 ns) + CELL(0.000 ns) = 12.821 ns; Loc. = CLKCTRL_G0; Fanout = 37; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.537 ns) 14.520 ns ControlModule:controlModule\|total\[1\] 10 REG LCFF_X27_Y14_N3 4 " "Info: 10: + IC(1.162 ns) + CELL(0.537 ns) = 14.520 ns; Loc. = LCFF_X27_Y14_N3; Fanout = 4; REG Node = 'ControlModule:controlModule\|total\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.699 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|total[1] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 48.24 % ) " "Info: Total cell delay = 7.005 ns ( 48.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.515 ns ( 51.76 % ) " "Info: Total interconnect delay = 7.515 ns ( 51.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.520 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|total[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.520 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|total[1] {} } { 0.000ns 0.000ns 0.725ns 0.454ns 0.458ns 2.783ns 0.436ns 0.436ns 0.436ns 0.625ns 1.162ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.822 ns + Longest register pin " "Info: + Longest register to pin delay is 10.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ControlModule:controlModule\|total\[1\] 1 REG LCFF_X27_Y14_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y14_N3; Fanout = 4; REG Node = 'ControlModule:controlModule\|total\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ControlModule:controlModule|total[1] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.393 ns) 0.728 ns hexBCDconvertModule:convert4\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[1\]~1 2 COMB LCCOMB_X27_Y14_N22 2 " "Info: 2: + IC(0.335 ns) + CELL(0.393 ns) = 0.728 ns; Loc. = LCCOMB_X27_Y14_N22; Fanout = 2; COMB Node = 'hexBCDconvertModule:convert4\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { ControlModule:controlModule|total[1] hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/db/alt_u_div_gve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.799 ns hexBCDconvertModule:convert4\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~3 3 COMB LCCOMB_X27_Y14_N24 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.799 ns; Loc. = LCCOMB_X27_Y14_N24; Fanout = 2; COMB Node = 'hexBCDconvertModule:convert4\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/db/alt_u_div_gve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.870 ns hexBCDconvertModule:convert4\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~5 4 COMB LCCOMB_X27_Y14_N26 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.870 ns; Loc. = LCCOMB_X27_Y14_N26; Fanout = 1; COMB Node = 'hexBCDconvertModule:convert4\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[3\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/db/alt_u_div_gve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.280 ns hexBCDconvertModule:convert4\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~6 5 COMB LCCOMB_X27_Y14_N28 3 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.280 ns; Loc. = LCCOMB_X27_Y14_N28; Fanout = 3; COMB Node = 'hexBCDconvertModule:convert4\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|add_sub_3_result_int\[4\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/db/alt_u_div_gve.tdf" 41 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.438 ns) 2.184 ns hexBCDconvertModule:convert4\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|StageOut\[15\]~2 6 COMB LCCOMB_X27_Y14_N12 7 " "Info: 6: + IC(0.466 ns) + CELL(0.438 ns) = 2.184 ns; Loc. = LCCOMB_X27_Y14_N12; Fanout = 7; COMB Node = 'hexBCDconvertModule:convert4\|lpm_divide:Mod0\|lpm_divide_05m:auto_generated\|sign_div_unsign_7kh:divider\|alt_u_div_gve:divider\|StageOut\[15\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[15]~2 } "NODE_NAME" } } { "db/alt_u_div_gve.tdf" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/db/alt_u_div_gve.tdf" 58 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.814 ns) + CELL(0.420 ns) 7.418 ns DisplayModule:displayTotal2\|WideOr0~0 7 COMB LCCOMB_X1_Y47_N28 1 " "Info: 7: + IC(4.814 ns) + CELL(0.420 ns) = 7.418 ns; Loc. = LCCOMB_X1_Y47_N28; Fanout = 1; COMB Node = 'DisplayModule:displayTotal2\|WideOr0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.234 ns" { hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[15]~2 DisplayModule:displayTotal2|WideOr0~0 } "NODE_NAME" } } { "src/DisplayModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/DisplayModule.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(2.652 ns) 10.822 ns total_7seg\[6\] 8 PIN PIN_E4 0 " "Info: 8: + IC(0.752 ns) + CELL(2.652 ns) = 10.822 ns; Loc. = PIN_E4; Fanout = 0; PIN Node = 'total_7seg\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.404 ns" { DisplayModule:displayTotal2|WideOr0~0 total_7seg[6] } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.455 ns ( 41.17 % ) " "Info: Total cell delay = 4.455 ns ( 41.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.367 ns ( 58.83 % ) " "Info: Total interconnect delay = 6.367 ns ( 58.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.822 ns" { ControlModule:controlModule|total[1] hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[15]~2 DisplayModule:displayTotal2|WideOr0~0 total_7seg[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.822 ns" { ControlModule:controlModule|total[1] {} hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 {} hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 {} hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 {} hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 {} hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[15]~2 {} DisplayModule:displayTotal2|WideOr0~0 {} total_7seg[6] {} } { 0.000ns 0.335ns 0.000ns 0.000ns 0.000ns 0.466ns 4.814ns 0.752ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.410ns 0.438ns 0.420ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.520 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|total[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.520 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|total[1] {} } { 0.000ns 0.000ns 0.725ns 0.454ns 0.458ns 2.783ns 0.436ns 0.436ns 0.436ns 0.625ns 1.162ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.822 ns" { ControlModule:controlModule|total[1] hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[15]~2 DisplayModule:displayTotal2|WideOr0~0 total_7seg[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.822 ns" { ControlModule:controlModule|total[1] {} hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[1]~1 {} hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[2]~3 {} hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[3]~5 {} hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|add_sub_3_result_int[4]~6 {} hexBCDconvertModule:convert4|lpm_divide:Mod0|lpm_divide_05m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_gve:divider|StageOut[15]~2 {} DisplayModule:displayTotal2|WideOr0~0 {} total_7seg[6] {} } { 0.000ns 0.335ns 0.000ns 0.000ns 0.000ns 0.466ns 4.814ns 0.752ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.410ns 0.438ns 0.420ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ControlModule:controlModule\|coinBalance_\[0\] coin5 clk 7.475 ns register " "Info: th for register \"ControlModule:controlModule\|coinBalance_\[0\]\" (data pin = \"coin5\", clock pin = \"clk\") is 7.475 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 14.532 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 14.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.787 ns) 2.471 ns clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q 2 REG LCFF_X48_Y1_N31 3 " "Info: 2: + IC(0.725 ns) + CELL(0.787 ns) = 2.471 ns; Loc. = LCFF_X48_Y1_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_50:d6\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.787 ns) 3.712 ns clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q 3 REG LCFF_X49_Y1_N15 3 " "Info: 3: + IC(0.454 ns) + CELL(0.787 ns) = 3.712 ns; Loc. = LCFF_X49_Y1_N15; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d5\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.241 ns" { clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.787 ns) 4.957 ns clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q 4 REG LCFF_X50_Y1_N7 3 " "Info: 4: + IC(0.458 ns) + CELL(0.787 ns) = 4.957 ns; Loc. = LCFF_X50_Y1_N7; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d4\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.783 ns) + CELL(0.787 ns) 8.527 ns clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q 5 REG LCFF_X4_Y25_N31 3 " "Info: 5: + IC(2.783 ns) + CELL(0.787 ns) = 8.527 ns; Loc. = LCFF_X4_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d3\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.570 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 9.750 ns clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q 6 REG LCFF_X3_Y25_N31 3 " "Info: 6: + IC(0.436 ns) + CELL(0.787 ns) = 9.750 ns; Loc. = LCFF_X3_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d2\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 10.973 ns clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q 7 REG LCFF_X2_Y25_N31 3 " "Info: 7: + IC(0.436 ns) + CELL(0.787 ns) = 10.973 ns; Loc. = LCFF_X2_Y25_N31; Fanout = 3; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d1\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 12.196 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q 8 REG LCFF_X1_Y25_N13 2 " "Info: 8: + IC(0.436 ns) + CELL(0.787 ns) = 12.196 ns; Loc. = LCFF_X1_Y25_N13; Fanout = 2; REG Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.000 ns) 12.821 ns clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl 9 COMB CLKCTRL_G0 37 " "Info: 9: + IC(0.625 ns) + CELL(0.000 ns) = 12.821 ns; Loc. = CLKCTRL_G0; Fanout = 37; COMB Node = 'clk_1hz:clk_1hz_generator\|divide_by_10:d0\|Q~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.625 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl } "NODE_NAME" } } { "src/clk50M_1hz.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/clk50M_1hz.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.537 ns) 14.532 ns ControlModule:controlModule\|coinBalance_\[0\] 10 REG LCFF_X32_Y14_N15 10 " "Info: 10: + IC(1.174 ns) + CELL(0.537 ns) = 14.532 ns; Loc. = LCFF_X32_Y14_N15; Fanout = 10; REG Node = 'ControlModule:controlModule\|coinBalance_\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|coinBalance_[0] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.005 ns ( 48.20 % ) " "Info: Total cell delay = 7.005 ns ( 48.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.527 ns ( 51.80 % ) " "Info: Total interconnect delay = 7.527 ns ( 51.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.532 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|coinBalance_[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.532 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|coinBalance_[0] {} } { 0.000ns 0.000ns 0.725ns 0.454ns 0.458ns 2.783ns 0.436ns 0.436ns 0.436ns 0.625ns 1.174ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.323 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.323 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns coin5 1 PIN PIN_AC27 8 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_AC27; Fanout = 8; PIN Node = 'coin5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { coin5 } "NODE_NAME" } } { "src/VendingMachine.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/VendingMachine.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.237 ns) + CELL(0.150 ns) 7.239 ns ControlModule:controlModule\|coinBalance_~13 2 COMB LCCOMB_X32_Y14_N14 1 " "Info: 2: + IC(6.237 ns) + CELL(0.150 ns) = 7.239 ns; Loc. = LCCOMB_X32_Y14_N14; Fanout = 1; COMB Node = 'ControlModule:controlModule\|coinBalance_~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.387 ns" { coin5 ControlModule:controlModule|coinBalance_~13 } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.323 ns ControlModule:controlModule\|coinBalance_\[0\] 3 REG LCFF_X32_Y14_N15 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.323 ns; Loc. = LCFF_X32_Y14_N15; Fanout = 10; REG Node = 'ControlModule:controlModule\|coinBalance_\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { ControlModule:controlModule|coinBalance_~13 ControlModule:controlModule|coinBalance_[0] } "NODE_NAME" } } { "src/ControlModule.v" "" { Text "C:/Users/袁睿/Desktop/数电/digital_logic_project/VendingMachine/src/ControlModule.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.086 ns ( 14.83 % ) " "Info: Total cell delay = 1.086 ns ( 14.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.237 ns ( 85.17 % ) " "Info: Total interconnect delay = 6.237 ns ( 85.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.323 ns" { coin5 ControlModule:controlModule|coinBalance_~13 ControlModule:controlModule|coinBalance_[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.323 ns" { coin5 {} coin5~combout {} ControlModule:controlModule|coinBalance_~13 {} ControlModule:controlModule|coinBalance_[0] {} } { 0.000ns 0.000ns 6.237ns 0.000ns } { 0.000ns 0.852ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.532 ns" { clk clk_1hz:clk_1hz_generator|divide_by_50:d6|Q clk_1hz:clk_1hz_generator|divide_by_10:d5|Q clk_1hz:clk_1hz_generator|divide_by_10:d4|Q clk_1hz:clk_1hz_generator|divide_by_10:d3|Q clk_1hz:clk_1hz_generator|divide_by_10:d2|Q clk_1hz:clk_1hz_generator|divide_by_10:d1|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl ControlModule:controlModule|coinBalance_[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.532 ns" { clk {} clk~combout {} clk_1hz:clk_1hz_generator|divide_by_50:d6|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d5|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d4|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d3|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d2|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d1|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q {} clk_1hz:clk_1hz_generator|divide_by_10:d0|Q~clkctrl {} ControlModule:controlModule|coinBalance_[0] {} } { 0.000ns 0.000ns 0.725ns 0.454ns 0.458ns 2.783ns 0.436ns 0.436ns 0.436ns 0.625ns 1.174ns } { 0.000ns 0.959ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.323 ns" { coin5 ControlModule:controlModule|coinBalance_~13 ControlModule:controlModule|coinBalance_[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.323 ns" { coin5 {} coin5~combout {} ControlModule:controlModule|coinBalance_~13 {} ControlModule:controlModule|coinBalance_[0] {} } { 0.000ns 0.000ns 6.237ns 0.000ns } { 0.000ns 0.852ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 05 10:15:59 2023 " "Info: Processing ended: Tue Sep 05 10:15:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
