INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_mvecmult_top glbl -prj mvecmult.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s mvecmult 
Multi-threading is on. Using 8 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/mvecmult.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_mvecmult_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/AESL_automem_A_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/AESL_automem_A_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/AESL_automem_A_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/AESL_automem_A_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/AESL_automem_A_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/AESL_automem_A_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/AESL_automem_A_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/AESL_automem_A_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_A_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/mvecmult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvecmult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/mvecmult_mux_832_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvecmult_mux_832_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/gpm58/5775_project/mvecmult_xil_prj/solution1/sim/verilog/mvecmult_mux_2568cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mvecmult_mux_2568cud
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mvecmult_mux_832_bkb(ID=1)
Compiling module xil_defaultlib.mvecmult_mux_2568cud(ID=1,din256...
Compiling module xil_defaultlib.mvecmult
Compiling module xil_defaultlib.AESL_automem_A_0
Compiling module xil_defaultlib.AESL_automem_A_1
Compiling module xil_defaultlib.AESL_automem_A_2
Compiling module xil_defaultlib.AESL_automem_A_3
Compiling module xil_defaultlib.AESL_automem_A_4
Compiling module xil_defaultlib.AESL_automem_A_5
Compiling module xil_defaultlib.AESL_automem_A_6
Compiling module xil_defaultlib.AESL_automem_A_7
Compiling module xil_defaultlib.apatb_mvecmult_top
Compiling module work.glbl
Built simulation snapshot mvecmult
