// Generated by CIRCT unknown git version
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLROM(
  input         clock,
                reset,
  output        auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [2:0]  auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [1:0]  auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [8:0]  auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [16:0] auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [7:0]  auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input  [63:0] auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  input         auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:374:18
                auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output        auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [1:0]  auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [8:0]  auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:374:18
  output [63:0] auto_in_d_bits_data	// src/main/scala/diplomacy/LazyModule.scala:374:18
);

  wire               auto_in_a_valid_0 = auto_in_a_valid;
  wire [2:0]         auto_in_a_bits_opcode_0 = auto_in_a_bits_opcode;
  wire [2:0]         auto_in_a_bits_param_0 = auto_in_a_bits_param;
  wire [1:0]         auto_in_a_bits_size_0 = auto_in_a_bits_size;
  wire [8:0]         auto_in_a_bits_source_0 = auto_in_a_bits_source;
  wire [16:0]        auto_in_a_bits_address_0 = auto_in_a_bits_address;
  wire [7:0]         auto_in_a_bits_mask_0 = auto_in_a_bits_mask;
  wire [63:0]        auto_in_a_bits_data_0 = auto_in_a_bits_data;
  wire               auto_in_a_bits_corrupt_0 = auto_in_a_bits_corrupt;
  wire               auto_in_d_ready_0 = auto_in_d_ready;
  wire [511:0][63:0] _GEN =
    '{64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h73656D61,
      64'h6E2D74757074756F,
      64'h2D6B636F6C630073,
      64'h6C6C65632D6B636F,
      64'h6C6323007665646E,
      64'h2C76637369720079,
      64'h7469726F6972702D,
      64'h78616D2C76637369,
      64'h7200737470757272,
      64'h65746E6900746E65,
      64'h7261702D74707572,
      64'h7265746E69006863,
      64'h617474612D677562,
      64'h65640073656D616E,
      64'h2D67657200646564,
      64'h6E657478652D7374,
      64'h7075727265746E69,
      64'h7365676E617200,
      64'h656C646E61687000,
      64'h72656C6C6F72746E,
      64'h6F632D7470757272,
      64'h65746E6900736C6C,
      64'h65632D7470757272,
      64'h65746E6923007469,
      64'h6C70732D626C7400,
      64'h7375746174730073,
      64'h6E6F69676572706D,
      64'h702C766373697200,
      64'h79746972616C756E,
      64'h617267706D702C76,
      64'h6373697200617369,
      64'h2C76637369720067,
      64'h6572006568636163,
      64'h2D6C6576656C2D74,
      64'h78656E0065707974,
      64'h2D756D6D00657A69,
      64'h732D626C742D6900,
      64'h737465732D626C74,
      64'h2D6900657A69732D,
      64'h65686361632D6900,
      64'h737465732D656863,
      64'h61632D6900657A69,
      64'h732D6B636F6C622D,
      64'h65686361632D6900,
      64'h746E756F632D746E,
      64'h696F706B61657262,
      64'h2D636578652D6572,
      64'h6177647261680065,
      64'h7079745F65636976,
      64'h656400657A69732D,
      64'h626C742D64007374,
      64'h65732D626C742D64,
      64'h657A69732D6568,
      64'h6361632D64007374,
      64'h65732D6568636163,
      64'h2D6400657A69732D,
      64'h6B636F6C622D6568,
      64'h6361632D64007963,
      64'h6E6575716572662D,
      64'h6B636F6C63007963,
      64'h6E6575716572662D,
      64'h65736162656D6974,
      64'h6C65646F6D0065,
      64'h6C62697461706D6F,
      64'h6300736C6C65632D,
      64'h657A69732300736C,
      64'h6C65632D73736572,
      64'h6464612309000000,
      64'h200000002000000,
      64'h2000000006B636F,
      64'h6C632D6465786966,
      64'h1B0000000C000000,
      64'h300000000000000,
      64'h6B636F6C635F7375,
      64'h62705F6D65747379,
      64'h7362757306020000,
      64'h1500000003000000,
      64'hE1F5053F000000,
      64'h400000003000000,
      64'hF9010000,
      64'h400000003000000,
      64'h6B636F6C,
      64'h635F737562705F6D,
      64'h6574737973627573,
      64'h100000002000000,
      64'h6D656DA8010000,
      64'h400000003000000,
      64'h10000000100,
      64'h1A01000008000000,
      64'h300000000306D6F,
      64'h722C657669666973,
      64'h1B0000000C000000,
      64'h300000000000030,
      64'h30303031406D6F72,
      64'h100000002000000,
      64'h2000000060,
      64'h608D010000,
      64'hC00000003000000,
      64'h7375622D656C,
      64'h706D69731B000000,
      64'hB00000003000000,
      64'h10000000F000000,
      64'h400000003000000,
      64'h100000000000000,
      64'h400000003000000,
      64'h30303030303030,
      64'h3640346978612D74,
      64'h726F702D6F696D6D,
      64'h100000002000000,
      64'h300000085010000,
      64'h400000003000000,
      64'h2000000EE010000,
      64'h400000003000000,
      64'h3000000DB010000,
      64'h400000003000000,
      64'h6C6F72746E6F63,
      64'hA801000008000000,
      64'h300000000000004,
      64'hC1A010000,
      64'h800000003000000,
      64'h900000002000000,
      64'hB00000002000000,
      64'h9401000010000000,
      64'h300000070010000,
      64'h3000000,
      64'h3063696C702C76,
      64'h637369721B000000,
      64'hC00000003000000,
      64'h10000005F010000,
      64'h400000003000000,
      64'h30303030,
      64'h3030634072656C6C,
      64'h6F72746E6F632D74,
      64'h7075727265746E69,
      64'h100000002000000,
      64'h200000001000000,
      64'hD001000008000000,
      64'h300000003000000,
      64'hBF01000004000000,
      64'h300000000737470,
      64'h75727265746E692D,
      64'h6C616E7265747865,
      64'h100000002000000,
      64'h10000000300000,
      64'h1A01000008000000,
      64'h300000000000030,
      64'h726F7272652C6576,
      64'h696669731B000000,
      64'hE00000003000000,
      64'h3030303340,
      64'h6563697665642D72,
      64'h6F72726501000000,
      64'h2000000006C6F72,
      64'h746E6F63A8010000,
      64'h800000003000000,
      64'h10000000000000,
      64'h1A01000008000000,
      64'h3000000FFFF0000,
      64'h200000094010000,
      64'h800000003000000,
      64'h696D64B2010000,
      64'h400000003000000,
      64'h3331302D,
      64'h67756265642C7663,
      64'h736972003331302D,
      64'h67756265642C6576,
      64'h696669731B000000,
      64'h2100000003000000,
      64'h304072656C6C,
      64'h6F72746E6F632D67,
      64'h7562656401000000,
      64'h2000000006C6F72,
      64'h746E6F63A8010000,
      64'h800000003000000,
      64'h10000000002,
      64'h1A01000008000000,
      64'h300000007000000,
      64'h200000003000000,
      64'h200000094010000,
      64'h1000000003000000,
      64'h30746E69,
      64'h6C632C7663736972,
      64'h1B0000000D000000,
      64'h300000000000030,
      64'h3030303030324074,
      64'h6E696C6301000000,
      64'h8D01000000000000,
      64'h300000000737562,
      64'h2D656C706D697300,
      64'h636F732D6E776F6E,
      64'h6B6E752D70696863,
      64'h74656B636F722C73,
      64'h7069686365657266,
      64'h1B0000002C000000,
      64'h300000001000000,
      64'hF00000004000000,
      64'h300000001000000,
      64'h4000000,
      64'h300000000636F73,
      64'h100000002000000,
      64'h100000085010000,
      64'h400000003000000,
      64'h1000000080,
      64'h1A01000008000000,
      64'h300000000007972,
      64'h6F6D656D92000000,
      64'h700000003000000,
      64'h30303030303030,
      64'h384079726F6D656D,
      64'h100000002000000,
      64'h200000002000000,
      64'h200000085010000,
      64'h400000003000000,
      64'h7001000000000000,
      64'h300000000006374,
      64'h6E692D7570632C76,
      64'h637369721B000000,
      64'hF00000003000000,
      64'h10000005F010000,
      64'h400000003000000,
      64'h72656C6C,
      64'h6F72746E6F632D74,
      64'h7075727265746E69,
      64'h100000055010000,
      64'h3000000,
      64'h40420F002C000000,
      64'h400000003000000,
      64'h79616B6F,
      64'h4E01000005000000,
      64'h300000008000000,
      64'h3D01000004000000,
      64'h300000004000000,
      64'h2801000004000000,
      64'h300000000007465,
      64'h6B636F72785F6D70,
      64'h68697A5F6965636E,
      64'h6566697A5F727363,
      64'h697A636466616D69,
      64'h343676721E010000,
      64'h2700000003000000,
      64'h1A010000,
      64'h400000003000000,
      64'h100000009010000,
      64'h400000003000000,
      64'h393376732C76,
      64'h6373697200010000,
      64'hB00000003000000,
      64'h20000000F5000000,
      64'h400000003000000,
      64'h1000000EA000000,
      64'h400000003000000,
      64'h400000DD000000,
      64'h400000003000000,
      64'h40000000D0000000,
      64'h400000003000000,
      64'h40000000BD000000,
      64'h400000003000000,
      64'h10000009E000000,
      64'h400000003000000,
      64'h75706392000000,
      64'h400000003000000,
      64'h2000000087000000,
      64'h400000003000000,
      64'h10000007C000000,
      64'h400000003000000,
      64'h4000006F000000,
      64'h400000003000000,
      64'h4000000062000000,
      64'h400000003000000,
      64'h400000004F000000,
      64'h400000003000000,
      64'h76637369,
      64'h72003074656B636F,
      64'h722C657669666973,
      64'h1B00000015000000,
      64'h300000000000000,
      64'h3F00000004000000,
      64'h300000000000030,
      64'h4075706301000000,
      64'h40420F002C000000,
      64'h400000003000000,
      64'hF000000,
      64'h400000003000000,
      64'h100000000000000,
      64'h400000003000000,
      64'h73757063,
      64'h100000000000000,
      64'h6E776F6E6B6E752D,
      64'h7069686374656B63,
      64'h6F722C7370696863,
      64'h6565726626000000,
      64'h1D00000003000000,
      64'h7665642D,
      64'h6E776F6E6B6E752D,
      64'h7069686374656B63,
      64'h6F722C7370696863,
      64'h656572661B000000,
      64'h2100000003000000,
      64'h10000000F000000,
      64'h400000003000000,
      64'h100000000000000,
      64'h400000003000000,
      64'h1000000,
      64'h0,
      64'h0,
      64'h5C07000019020000,
      64'h10000000,
      64'h1100000028000000,
      64'h9407000038000000,
      64'hAD090000EDFE0DD0,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'hBFF5,
      64'h1050007330405073,
      64'h385859300000597,
      64'hF14025737C105073,
      64'h0,
      64'h0,
      64'h0,
      64'h0,
      64'h8402,
      64'h705859300000597,
      64'hF140257301F41413,
      64'h10041B7C105073};
  wire [63:0]        rom_0 = 64'h10041B7C105073;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_1 = 64'hF140257301F41413;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_2 = 64'h705859300000597;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_3 = 64'h8402;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_8 = 64'hF14025737C105073;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_9 = 64'h385859300000597;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_10 = 64'h1050007330405073;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_11 = 64'hBFF5;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_16 = 64'hAD090000EDFE0DD0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_17 = 64'h9407000038000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_18 = 64'h1100000028000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_19 = 64'h10000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_20 = 64'h5C07000019020000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_23 = 64'h1000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_29 = 64'h656572661B000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_33 = 64'h7665642D;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_34 = 64'h1D00000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_35 = 64'h6565726626000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_30 = 64'h6F722C7370696863;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_36 = 64'h6F722C7370696863;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_31 = 64'h7069686374656B63;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_37 = 64'h7069686374656B63;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_32 = 64'h6E776F6E6B6E752D;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_38 = 64'h6E776F6E6B6E752D;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_40 = 64'h73757063;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_44 = 64'hF000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_47 = 64'h4075706301000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_49 = 64'h3F00000004000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_51 = 64'h1B00000015000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_53 = 64'h72003074656B636F;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_54 = 64'h76637369;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_56 = 64'h400000004F000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_58 = 64'h4000000062000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_60 = 64'h4000006F000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_62 = 64'h10000007C000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_64 = 64'h2000000087000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_66 = 64'h75706392000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_68 = 64'h10000009E000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_70 = 64'h40000000BD000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_72 = 64'h40000000D0000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_74 = 64'h400000DD000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_76 = 64'h1000000EA000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_78 = 64'h20000000F5000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_80 = 64'h6373697200010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_81 = 64'h393376732C76;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_83 = 64'h100000009010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_85 = 64'h1A010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_86 = 64'h2700000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_87 = 64'h343676721E010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_88 = 64'h697A636466616D69;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_89 = 64'h6566697A5F727363;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_90 = 64'h68697A5F6965636E;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_91 = 64'h6B636F72785F6D70;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_92 = 64'h300000000007465;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_93 = 64'h2801000004000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_94 = 64'h300000004000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_95 = 64'h3D01000004000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_96 = 64'h300000008000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_97 = 64'h4E01000005000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_98 = 64'h79616B6F;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_46 = 64'h40420F002C000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_100 = 64'h40420F002C000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_102 = 64'h100000055010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_105 = 64'h72656C6C;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_108 = 64'hF00000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_110 = 64'h6E692D7570632C76;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_111 = 64'h300000000006374;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_112 = 64'h7001000000000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_114 = 64'h200000085010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_117 = 64'h384079726F6D656D;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_119 = 64'h700000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_120 = 64'h6F6D656D92000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_121 = 64'h300000000007972;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_123 = 64'h1000000080;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_125 = 64'h100000085010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_127 = 64'h300000000636F73;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_128 = 64'h4000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_130 = 64'hF00000004000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_129 = 64'h300000001000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_131 = 64'h300000001000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_132 = 64'h1B0000002C000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_133 = 64'h7069686365657266;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_134 = 64'h74656B636F722C73;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_135 = 64'h6B6E752D70696863;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_136 = 64'h636F732D6E776F6E;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_137 = 64'h2D656C706D697300;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_138 = 64'h300000000737562;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_139 = 64'h8D01000000000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_140 = 64'h6E696C6301000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_141 = 64'h3030303030324074;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_143 = 64'h1B0000000D000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_144 = 64'h6C632C7663736972;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_145 = 64'h30746E69;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_146 = 64'h1000000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_148 = 64'h200000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_149 = 64'h300000007000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_151 = 64'h10000000002;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_155 = 64'h7562656401000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_156 = 64'h6F72746E6F632D67;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_157 = 64'h304072656C6C;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_28 = 64'h2100000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_158 = 64'h2100000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_160 = 64'h67756265642C6576;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_161 = 64'h736972003331302D;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_162 = 64'h67756265642C7663;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_163 = 64'h3331302D;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_165 = 64'h696D64B2010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_147 = 64'h200000094010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_167 = 64'h200000094010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_168 = 64'h3000000FFFF0000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_170 = 64'h10000000000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_153 = 64'h746E6F63A8010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_172 = 64'h746E6F63A8010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_154 = 64'h2000000006C6F72;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_173 = 64'h2000000006C6F72;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_174 = 64'h6F72726501000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_175 = 64'h6563697665642D72;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_176 = 64'h3030303340;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_177 = 64'hE00000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_159 = 64'h696669731B000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_178 = 64'h696669731B000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_179 = 64'h726F7272652C6576;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_182 = 64'h10000000300000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_184 = 64'h6C616E7265747865;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_185 = 64'h75727265746E692D;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_186 = 64'h300000000737470;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_187 = 64'hBF01000004000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_188 = 64'h300000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_189 = 64'hD001000008000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_190 = 64'h200000001000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_104 = 64'h6F72746E6F632D74;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_193 = 64'h6F72746E6F632D74;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_194 = 64'h3030634072656C6C;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_195 = 64'h30303030;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_107 = 64'h10000005F010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_197 = 64'h10000005F010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_109 = 64'h637369721B000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_199 = 64'h637369721B000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_200 = 64'h3063696C702C76;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_101 = 64'h3000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_201 = 64'h3000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_202 = 64'h300000070010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_203 = 64'h9401000010000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_204 = 64'hB00000002000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_205 = 64'h900000002000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_152 = 64'h800000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_166 = 64'h800000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_171 = 64'h800000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_206 = 64'h800000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_207 = 64'hC1A010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_208 = 64'h300000000000004;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_209 = 64'hA801000008000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_210 = 64'h6C6F72746E6F63;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_212 = 64'h3000000DB010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_214 = 64'h2000000EE010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_216 = 64'h300000085010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_218 = 64'h726F702D6F696D6D;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_219 = 64'h3640346978612D74;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_118 = 64'h30303030303030;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_220 = 64'h30303030303030;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_25 = 64'h100000000000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_39 = 64'h100000000000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_42 = 64'h100000000000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_222 = 64'h100000000000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_27 = 64'h10000000F000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_224 = 64'h10000000F000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_79 = 64'hB00000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_225 = 64'hB00000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_226 = 64'h706D69731B000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_227 = 64'h7375622D656C;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_198 = 64'hC00000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_228 = 64'hC00000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_229 = 64'h608D010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_230 = 64'h2000000060;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_232 = 64'h30303031406D6F72;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_48 = 64'h300000000000030;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_142 = 64'h300000000000030;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_180 = 64'h300000000000030;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_233 = 64'h300000000000030;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_52 = 64'h722C657669666973;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_235 = 64'h722C657669666973;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_236 = 64'h300000000306D6F;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_122 = 64'h1A01000008000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_150 = 64'h1A01000008000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_169 = 64'h1A01000008000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_181 = 64'h1A01000008000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_237 = 64'h1A01000008000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_238 = 64'h10000000100;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_240 = 64'h6D656DA8010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_116 = 64'h100000002000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_126 = 64'h100000002000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_183 = 64'h100000002000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_191 = 64'h100000002000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_217 = 64'h100000002000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_231 = 64'h100000002000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_241 = 64'h100000002000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_242 = 64'h6574737973627573;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_243 = 64'h635F737562705F6D;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_244 = 64'h6B636F6C;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_246 = 64'hF9010000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_24 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_26 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_41 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_43 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_45 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_55 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_57 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_59 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_61 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_63 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_65 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_67 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_69 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_71 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_73 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_75 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_77 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_82 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_84 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_99 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_106 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_113 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_124 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_164 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_196 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_211 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_213 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_215 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_221 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_223 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_239 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_245 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_247 = 64'h400000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_248 = 64'hE1F5053F000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_249 = 64'h1500000003000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_250 = 64'h7362757306020000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_251 = 64'h62705F6D65747379;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_252 = 64'h6B636F6C635F7375;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_50 = 64'h300000000000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_253 = 64'h300000000000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_234 = 64'h1B0000000C000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_254 = 64'h1B0000000C000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_255 = 64'h6C632D6465786966;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_256 = 64'h2000000006B636F;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_115 = 64'h200000002000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_257 = 64'h200000002000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_258 = 64'h6464612309000000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_259 = 64'h6C65632D73736572;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_260 = 64'h657A69732300736C;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_261 = 64'h6300736C6C65632D;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_262 = 64'h6C62697461706D6F;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_263 = 64'h6C65646F6D0065;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_264 = 64'h65736162656D6974;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_266 = 64'h6B636F6C63007963;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_265 = 64'h6E6575716572662D;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_267 = 64'h6E6575716572662D;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_268 = 64'h6361632D64007963;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_269 = 64'h6B636F6C622D6568;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_270 = 64'h2D6400657A69732D;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_271 = 64'h65732D6568636163;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_272 = 64'h6361632D64007374;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_273 = 64'h657A69732D6568;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_274 = 64'h65732D626C742D64;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_275 = 64'h626C742D64007374;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_276 = 64'h656400657A69732D;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_277 = 64'h7079745F65636976;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_278 = 64'h6177647261680065;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_279 = 64'h2D636578652D6572;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_280 = 64'h696F706B61657262;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_281 = 64'h746E756F632D746E;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_283 = 64'h732D6B636F6C622D;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_284 = 64'h61632D6900657A69;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_285 = 64'h737465732D656863;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_282 = 64'h65686361632D6900;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_286 = 64'h65686361632D6900;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_287 = 64'h2D6900657A69732D;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_288 = 64'h737465732D626C74;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_289 = 64'h732D626C742D6900;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_290 = 64'h2D756D6D00657A69;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_291 = 64'h78656E0065707974;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_292 = 64'h2D6C6576656C2D74;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_293 = 64'h6572006568636163;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_294 = 64'h2C76637369720067;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_295 = 64'h6373697200617369;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_296 = 64'h617267706D702C76;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_297 = 64'h79746972616C756E;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_298 = 64'h702C766373697200;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_299 = 64'h6E6F69676572706D;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_300 = 64'h7375746174730073;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_301 = 64'h6C70732D626C7400;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_302 = 64'h65746E6923007469;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_303 = 64'h65632D7470757272;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_304 = 64'h65746E6900736C6C;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_305 = 64'h6F632D7470757272;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_306 = 64'h72656C6C6F72746E;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_307 = 64'h656C646E61687000;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_308 = 64'h7365676E617200;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_103 = 64'h7075727265746E69;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_192 = 64'h7075727265746E69;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_309 = 64'h7075727265746E69;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_310 = 64'h6E657478652D7374;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_311 = 64'h2D67657200646564;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_312 = 64'h65640073656D616E;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_313 = 64'h617474612D677562;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_314 = 64'h7265746E69006863;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_315 = 64'h7261702D74707572;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_316 = 64'h65746E6900746E65;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_317 = 64'h7200737470757272;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_318 = 64'h78616D2C76637369;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_319 = 64'h7469726F6972702D;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_320 = 64'h2C76637369720079;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_321 = 64'h6C6323007665646E;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_322 = 64'h6C6C65632D6B636F;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_323 = 64'h2D6B636F6C630073;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_324 = 64'h6E2D74757074756F;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_325 = 64'h73656D61;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_4 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_5 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_6 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_7 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_12 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_13 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_14 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_15 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_21 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_22 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_326 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_327 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_328 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_329 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_330 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_331 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_332 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_333 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_334 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_335 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_336 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_337 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_338 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_339 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_340 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_341 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_342 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_343 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_344 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_345 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_346 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_347 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_348 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_349 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_350 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_351 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_352 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_353 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_354 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_355 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_356 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_357 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_358 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_359 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_360 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_361 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_362 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_363 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_364 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_365 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_366 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_367 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_368 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_369 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_370 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_371 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_372 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_373 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_374 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_375 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_376 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_377 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_378 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_379 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_380 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_381 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_382 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_383 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_384 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_385 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_386 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_387 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_388 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_389 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_390 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_391 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_392 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_393 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_394 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_395 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_396 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_397 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_398 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_399 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_400 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_401 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_402 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_403 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_404 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_405 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_406 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_407 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_408 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_409 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_410 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_411 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_412 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_413 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_414 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_415 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_416 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_417 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_418 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_419 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_420 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_421 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_422 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_423 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_424 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_425 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_426 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_427 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_428 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_429 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_430 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_431 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_432 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_433 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_434 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_435 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_436 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_437 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_438 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_439 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_440 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_441 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_442 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_443 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_444 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_445 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_446 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_447 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_448 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_449 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_450 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_451 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_452 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_453 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_454 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_455 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_456 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_457 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_458 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_459 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_460 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_461 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_462 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_463 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_464 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_465 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_466 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_467 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_468 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_469 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_470 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_471 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_472 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_473 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_474 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_475 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_476 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_477 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_478 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_479 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_480 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_481 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_482 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_483 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_484 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_485 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_486 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_487 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_488 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_489 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_490 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_491 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_492 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_493 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_494 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_495 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_496 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_497 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_498 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_499 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_500 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_501 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_502 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_503 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_504 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_505 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_506 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_507 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_508 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_509 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_510 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire [63:0]        rom_511 = 64'h0;	// src/main/scala/devices/tilelink/BootROM.scala:46:22
  wire               auto_in_d_bits_sink = 1'h0;
  wire               auto_in_d_bits_denied = 1'h0;
  wire               auto_in_d_bits_corrupt = 1'h0;
  wire               nodeIn_d_bits_sink = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               nodeIn_d_bits_denied = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               nodeIn_d_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               nodeIn_d_bits_d_sink = 1'h0;	// src/main/scala/tilelink/Edges.scala:787:17
  wire               nodeIn_d_bits_d_denied = 1'h0;	// src/main/scala/tilelink/Edges.scala:787:17
  wire               nodeIn_d_bits_d_corrupt = 1'h0;	// src/main/scala/tilelink/Edges.scala:787:17
  wire [1:0]         auto_in_d_bits_param = 2'h0;
  wire [1:0]         nodeIn_d_bits_param = 2'h0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]         nodeIn_d_bits_d_param = 2'h0;	// src/main/scala/tilelink/Edges.scala:787:17
  wire [2:0]         auto_in_d_bits_opcode = 3'h1;
  wire               nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]         nodeIn_d_bits_opcode = 3'h1;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]         nodeIn_d_bits_d_opcode = 3'h1;	// src/main/scala/tilelink/Edges.scala:787:17
  wire               nodeIn_a_valid = auto_in_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]         nodeIn_a_bits_opcode = auto_in_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]         nodeIn_a_bits_param = auto_in_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]         nodeIn_a_bits_size = auto_in_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]         nodeIn_a_bits_source = auto_in_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [16:0]        nodeIn_a_bits_address = auto_in_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]         nodeIn_a_bits_mask = auto_in_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]        nodeIn_a_bits_data = auto_in_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               nodeIn_a_bits_corrupt = auto_in_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               nodeIn_d_ready = auto_in_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]         nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]         nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]        nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               auto_in_a_ready_0 = nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_d_valid = nodeIn_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]         nodeIn_d_bits_d_size = nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:787:17
  wire [8:0]         nodeIn_d_bits_d_source = nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:787:17
  assign nodeIn_a_ready = nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire               auto_in_d_valid_0 = nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]         auto_in_d_bits_size_0 = nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]         auto_in_d_bits_source_0 = nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]        nodeIn_d_bits_d_data;	// src/main/scala/tilelink/Edges.scala:787:17
  wire [63:0]        auto_in_d_bits_data_0 = nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [8:0]         index = nodeIn_a_bits_address[11:3];	// src/main/scala/devices/tilelink/BootROM.scala:51:34, src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [3:0]         high = nodeIn_a_bits_address[15:12];	// src/main/scala/devices/tilelink/BootROM.scala:52:64, src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeIn_d_bits_d_data = (|high) ? 64'h0 : _GEN[index];	// src/main/scala/devices/tilelink/BootROM.scala:51:34, :52:64, :53:{47,53}, src/main/scala/tilelink/Edges.scala:787:17
  assign nodeIn_d_bits_size = nodeIn_d_bits_d_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:787:17
  assign nodeIn_d_bits_source = nodeIn_d_bits_d_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:787:17
  assign nodeIn_d_bits_data = nodeIn_d_bits_d_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:787:17
  TLMonitor_35 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_d_bits_data)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );
  assign auto_in_a_ready = auto_in_a_ready_0;
  assign auto_in_d_valid = auto_in_d_valid_0;
  assign auto_in_d_bits_size = auto_in_d_bits_size_0;
  assign auto_in_d_bits_source = auto_in_d_bits_source_0;
  assign auto_in_d_bits_data = auto_in_d_bits_data_0;
endmodule

