#IncludeRegexLine: ^[ 	]*[#%][ 	]*(include|import)[ 	]*[<"]([^">]+)([">])

#IncludeRegexScan: ^.*$

#IncludeRegexComplain: ^$

#IncludeRegexTransform: 

D:/FPGA/fpga-pl_uart/pl_uart/pl_uart.sdk/myPlatform/zynq_fsbl/fsbl_handoff.S

