#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Jan 20 00:15:26 2026
# Process ID: 2577218
# Current directory: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/vivado.log
# Journal file: /home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/vivado.jou
# Running On        :kdplab01
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :Intel(R) Xeon(R) Silver 4314 CPU @ 2.40GHz
# CPU Frequency     :3400.000 MHz
# CPU Physical cores:32
# CPU Logical cores :64
# Host memory       :134212 MB
# Swap memory       :4294 MB
# Total Virtual     :138507 MB
# Available Virtual :112787 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "myproject"
## variable backend
## set backend "vivado"
## variable part
## set part "xc7z020clg400-1"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 12.5%
## variable version
## set version "1.0.0"
# add_files ${project_name}_prj/solution1/syn/vhdl
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1674.086 ; gain = 42.836 ; free physical = 68987 ; free virtual = 106620
# synth_design -top ${project_name} -part $part
Command: synth_design -top myproject -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2577278
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2105.676 ; gain = 425.633 ; free physical = 67940 ; free virtual = 105613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject.vhd:32]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:11' bound to instance 'call_ret1_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s_fu_135' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject.vhd:2271]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s.vhd:54]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.vhd:11' bound to instance 'call_ret2_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s_fu_143' of component 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject.vhd:2312]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s.vhd:88]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_183' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject.vhd:2387]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s.vhd:150]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s.vhd:150]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:11' bound to instance 'call_ret4_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s_fu_222' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject.vhd:2524]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s.vhd:39]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s_fu_227' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject.vhd:2550]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s.vhd:215]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s_fu_327' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject.vhd:2752]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s.vhd:63]
INFO: [Synth 8-3491] module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s.vhd:11' bound to instance 'call_ret7_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s_fu_351' of component 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject.vhd:2802]
INFO: [Synth 8-638] synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s.vhd:250]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s.vhd:11' bound to instance 'grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_471' of component 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject.vhd:3039]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s.vhd:167]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s.vhd:167]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s_fu_591' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject.vhd:3193]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s.vhd:87]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.vhd:11' bound to instance 'grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s_fu_627' of component 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject.vhd:3267]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s.vhd:73]
INFO: [Synth 8-3491] module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s.vhd:11' bound to instance 'grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s_fu_663' of component 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject.vhd:3327]
INFO: [Synth 8-638] synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s.vhd:67]
INFO: [Synth 8-3491] module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s' declared at '/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.vhd:11' bound to instance 'grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_689' of component 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject.vhd:3381]
INFO: [Synth 8-638] synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s' [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'myproject' (0#1) [/home/youeric/PixelML/SmartpixReal/Muon_Collider_Smart_Pixels/eric/model2.5_quantized_4w0i_hyperparameter_results_20260119_181421/hls_outputs/hls_model_trial_3/myproject_prj/solution1/syn/vhdl/myproject.vhd:32]
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_ufixed_ap_ufixed_ap_fixed_16_6_5_3_0_config13_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_concatenate1d_ap_fixed_ap_fixed_ap_fixed_16_6_5_3_0_config3_s is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2575.754 ; gain = 895.711 ; free physical = 66160 ; free virtual = 103879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2575.754 ; gain = 895.711 ; free physical = 65828 ; free virtual = 103550
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2583.758 ; gain = 903.715 ; free physical = 65831 ; free virtual = 103553
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7z020clg400-1 does not have CEAM library.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2740.039 ; gain = 1059.996 ; free physical = 67290 ; free virtual = 105098
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 46    
	   3 Input   19 Bit       Adders := 343   
	   3 Input   16 Bit       Adders := 1527  
	   2 Input   16 Bit       Adders := 965   
	   2 Input   15 Bit       Adders := 805   
	   2 Input   14 Bit       Adders := 429   
	   3 Input   14 Bit       Adders := 6     
	   3 Input   13 Bit       Adders := 10    
	   4 Input   13 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 35    
	   3 Input   12 Bit       Adders := 35    
	   2 Input   12 Bit       Adders := 54    
	   4 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 70    
	   2 Input   11 Bit       Adders := 94    
	   3 Input   10 Bit       Adders := 59    
	   4 Input   10 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 74    
	   3 Input    9 Bit       Adders := 12    
	   2 Input    9 Bit       Adders := 49    
	   2 Input    8 Bit       Adders := 176   
+---XORs : 
	   2 Input      1 Bit         XORs := 344   
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	              208 Bit    Registers := 1     
	               19 Bit    Registers := 34    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 3780  
	               15 Bit    Registers := 947   
	               14 Bit    Registers := 482   
	               13 Bit    Registers := 139   
	               12 Bit    Registers := 72    
	               11 Bit    Registers := 111   
	               10 Bit    Registers := 168   
	                9 Bit    Registers := 92    
	                8 Bit    Registers := 432   
	                7 Bit    Registers := 16    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 566   
+---Muxes : 
	   2 Input  336 Bit        Muxes := 1     
	   2 Input  208 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 152   
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   3 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 680   
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 180   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'sext_ln42_36_reg_30364_reg[15]' (FDE) to 'sext_ln42_36_reg_30364_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_36_reg_30364_reg[14]' (FDE) to 'sext_ln42_36_reg_30364_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_176_reg_27569_reg[15]' (FDE) to 'sext_ln42_176_reg_27569_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_166_reg_27370_reg[13]' (FDE) to 'sext_ln42_166_reg_27370_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_166_reg_27370_reg[14]' (FDE) to 'sext_ln42_166_reg_27370_reg[15]'
INFO: [Synth 8-3886] merging instance 'sub_ln42_104_reg_25088_reg[18]' (FDE) to 'mult_441_reg_25093_reg[15]'
INFO: [Synth 8-3886] merging instance 'sub_ln42_104_reg_25088_reg[3]' (FDE) to 'mult_441_reg_25093_reg[0]'
INFO: [Synth 8-3886] merging instance 'sub_ln42_104_reg_25088_reg[4]' (FDE) to 'mult_441_reg_25093_reg[1]'
INFO: [Synth 8-3886] merging instance 'sub_ln42_104_reg_25088_reg[5]' (FDE) to 'mult_441_reg_25093_reg[2]'
INFO: [Synth 8-3886] merging instance 'sub_ln42_104_reg_25088_reg[6]' (FDE) to 'mult_441_reg_25093_reg[3]'
INFO: [Synth 8-3886] merging instance 'sub_ln42_104_reg_25088_reg[7]' (FDE) to 'mult_441_reg_25093_reg[4]'
INFO: [Synth 8-3886] merging instance 'sub_ln42_104_reg_25088_reg[8]' (FDE) to 'mult_441_reg_25093_reg[5]'
INFO: [Synth 8-3886] merging instance 'sub_ln42_104_reg_25088_reg[9]' (FDE) to 'mult_441_reg_25093_reg[6]'
INFO: [Synth 8-3886] merging instance 'sub_ln42_104_reg_25088_reg[10]' (FDE) to 'mult_441_reg_25093_reg[7]'
INFO: [Synth 8-3886] merging instance 'sub_ln42_104_reg_25088_reg[11]' (FDE) to 'mult_441_reg_25093_reg[8]'
INFO: [Synth 8-3886] merging instance 'sub_ln42_104_reg_25088_reg[12]' (FDE) to 'mult_441_reg_25093_reg[9]'
INFO: [Synth 8-3886] merging instance 'sub_ln42_104_reg_25088_reg[13]' (FDE) to 'mult_441_reg_25093_reg[10]'
INFO: [Synth 8-3886] merging instance 'sub_ln42_104_reg_25088_reg[14]' (FDE) to 'mult_441_reg_25093_reg[11]'
INFO: [Synth 8-3886] merging instance 'sub_ln42_104_reg_25088_reg[15]' (FDE) to 'mult_441_reg_25093_reg[12]'
INFO: [Synth 8-3886] merging instance 'sub_ln42_104_reg_25088_reg[16]' (FDE) to 'mult_441_reg_25093_reg[13]'
INFO: [Synth 8-3886] merging instance 'sub_ln42_104_reg_25088_reg[17]' (FDE) to 'mult_441_reg_25093_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_159_reg_27189_reg[15]' (FDE) to 'sext_ln42_159_reg_27189_reg[14]'
INFO: [Synth 8-3886] merging instance 'tmp_1126_reg_24903_reg[2]' (FDE) to 'data_26_val_read_reg_23840_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_1126_reg_24903_reg[1]' (FDE) to 'data_26_val_read_reg_23840_reg[0]'
INFO: [Synth 8-3886] merging instance 'tmp_1126_reg_24903_reg[3]' (FDE) to 'data_26_val_read_reg_23840_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_1126_reg_24903_reg[4]' (FDE) to 'data_26_val_read_reg_23840_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_1126_reg_24903_reg[5]' (FDE) to 'data_26_val_read_reg_23840_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_1126_reg_24903_reg[6]' (FDE) to 'data_26_val_read_reg_23840_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_1126_reg_24903_reg[7]' (FDE) to 'data_26_val_read_reg_23840_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_1126_reg_24903_reg[8]' (FDE) to 'data_26_val_read_reg_23840_reg[7]'
INFO: [Synth 8-3886] merging instance 'tmp_1126_reg_24903_reg[9]' (FDE) to 'data_26_val_read_reg_23840_reg[8]'
INFO: [Synth 8-3886] merging instance 'tmp_1126_reg_24903_reg[10]' (FDE) to 'data_26_val_read_reg_23840_reg[9]'
INFO: [Synth 8-3886] merging instance 'tmp_1126_reg_24903_reg[11]' (FDE) to 'data_26_val_read_reg_23840_reg[10]'
INFO: [Synth 8-3886] merging instance 'tmp_1126_reg_24903_reg[12]' (FDE) to 'data_26_val_read_reg_23840_reg[11]'
INFO: [Synth 8-3886] merging instance 'tmp_1126_reg_24903_reg[13]' (FDE) to 'data_26_val_read_reg_23840_reg[12]'
INFO: [Synth 8-3886] merging instance 'tmp_1126_reg_24903_reg[14]' (FDE) to 'data_26_val_read_reg_23840_reg[13]'
INFO: [Synth 8-3886] merging instance 'tmp_1126_reg_24903_reg[16]' (FDE) to 'data_26_val_read_reg_23840_reg[15]'
INFO: [Synth 8-3886] merging instance 'tmp_1126_reg_24903_reg[15]' (FDE) to 'data_26_val_read_reg_23840_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_164_reg_27315_reg[15]' (FDE) to 'sext_ln42_164_reg_27315_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_430_reg_25061_reg[0]' (FDE) to 'data_29_val_read_reg_23818_reg[1]'
INFO: [Synth 8-3886] merging instance 'mult_430_reg_25061_reg[1]' (FDE) to 'data_29_val_read_reg_23818_reg[2]'
INFO: [Synth 8-3886] merging instance 'mult_430_reg_25061_reg[2]' (FDE) to 'data_29_val_read_reg_23818_reg[3]'
INFO: [Synth 8-3886] merging instance 'mult_430_reg_25061_reg[3]' (FDE) to 'data_29_val_read_reg_23818_reg[4]'
INFO: [Synth 8-3886] merging instance 'mult_430_reg_25061_reg[4]' (FDE) to 'data_29_val_read_reg_23818_reg[5]'
INFO: [Synth 8-3886] merging instance 'mult_430_reg_25061_reg[5]' (FDE) to 'data_29_val_read_reg_23818_reg[6]'
INFO: [Synth 8-3886] merging instance 'mult_430_reg_25061_reg[6]' (FDE) to 'data_29_val_read_reg_23818_reg[7]'
INFO: [Synth 8-3886] merging instance 'mult_430_reg_25061_reg[7]' (FDE) to 'data_29_val_read_reg_23818_reg[8]'
INFO: [Synth 8-3886] merging instance 'mult_430_reg_25061_reg[8]' (FDE) to 'data_29_val_read_reg_23818_reg[9]'
INFO: [Synth 8-3886] merging instance 'mult_430_reg_25061_reg[9]' (FDE) to 'data_29_val_read_reg_23818_reg[10]'
INFO: [Synth 8-3886] merging instance 'mult_430_reg_25061_reg[10]' (FDE) to 'data_29_val_read_reg_23818_reg[11]'
INFO: [Synth 8-3886] merging instance 'mult_430_reg_25061_reg[11]' (FDE) to 'data_29_val_read_reg_23818_reg[12]'
INFO: [Synth 8-3886] merging instance 'mult_430_reg_25061_reg[12]' (FDE) to 'data_29_val_read_reg_23818_reg[13]'
INFO: [Synth 8-3886] merging instance 'mult_430_reg_25061_reg[13]' (FDE) to 'data_29_val_read_reg_23818_reg[14]'
INFO: [Synth 8-3886] merging instance 'mult_430_reg_25061_reg[14]' (FDE) to 'data_29_val_read_reg_23818_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_173_reg_27534_reg[14]' (FDE) to 'sext_ln42_173_reg_27534_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_24990_reg[2]' (FDE) to 'data_28_val_read_reg_23826_reg[0]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_24990_reg[3]' (FDE) to 'data_28_val_read_reg_23826_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_24990_reg[4]' (FDE) to 'data_28_val_read_reg_23826_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_24990_reg[5]' (FDE) to 'data_28_val_read_reg_23826_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_24990_reg[6]' (FDE) to 'data_28_val_read_reg_23826_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_24990_reg[7]' (FDE) to 'data_28_val_read_reg_23826_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_24990_reg[8]' (FDE) to 'data_28_val_read_reg_23826_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_24990_reg[9]' (FDE) to 'data_28_val_read_reg_23826_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_24990_reg[10]' (FDE) to 'data_28_val_read_reg_23826_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_24990_reg[11]' (FDE) to 'data_28_val_read_reg_23826_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_24990_reg[12]' (FDE) to 'data_28_val_read_reg_23826_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_24990_reg[13]' (FDE) to 'data_28_val_read_reg_23826_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_24990_reg[14]' (FDE) to 'data_28_val_read_reg_23826_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_24990_reg[15]' (FDE) to 'data_28_val_read_reg_23826_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_24990_reg[16]' (FDE) to 'data_28_val_read_reg_23826_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_24990_reg[17]' (FDE) to 'sext_ln73_144_reg_24990_reg[18]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_144_reg_24990_reg[18]' (FDE) to 'data_28_val_read_reg_23826_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_169_reg_27444_reg[15]' (FDE) to 'sext_ln42_169_reg_27444_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln42_169_reg_27444_reg[13]' (FDE) to 'sext_ln42_169_reg_27444_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_146_reg_25040_reg[18]' (FDE) to 'data_29_val_read_reg_23818_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_146_reg_25040_reg[2]' (FDE) to 'data_29_val_read_reg_23818_reg[0]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_146_reg_25040_reg[3]' (FDE) to 'data_29_val_read_reg_23818_reg[1]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_146_reg_25040_reg[4]' (FDE) to 'data_29_val_read_reg_23818_reg[2]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_146_reg_25040_reg[5]' (FDE) to 'data_29_val_read_reg_23818_reg[3]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_146_reg_25040_reg[6]' (FDE) to 'data_29_val_read_reg_23818_reg[4]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_146_reg_25040_reg[7]' (FDE) to 'data_29_val_read_reg_23818_reg[5]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_146_reg_25040_reg[8]' (FDE) to 'data_29_val_read_reg_23818_reg[6]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_146_reg_25040_reg[9]' (FDE) to 'data_29_val_read_reg_23818_reg[7]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_146_reg_25040_reg[10]' (FDE) to 'data_29_val_read_reg_23818_reg[8]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_146_reg_25040_reg[11]' (FDE) to 'data_29_val_read_reg_23818_reg[9]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_146_reg_25040_reg[12]' (FDE) to 'data_29_val_read_reg_23818_reg[10]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_146_reg_25040_reg[13]' (FDE) to 'data_29_val_read_reg_23818_reg[11]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_146_reg_25040_reg[14]' (FDE) to 'data_29_val_read_reg_23818_reg[12]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_146_reg_25040_reg[15]' (FDE) to 'data_29_val_read_reg_23818_reg[13]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_146_reg_25040_reg[16]' (FDE) to 'data_29_val_read_reg_23818_reg[14]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_146_reg_25040_reg[17]' (FDE) to 'data_29_val_read_reg_23818_reg[15]'
INFO: [Synth 8-3886] merging instance 'sext_ln73_147_reg_25066_reg[18]' (FDE) to 'sext_ln73_147_reg_25066_reg[17]'
INFO: [Synth 8-3886] merging instance 'data_30_val_read_reg_23810_reg[1]' (FDE) to 'sext_ln73_147_reg_25066_reg[3]'
INFO: [Synth 8-3886] merging instance 'data_30_val_read_reg_23810_reg[0]' (FDE) to 'sext_ln73_147_reg_25066_reg[2]'
INFO: [Synth 8-3886] merging instance 'data_30_val_read_reg_23810_reg[2]' (FDE) to 'sext_ln73_147_reg_25066_reg[4]'
INFO: [Synth 8-3886] merging instance 'data_30_val_read_reg_23810_reg[3]' (FDE) to 'sext_ln73_147_reg_25066_reg[5]'
INFO: [Synth 8-3886] merging instance 'data_30_val_read_reg_23810_reg[4]' (FDE) to 'sext_ln73_147_reg_25066_reg[6]'
INFO: [Synth 8-3886] merging instance 'data_30_val_read_reg_23810_reg[5]' (FDE) to 'sext_ln73_147_reg_25066_reg[7]'
INFO: [Synth 8-3886] merging instance 'data_30_val_read_reg_23810_reg[6]' (FDE) to 'sext_ln73_147_reg_25066_reg[8]'
INFO: [Synth 8-3886] merging instance 'data_30_val_read_reg_23810_reg[7]' (FDE) to 'sext_ln73_147_reg_25066_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln58_reg_11524_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln42_120_reg_11483_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\add_ln58_22_reg_11536_reg[9] )
WARNING: [Synth 8-3917] design myproject__GC0 has port O58[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O58[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O58[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O58[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O58[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O58[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O58[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O58[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O59[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O59[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O59[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O59[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O59[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O59[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O59[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O59[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O60[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O60[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O60[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O60[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O60[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O60[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O60[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O60[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O61[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O61[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O61[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O61[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O61[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O61[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O61[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O61[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O62[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O62[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O62[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O62[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O62[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O62[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O62[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O62[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O63[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O63[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O63[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O63[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O63[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O63[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O63[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O63[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O64[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O64[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O64[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O64[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O64[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O64[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O64[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O64[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O65[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O65[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O65[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O65[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O65[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O65[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O65[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O65[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O66[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O66[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O66[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O66[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O66[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O66[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O66[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O66[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O67[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O67[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O67[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O67[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O67[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O67[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O67[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O67[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O68[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O68[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O68[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O68[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O68[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O68[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O68[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O68[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O69[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O69[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O69[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O69[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O69[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O69[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O69[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O69[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O70[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O70[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O70[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject__GC0 has port O70[12] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config9_s is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s_fu_663/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_689/\trunc_ln42_s_reg_962_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s_fu_591/\ap_CS_fsm_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s_fu_327/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s_fu_227/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:01:19 . Memory (MB): peak = 2851.926 ; gain = 1171.883 ; free physical = 58963 ; free virtual = 96966
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:33 . Memory (MB): peak = 2851.926 ; gain = 1171.883 ; free physical = 58750 ; free virtual = 96818
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:40 . Memory (MB): peak = 2910.234 ; gain = 1230.191 ; free physical = 58349 ; free virtual = 96545
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:58 . Memory (MB): peak = 3058.523 ; gain = 1378.480 ; free physical = 56239 ; free virtual = 87966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:59 . Memory (MB): peak = 3058.523 ; gain = 1378.480 ; free physical = 55861 ; free virtual = 87588
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:40 ; elapsed = 00:02:04 . Memory (MB): peak = 3058.523 ; gain = 1378.480 ; free physical = 54401 ; free virtual = 85084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:41 ; elapsed = 00:02:04 . Memory (MB): peak = 3058.523 ; gain = 1378.480 ; free physical = 54388 ; free virtual = 84983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:42 ; elapsed = 00:02:06 . Memory (MB): peak = 3058.523 ; gain = 1378.480 ; free physical = 54355 ; free virtual = 84459
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:02:07 . Memory (MB): peak = 3058.523 ; gain = 1378.480 ; free physical = 54362 ; free virtual = 84302
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|myproject   | z_global_read_reg_3400_pp0_iter4_reg_reg[15] | 5      | 16    | NO           | NO                 | YES               | 16     | 0       | 
+------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 | 20503|
|3     |LUT1   |  6264|
|4     |LUT2   | 37745|
|5     |LUT3   | 28071|
|6     |LUT4   | 24917|
|7     |LUT5   |  1452|
|8     |LUT6   |  1846|
|9     |SRL16E |    16|
|10    |FDRE   | 84847|
|11    |IBUF   |   583|
|12    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|      |Instance                                                                      |Module                                                                     |Cells  |
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
|1     |top                                                                           |                                                                           | 206257|
|2     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s_fu_471 |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config14_s |  87776|
|3     |  grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s_fu_183  |myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config7_s  |  90103|
|4     |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s_fu_627 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config17_s |  14488|
|5     |  grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s_fu_689 |myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_6_5_3_0_config20_s |    823|
|6     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s_fu_227     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config11_s     |   4610|
|7     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s_fu_327     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config12_s     |    591|
|8     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s_fu_591     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config16_s     |   1536|
|9     |  grp_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s_fu_663     |myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config19_s     |   1010|
+------+------------------------------------------------------------------------------+---------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:02:07 . Memory (MB): peak = 3058.523 ; gain = 1378.480 ; free physical = 55704 ; free virtual = 84198
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 110 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:46 ; elapsed = 00:02:11 . Memory (MB): peak = 3062.434 ; gain = 1382.391 ; free physical = 64785 ; free virtual = 89341
Synthesis Optimization Complete : Time (s): cpu = 00:01:46 ; elapsed = 00:02:11 . Memory (MB): peak = 3062.434 ; gain = 1382.391 ; free physical = 64810 ; free virtual = 89341
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3062.434 ; gain = 0.000 ; free physical = 66056 ; free virtual = 90586
INFO: [Netlist 29-17] Analyzing 20503 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3149.859 ; gain = 0.000 ; free physical = 66681 ; free virtual = 91428
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: deaaffb0
INFO: [Common 17-83] Releasing license: Synthesis
167 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:17 ; elapsed = 00:02:41 . Memory (MB): peak = 3149.859 ; gain = 1475.773 ; free physical = 66675 ; free virtual = 91427
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 7825.959; main = 1934.041; forked = 6051.247
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 16675.176; main = 3149.863; forked = 13616.648
# report_utilization -file vivado_synth.rpt
INFO: [Common 17-206] Exiting Vivado at Tue Jan 20 00:18:16 2026...
