
test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ed4  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08004fe4  08004fe4  00005fe4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005040  08005040  00007010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005040  08005040  00007010  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005040  08005040  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005040  08005040  00006040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005044  08005044  00006044  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08005048  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001604  20000010  08005058  00007010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001614  08005058  00007614  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010ae0  00000000  00000000  00007039  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a1e  00000000  00000000  00017b19  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001078  00000000  00000000  0001a538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cf6  00000000  00000000  0001b5b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018585  00000000  00000000  0001c2a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012145  00000000  00000000  0003482b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091814  00000000  00000000  00046970  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d8184  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000448c  00000000  00000000  000d81c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000dc654  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000010 	.word	0x20000010
 800012c:	00000000 	.word	0x00000000
 8000130:	08004fcc 	.word	0x08004fcc

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000014 	.word	0x20000014
 800014c:	08004fcc 	.word	0x08004fcc

08000150 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000150:	b480      	push	{r7}
 8000152:	b085      	sub	sp, #20
 8000154:	af00      	add	r7, sp, #0
 8000156:	60f8      	str	r0, [r7, #12]
 8000158:	60b9      	str	r1, [r7, #8]
 800015a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	4a06      	ldr	r2, [pc, #24]	@ (8000178 <vApplicationGetIdleTaskMemory+0x28>)
 8000160:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	4a05      	ldr	r2, [pc, #20]	@ (800017c <vApplicationGetIdleTaskMemory+0x2c>)
 8000166:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	2280      	movs	r2, #128	@ 0x80
 800016c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800016e:	bf00      	nop
 8000170:	3714      	adds	r7, #20
 8000172:	46bd      	mov	sp, r7
 8000174:	bc80      	pop	{r7}
 8000176:	4770      	bx	lr
 8000178:	2000002c 	.word	0x2000002c
 800017c:	20000080 	.word	0x20000080

08000180 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8000180:	b480      	push	{r7}
 8000182:	b085      	sub	sp, #20
 8000184:	af00      	add	r7, sp, #0
 8000186:	60f8      	str	r0, [r7, #12]
 8000188:	60b9      	str	r1, [r7, #8]
 800018a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 800018c:	68fb      	ldr	r3, [r7, #12]
 800018e:	4a07      	ldr	r2, [pc, #28]	@ (80001ac <vApplicationGetTimerTaskMemory+0x2c>)
 8000190:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8000192:	68bb      	ldr	r3, [r7, #8]
 8000194:	4a06      	ldr	r2, [pc, #24]	@ (80001b0 <vApplicationGetTimerTaskMemory+0x30>)
 8000196:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8000198:	687b      	ldr	r3, [r7, #4]
 800019a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800019e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80001a0:	bf00      	nop
 80001a2:	3714      	adds	r7, #20
 80001a4:	46bd      	mov	sp, r7
 80001a6:	bc80      	pop	{r7}
 80001a8:	4770      	bx	lr
 80001aa:	bf00      	nop
 80001ac:	20000280 	.word	0x20000280
 80001b0:	200002d4 	.word	0x200002d4

080001b4 <Force_NoRemap_TIM3>:

typedef enum { GEAR_NEUTRAL = 0, GEAR_FWD = +1, GEAR_BACK = -1 } gear_t;
static volatile gear_t g_gear = GEAR_NEUTRAL;

/* ===== Utils: TIM3 remap 강제 해제 ===== */
static inline void Force_NoRemap_TIM3(void){
 80001b4:	b480      	push	{r7}
 80001b6:	b083      	sub	sp, #12
 80001b8:	af00      	add	r7, sp, #0
  __HAL_RCC_AFIO_CLK_ENABLE();
 80001ba:	4b0b      	ldr	r3, [pc, #44]	@ (80001e8 <Force_NoRemap_TIM3+0x34>)
 80001bc:	699b      	ldr	r3, [r3, #24]
 80001be:	4a0a      	ldr	r2, [pc, #40]	@ (80001e8 <Force_NoRemap_TIM3+0x34>)
 80001c0:	f043 0301 	orr.w	r3, r3, #1
 80001c4:	6193      	str	r3, [r2, #24]
 80001c6:	4b08      	ldr	r3, [pc, #32]	@ (80001e8 <Force_NoRemap_TIM3+0x34>)
 80001c8:	699b      	ldr	r3, [r3, #24]
 80001ca:	f003 0301 	and.w	r3, r3, #1
 80001ce:	607b      	str	r3, [r7, #4]
 80001d0:	687b      	ldr	r3, [r7, #4]
  AFIO->MAPR &= ~(AFIO_MAPR_TIM3_REMAP); // 00 = No Remap → CH3=PB0
 80001d2:	4b06      	ldr	r3, [pc, #24]	@ (80001ec <Force_NoRemap_TIM3+0x38>)
 80001d4:	685b      	ldr	r3, [r3, #4]
 80001d6:	4a05      	ldr	r2, [pc, #20]	@ (80001ec <Force_NoRemap_TIM3+0x38>)
 80001d8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80001dc:	6053      	str	r3, [r2, #4]
}
 80001de:	bf00      	nop
 80001e0:	370c      	adds	r7, #12
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bc80      	pop	{r7}
 80001e6:	4770      	bx	lr
 80001e8:	40021000 	.word	0x40021000
 80001ec:	40010000 	.word	0x40010000

080001f0 <Motor_SetDuty>:

/* ===== Motor utils ===== */
static inline void Motor_SetDuty(uint16_t d){
 80001f0:	b480      	push	{r7}
 80001f2:	b083      	sub	sp, #12
 80001f4:	af00      	add	r7, sp, #0
 80001f6:	4603      	mov	r3, r0
 80001f8:	80fb      	strh	r3, [r7, #6]
  if (d > PWM_MAX) d = PWM_MAX;
 80001fa:	88fb      	ldrh	r3, [r7, #6]
 80001fc:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8000200:	d902      	bls.n	8000208 <Motor_SetDuty+0x18>
 8000202:	f44f 7361 	mov.w	r3, #900	@ 0x384
 8000206:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, d);
 8000208:	4b05      	ldr	r3, [pc, #20]	@ (8000220 <Motor_SetDuty+0x30>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	88fa      	ldrh	r2, [r7, #6]
 800020e:	63da      	str	r2, [r3, #60]	@ 0x3c
  g_pwm = d;
 8000210:	4a04      	ldr	r2, [pc, #16]	@ (8000224 <Motor_SetDuty+0x34>)
 8000212:	88fb      	ldrh	r3, [r7, #6]
 8000214:	8013      	strh	r3, [r2, #0]
}
 8000216:	bf00      	nop
 8000218:	370c      	adds	r7, #12
 800021a:	46bd      	mov	sp, r7
 800021c:	bc80      	pop	{r7}
 800021e:	4770      	bx	lr
 8000220:	200006d4 	.word	0x200006d4
 8000224:	2000076e 	.word	0x2000076e

08000228 <Motor_Fwd>:
static inline void Motor_Fwd(void){  // IN1=1, IN2=0
 8000228:	b580      	push	{r7, lr}
 800022a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 800022c:	2201      	movs	r2, #1
 800022e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000232:	4805      	ldr	r0, [pc, #20]	@ (8000248 <Motor_Fwd+0x20>)
 8000234:	f001 f86f 	bl	8001316 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8000238:	2200      	movs	r2, #0
 800023a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800023e:	4802      	ldr	r0, [pc, #8]	@ (8000248 <Motor_Fwd+0x20>)
 8000240:	f001 f869 	bl	8001316 <HAL_GPIO_WritePin>
}
 8000244:	bf00      	nop
 8000246:	bd80      	pop	{r7, pc}
 8000248:	40010c00 	.word	0x40010c00

0800024c <Motor_Bck>:
static inline void Motor_Bck(void){  // IN1=0, IN2=1
 800024c:	b580      	push	{r7, lr}
 800024e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8000250:	2200      	movs	r2, #0
 8000252:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000256:	4805      	ldr	r0, [pc, #20]	@ (800026c <Motor_Bck+0x20>)
 8000258:	f001 f85d 	bl	8001316 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 800025c:	2201      	movs	r2, #1
 800025e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000262:	4802      	ldr	r0, [pc, #8]	@ (800026c <Motor_Bck+0x20>)
 8000264:	f001 f857 	bl	8001316 <HAL_GPIO_WritePin>
}
 8000268:	bf00      	nop
 800026a:	bd80      	pop	{r7, pc}
 800026c:	40010c00 	.word	0x40010c00

08000270 <Motor_Stop>:
static inline void Motor_Stop(void){ // 프리휠 + 듀티 0
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
  Motor_SetDuty(0);
 8000274:	2000      	movs	r0, #0
 8000276:	f7ff ffbb 	bl	80001f0 <Motor_SetDuty>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10 | GPIO_PIN_11, GPIO_PIN_RESET);
 800027a:	2200      	movs	r2, #0
 800027c:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8000280:	4802      	ldr	r0, [pc, #8]	@ (800028c <Motor_Stop+0x1c>)
 8000282:	f001 f848 	bl	8001316 <HAL_GPIO_WritePin>
}
 8000286:	bf00      	nop
 8000288:	bd80      	pop	{r7, pc}
 800028a:	bf00      	nop
 800028c:	40010c00 	.word	0x40010c00

08000290 <ReadGear_HoldPrev>:
 *  - PC6 = BACK (LOW = 선택)
 *  - 둘 다 HIGH = 중립
 *  - 둘 다 LOW  = 통과구간/노이즈 → 이전 유지
 */
static inline gear_t ReadGear_HoldPrev(gear_t prev)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b084      	sub	sp, #16
 8000294:	af00      	add	r7, sp, #0
 8000296:	4603      	mov	r3, r0
 8000298:	71fb      	strb	r3, [r7, #7]
  GPIO_PinState p8 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_8); // FWD (LOW=선택)
 800029a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800029e:	4815      	ldr	r0, [pc, #84]	@ (80002f4 <ReadGear_HoldPrev+0x64>)
 80002a0:	f001 f822 	bl	80012e8 <HAL_GPIO_ReadPin>
 80002a4:	4603      	mov	r3, r0
 80002a6:	73fb      	strb	r3, [r7, #15]
  GPIO_PinState p6 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6); // BACK(LOW=선택)
 80002a8:	2140      	movs	r1, #64	@ 0x40
 80002aa:	4812      	ldr	r0, [pc, #72]	@ (80002f4 <ReadGear_HoldPrev+0x64>)
 80002ac:	f001 f81c 	bl	80012e8 <HAL_GPIO_ReadPin>
 80002b0:	4603      	mov	r3, r0
 80002b2:	73bb      	strb	r3, [r7, #14]

  if (p8 == GPIO_PIN_RESET && p6 == GPIO_PIN_SET)  return GEAR_FWD;
 80002b4:	7bfb      	ldrb	r3, [r7, #15]
 80002b6:	2b00      	cmp	r3, #0
 80002b8:	d104      	bne.n	80002c4 <ReadGear_HoldPrev+0x34>
 80002ba:	7bbb      	ldrb	r3, [r7, #14]
 80002bc:	2b01      	cmp	r3, #1
 80002be:	d101      	bne.n	80002c4 <ReadGear_HoldPrev+0x34>
 80002c0:	2301      	movs	r3, #1
 80002c2:	e012      	b.n	80002ea <ReadGear_HoldPrev+0x5a>
  if (p6 == GPIO_PIN_RESET && p8 == GPIO_PIN_SET)  return GEAR_BACK;
 80002c4:	7bbb      	ldrb	r3, [r7, #14]
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d105      	bne.n	80002d6 <ReadGear_HoldPrev+0x46>
 80002ca:	7bfb      	ldrb	r3, [r7, #15]
 80002cc:	2b01      	cmp	r3, #1
 80002ce:	d102      	bne.n	80002d6 <ReadGear_HoldPrev+0x46>
 80002d0:	f04f 33ff 	mov.w	r3, #4294967295
 80002d4:	e009      	b.n	80002ea <ReadGear_HoldPrev+0x5a>
  if (p8 == GPIO_PIN_SET   && p6 == GPIO_PIN_SET)  return GEAR_NEUTRAL;
 80002d6:	7bfb      	ldrb	r3, [r7, #15]
 80002d8:	2b01      	cmp	r3, #1
 80002da:	d104      	bne.n	80002e6 <ReadGear_HoldPrev+0x56>
 80002dc:	7bbb      	ldrb	r3, [r7, #14]
 80002de:	2b01      	cmp	r3, #1
 80002e0:	d101      	bne.n	80002e6 <ReadGear_HoldPrev+0x56>
 80002e2:	2300      	movs	r3, #0
 80002e4:	e001      	b.n	80002ea <ReadGear_HoldPrev+0x5a>
  return prev;
 80002e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80002ea:	4618      	mov	r0, r3
 80002ec:	3710      	adds	r7, #16
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}
 80002f2:	bf00      	nop
 80002f4:	40011000 	.word	0x40011000

080002f8 <BtnReleaseTimerCb>:

/* ===== Button release timer callback ===== */
static void BtnReleaseTimerCb(TimerHandle_t xTimer) {
 80002f8:	b590      	push	{r4, r7, lr}
 80002fa:	b089      	sub	sp, #36	@ 0x24
 80002fc:	af02      	add	r7, sp, #8
 80002fe:	6078      	str	r0, [r7, #4]
  (void)xTimer;
  static uint32_t highStart = 0;
  TickType_t now = xTaskGetTickCount();
 8000300:	f003 fa60 	bl	80037c4 <xTaskGetTickCount>
 8000304:	6178      	str	r0, [r7, #20]

  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5) == GPIO_PIN_SET) {
 8000306:	2120      	movs	r1, #32
 8000308:	481c      	ldr	r0, [pc, #112]	@ (800037c <BtnReleaseTimerCb+0x84>)
 800030a:	f000 ffed 	bl	80012e8 <HAL_GPIO_ReadPin>
 800030e:	4603      	mov	r3, r0
 8000310:	2b01      	cmp	r3, #1
 8000312:	d120      	bne.n	8000356 <BtnReleaseTimerCb+0x5e>
    if (highStart == 0) highStart = now;
 8000314:	4b1a      	ldr	r3, [pc, #104]	@ (8000380 <BtnReleaseTimerCb+0x88>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	2b00      	cmp	r3, #0
 800031a:	d102      	bne.n	8000322 <BtnReleaseTimerCb+0x2a>
 800031c:	4a18      	ldr	r2, [pc, #96]	@ (8000380 <BtnReleaseTimerCb+0x88>)
 800031e:	697b      	ldr	r3, [r7, #20]
 8000320:	6013      	str	r3, [r2, #0]
    if ((now - highStart) >= pdMS_TO_TICKS(DEBOUNCE_MS_RELEASE)) {
 8000322:	4b17      	ldr	r3, [pc, #92]	@ (8000380 <BtnReleaseTimerCb+0x88>)
 8000324:	681b      	ldr	r3, [r3, #0]
 8000326:	697a      	ldr	r2, [r7, #20]
 8000328:	1ad3      	subs	r3, r2, r3
 800032a:	2b27      	cmp	r3, #39	@ 0x27
 800032c:	d916      	bls.n	800035c <BtnReleaseTimerCb+0x64>
      evt_t e = { .type = EVT_BTN_UP, .tick = now, .pin = GPIO_PIN_5, .level = 1 };
 800032e:	2302      	movs	r3, #2
 8000330:	723b      	strb	r3, [r7, #8]
 8000332:	697b      	ldr	r3, [r7, #20]
 8000334:	60fb      	str	r3, [r7, #12]
 8000336:	2320      	movs	r3, #32
 8000338:	823b      	strh	r3, [r7, #16]
 800033a:	2301      	movs	r3, #1
 800033c:	74bb      	strb	r3, [r7, #18]
      xQueueSend(qEvt, &e, 0);
 800033e:	4b11      	ldr	r3, [pc, #68]	@ (8000384 <BtnReleaseTimerCb+0x8c>)
 8000340:	6818      	ldr	r0, [r3, #0]
 8000342:	f107 0108 	add.w	r1, r7, #8
 8000346:	2300      	movs	r3, #0
 8000348:	2200      	movs	r2, #0
 800034a:	f002 fb21 	bl	8002990 <xQueueGenericSend>
      highStart = 0;
 800034e:	4b0c      	ldr	r3, [pc, #48]	@ (8000380 <BtnReleaseTimerCb+0x88>)
 8000350:	2200      	movs	r2, #0
 8000352:	601a      	str	r2, [r3, #0]
 8000354:	e00e      	b.n	8000374 <BtnReleaseTimerCb+0x7c>
      return; // one-shot
    }
  } else {
    highStart = 0;
 8000356:	4b0a      	ldr	r3, [pc, #40]	@ (8000380 <BtnReleaseTimerCb+0x88>)
 8000358:	2200      	movs	r2, #0
 800035a:	601a      	str	r2, [r3, #0]
  }
  // 아직 안정 아님 → 다시 돌림
  xTimerStart(tBtnRelease, 0);
 800035c:	4b0a      	ldr	r3, [pc, #40]	@ (8000388 <BtnReleaseTimerCb+0x90>)
 800035e:	681c      	ldr	r4, [r3, #0]
 8000360:	f003 fa30 	bl	80037c4 <xTaskGetTickCount>
 8000364:	4602      	mov	r2, r0
 8000366:	2300      	movs	r3, #0
 8000368:	9300      	str	r3, [sp, #0]
 800036a:	2300      	movs	r3, #0
 800036c:	2101      	movs	r1, #1
 800036e:	4620      	mov	r0, r4
 8000370:	f003 ff24 	bl	80041bc <xTimerGenericCommand>
}
 8000374:	371c      	adds	r7, #28
 8000376:	46bd      	mov	sp, r7
 8000378:	bd90      	pop	{r4, r7, pc}
 800037a:	bf00      	nop
 800037c:	40011000 	.word	0x40011000
 8000380:	20000778 	.word	0x20000778
 8000384:	20000764 	.word	0x20000764
 8000388:	20000768 	.word	0x20000768

0800038c <ControlTask>:

/* ===== Tasks ===== */
static void ControlTask(void *arg)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b086      	sub	sp, #24
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
  (void)arg;
  evt_t e;

  for (;;) {
    if (xQueueReceive(qEvt, &e, portMAX_DELAY) != pdTRUE) continue;
 8000394:	4b44      	ldr	r3, [pc, #272]	@ (80004a8 <ControlTask+0x11c>)
 8000396:	681b      	ldr	r3, [r3, #0]
 8000398:	f107 0108 	add.w	r1, r7, #8
 800039c:	f04f 32ff 	mov.w	r2, #4294967295
 80003a0:	4618      	mov	r0, r3
 80003a2:	f002 fc95 	bl	8002cd0 <xQueueReceive>
 80003a6:	4603      	mov	r3, r0
 80003a8:	2b01      	cmp	r3, #1
 80003aa:	d173      	bne.n	8000494 <ControlTask+0x108>

    switch (e.type) {
 80003ac:	7a3b      	ldrb	r3, [r7, #8]
 80003ae:	2b03      	cmp	r3, #3
 80003b0:	d03b      	beq.n	800042a <ControlTask+0x9e>
 80003b2:	2b03      	cmp	r3, #3
 80003b4:	dc70      	bgt.n	8000498 <ControlTask+0x10c>
 80003b6:	2b01      	cmp	r3, #1
 80003b8:	d002      	beq.n	80003c0 <ControlTask+0x34>
 80003ba:	2b02      	cmp	r3, #2
 80003bc:	d025      	beq.n	800040a <ControlTask+0x7e>
          }
        }
        break;
      }

      default: break;
 80003be:	e06b      	b.n	8000498 <ControlTask+0x10c>
        if (!g_pressed) {
 80003c0:	4b3a      	ldr	r3, [pc, #232]	@ (80004ac <ControlTask+0x120>)
 80003c2:	781b      	ldrb	r3, [r3, #0]
 80003c4:	b2db      	uxtb	r3, r3
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d168      	bne.n	800049c <ControlTask+0x110>
          g_pressed = 1;
 80003ca:	4b38      	ldr	r3, [pc, #224]	@ (80004ac <ControlTask+0x120>)
 80003cc:	2201      	movs	r2, #1
 80003ce:	701a      	strb	r2, [r3, #0]
          g_last_step_ms = HAL_GetTick();
 80003d0:	f000 fcee 	bl	8000db0 <HAL_GetTick>
 80003d4:	4603      	mov	r3, r0
 80003d6:	4a36      	ldr	r2, [pc, #216]	@ (80004b0 <ControlTask+0x124>)
 80003d8:	6013      	str	r3, [r2, #0]
          HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80003da:	2201      	movs	r2, #1
 80003dc:	2120      	movs	r1, #32
 80003de:	4835      	ldr	r0, [pc, #212]	@ (80004b4 <ControlTask+0x128>)
 80003e0:	f000 ff99 	bl	8001316 <HAL_GPIO_WritePin>
          if (g_gear != GEAR_NEUTRAL) {
 80003e4:	4b34      	ldr	r3, [pc, #208]	@ (80004b8 <ControlTask+0x12c>)
 80003e6:	781b      	ldrb	r3, [r3, #0]
 80003e8:	b25b      	sxtb	r3, r3
 80003ea:	2b00      	cmp	r3, #0
 80003ec:	d056      	beq.n	800049c <ControlTask+0x110>
            if (g_gear == GEAR_FWD) Motor_Fwd(); else Motor_Bck();
 80003ee:	4b32      	ldr	r3, [pc, #200]	@ (80004b8 <ControlTask+0x12c>)
 80003f0:	781b      	ldrb	r3, [r3, #0]
 80003f2:	b25b      	sxtb	r3, r3
 80003f4:	2b01      	cmp	r3, #1
 80003f6:	d102      	bne.n	80003fe <ControlTask+0x72>
 80003f8:	f7ff ff16 	bl	8000228 <Motor_Fwd>
 80003fc:	e001      	b.n	8000402 <ControlTask+0x76>
 80003fe:	f7ff ff25 	bl	800024c <Motor_Bck>
            Motor_SetDuty(START_DUTY);
 8000402:	20c8      	movs	r0, #200	@ 0xc8
 8000404:	f7ff fef4 	bl	80001f0 <Motor_SetDuty>
        break;
 8000408:	e048      	b.n	800049c <ControlTask+0x110>
        if (g_pressed) {
 800040a:	4b28      	ldr	r3, [pc, #160]	@ (80004ac <ControlTask+0x120>)
 800040c:	781b      	ldrb	r3, [r3, #0]
 800040e:	b2db      	uxtb	r3, r3
 8000410:	2b00      	cmp	r3, #0
 8000412:	d045      	beq.n	80004a0 <ControlTask+0x114>
          g_pressed = 0;
 8000414:	4b25      	ldr	r3, [pc, #148]	@ (80004ac <ControlTask+0x120>)
 8000416:	2200      	movs	r2, #0
 8000418:	701a      	strb	r2, [r3, #0]
          Motor_Stop();
 800041a:	f7ff ff29 	bl	8000270 <Motor_Stop>
          HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800041e:	2200      	movs	r2, #0
 8000420:	2120      	movs	r1, #32
 8000422:	4824      	ldr	r0, [pc, #144]	@ (80004b4 <ControlTask+0x128>)
 8000424:	f000 ff77 	bl	8001316 <HAL_GPIO_WritePin>
        break;
 8000428:	e03a      	b.n	80004a0 <ControlTask+0x114>
        gear_t newg = ReadGear_HoldPrev(g_gear);
 800042a:	4b23      	ldr	r3, [pc, #140]	@ (80004b8 <ControlTask+0x12c>)
 800042c:	781b      	ldrb	r3, [r3, #0]
 800042e:	b25b      	sxtb	r3, r3
 8000430:	4618      	mov	r0, r3
 8000432:	f7ff ff2d 	bl	8000290 <ReadGear_HoldPrev>
 8000436:	4603      	mov	r3, r0
 8000438:	75fb      	strb	r3, [r7, #23]
        if (newg != g_gear) {
 800043a:	4b1f      	ldr	r3, [pc, #124]	@ (80004b8 <ControlTask+0x12c>)
 800043c:	781b      	ldrb	r3, [r3, #0]
 800043e:	b25b      	sxtb	r3, r3
 8000440:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8000444:	429a      	cmp	r2, r3
 8000446:	d02d      	beq.n	80004a4 <ControlTask+0x118>
          g_gear = newg;
 8000448:	4a1b      	ldr	r2, [pc, #108]	@ (80004b8 <ControlTask+0x12c>)
 800044a:	7dfb      	ldrb	r3, [r7, #23]
 800044c:	7013      	strb	r3, [r2, #0]
          if (g_gear == GEAR_NEUTRAL) {
 800044e:	4b1a      	ldr	r3, [pc, #104]	@ (80004b8 <ControlTask+0x12c>)
 8000450:	781b      	ldrb	r3, [r3, #0]
 8000452:	b25b      	sxtb	r3, r3
 8000454:	2b00      	cmp	r3, #0
 8000456:	d105      	bne.n	8000464 <ControlTask+0xd8>
            g_pressed = 0;
 8000458:	4b14      	ldr	r3, [pc, #80]	@ (80004ac <ControlTask+0x120>)
 800045a:	2200      	movs	r2, #0
 800045c:	701a      	strb	r2, [r3, #0]
            Motor_Stop();
 800045e:	f7ff ff07 	bl	8000270 <Motor_Stop>
        break;
 8000462:	e01f      	b.n	80004a4 <ControlTask+0x118>
            if (g_pressed) {
 8000464:	4b11      	ldr	r3, [pc, #68]	@ (80004ac <ControlTask+0x120>)
 8000466:	781b      	ldrb	r3, [r3, #0]
 8000468:	b2db      	uxtb	r3, r3
 800046a:	2b00      	cmp	r3, #0
 800046c:	d01a      	beq.n	80004a4 <ControlTask+0x118>
              if (g_gear == GEAR_FWD) Motor_Fwd(); else Motor_Bck();
 800046e:	4b12      	ldr	r3, [pc, #72]	@ (80004b8 <ControlTask+0x12c>)
 8000470:	781b      	ldrb	r3, [r3, #0]
 8000472:	b25b      	sxtb	r3, r3
 8000474:	2b01      	cmp	r3, #1
 8000476:	d102      	bne.n	800047e <ControlTask+0xf2>
 8000478:	f7ff fed6 	bl	8000228 <Motor_Fwd>
 800047c:	e001      	b.n	8000482 <ControlTask+0xf6>
 800047e:	f7ff fee5 	bl	800024c <Motor_Bck>
              if (g_pwm == 0) Motor_SetDuty(START_DUTY);
 8000482:	4b0e      	ldr	r3, [pc, #56]	@ (80004bc <ControlTask+0x130>)
 8000484:	881b      	ldrh	r3, [r3, #0]
 8000486:	b29b      	uxth	r3, r3
 8000488:	2b00      	cmp	r3, #0
 800048a:	d10b      	bne.n	80004a4 <ControlTask+0x118>
 800048c:	20c8      	movs	r0, #200	@ 0xc8
 800048e:	f7ff feaf 	bl	80001f0 <Motor_SetDuty>
        break;
 8000492:	e007      	b.n	80004a4 <ControlTask+0x118>
    if (xQueueReceive(qEvt, &e, portMAX_DELAY) != pdTRUE) continue;
 8000494:	bf00      	nop
 8000496:	e77d      	b.n	8000394 <ControlTask+0x8>
      default: break;
 8000498:	bf00      	nop
 800049a:	e77b      	b.n	8000394 <ControlTask+0x8>
        break;
 800049c:	bf00      	nop
 800049e:	e779      	b.n	8000394 <ControlTask+0x8>
        break;
 80004a0:	bf00      	nop
 80004a2:	e777      	b.n	8000394 <ControlTask+0x8>
        break;
 80004a4:	bf00      	nop
    if (xQueueReceive(qEvt, &e, portMAX_DELAY) != pdTRUE) continue;
 80004a6:	e775      	b.n	8000394 <ControlTask+0x8>
 80004a8:	20000764 	.word	0x20000764
 80004ac:	2000076c 	.word	0x2000076c
 80004b0:	20000770 	.word	0x20000770
 80004b4:	40010800 	.word	0x40010800
 80004b8:	20000774 	.word	0x20000774
 80004bc:	2000076e 	.word	0x2000076e

080004c0 <MotorTask>:
    }
  }
}

static void MotorTask(void *arg)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b086      	sub	sp, #24
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
  (void)arg;
  const TickType_t period = pdMS_TO_TICKS(10);
 80004c8:	230a      	movs	r3, #10
 80004ca:	617b      	str	r3, [r7, #20]
  TickType_t last = xTaskGetTickCount();
 80004cc:	f003 f97a 	bl	80037c4 <xTaskGetTickCount>
 80004d0:	4603      	mov	r3, r0
 80004d2:	60fb      	str	r3, [r7, #12]

  for(;;) {
    // 엣지 놓쳐도 안전하게 주기 샘플링
    g_gear = ReadGear_HoldPrev(g_gear);
 80004d4:	4b27      	ldr	r3, [pc, #156]	@ (8000574 <MotorTask+0xb4>)
 80004d6:	781b      	ldrb	r3, [r3, #0]
 80004d8:	b25b      	sxtb	r3, r3
 80004da:	4618      	mov	r0, r3
 80004dc:	f7ff fed8 	bl	8000290 <ReadGear_HoldPrev>
 80004e0:	4603      	mov	r3, r0
 80004e2:	461a      	mov	r2, r3
 80004e4:	4b23      	ldr	r3, [pc, #140]	@ (8000574 <MotorTask+0xb4>)
 80004e6:	701a      	strb	r2, [r3, #0]

    if (!g_pressed || g_gear == GEAR_NEUTRAL) {
 80004e8:	4b23      	ldr	r3, [pc, #140]	@ (8000578 <MotorTask+0xb8>)
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	b2db      	uxtb	r3, r3
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d004      	beq.n	80004fc <MotorTask+0x3c>
 80004f2:	4b20      	ldr	r3, [pc, #128]	@ (8000574 <MotorTask+0xb4>)
 80004f4:	781b      	ldrb	r3, [r3, #0]
 80004f6:	b25b      	sxtb	r3, r3
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d107      	bne.n	800050c <MotorTask+0x4c>
      if (g_pwm != 0) Motor_Stop();
 80004fc:	4b1f      	ldr	r3, [pc, #124]	@ (800057c <MotorTask+0xbc>)
 80004fe:	881b      	ldrh	r3, [r3, #0]
 8000500:	b29b      	uxth	r3, r3
 8000502:	2b00      	cmp	r3, #0
 8000504:	d02f      	beq.n	8000566 <MotorTask+0xa6>
 8000506:	f7ff feb3 	bl	8000270 <Motor_Stop>
 800050a:	e02c      	b.n	8000566 <MotorTask+0xa6>
    } else {
      if (g_gear == GEAR_FWD) Motor_Fwd(); else Motor_Bck();
 800050c:	4b19      	ldr	r3, [pc, #100]	@ (8000574 <MotorTask+0xb4>)
 800050e:	781b      	ldrb	r3, [r3, #0]
 8000510:	b25b      	sxtb	r3, r3
 8000512:	2b01      	cmp	r3, #1
 8000514:	d102      	bne.n	800051c <MotorTask+0x5c>
 8000516:	f7ff fe87 	bl	8000228 <Motor_Fwd>
 800051a:	e001      	b.n	8000520 <MotorTask+0x60>
 800051c:	f7ff fe96 	bl	800024c <Motor_Bck>

      uint32_t now = HAL_GetTick();
 8000520:	f000 fc46 	bl	8000db0 <HAL_GetTick>
 8000524:	6138      	str	r0, [r7, #16]
      if ((now - g_last_step_ms) >= STEP_PERIOD_MS) {
 8000526:	4b16      	ldr	r3, [pc, #88]	@ (8000580 <MotorTask+0xc0>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	693a      	ldr	r2, [r7, #16]
 800052c:	1ad3      	subs	r3, r2, r3
 800052e:	2b22      	cmp	r3, #34	@ 0x22
 8000530:	d919      	bls.n	8000566 <MotorTask+0xa6>
        g_last_step_ms = now;
 8000532:	4a13      	ldr	r2, [pc, #76]	@ (8000580 <MotorTask+0xc0>)
 8000534:	693b      	ldr	r3, [r7, #16]
 8000536:	6013      	str	r3, [r2, #0]
        if (g_pwm < START_DUTY)      Motor_SetDuty(START_DUTY);
 8000538:	4b10      	ldr	r3, [pc, #64]	@ (800057c <MotorTask+0xbc>)
 800053a:	881b      	ldrh	r3, [r3, #0]
 800053c:	b29b      	uxth	r3, r3
 800053e:	2bc7      	cmp	r3, #199	@ 0xc7
 8000540:	d803      	bhi.n	800054a <MotorTask+0x8a>
 8000542:	20c8      	movs	r0, #200	@ 0xc8
 8000544:	f7ff fe54 	bl	80001f0 <Motor_SetDuty>
 8000548:	e00d      	b.n	8000566 <MotorTask+0xa6>
        else if (g_pwm < PWM_MAX)    Motor_SetDuty(g_pwm + PWM_STEP);
 800054a:	4b0c      	ldr	r3, [pc, #48]	@ (800057c <MotorTask+0xbc>)
 800054c:	881b      	ldrh	r3, [r3, #0]
 800054e:	b29b      	uxth	r3, r3
 8000550:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 8000554:	d207      	bcs.n	8000566 <MotorTask+0xa6>
 8000556:	4b09      	ldr	r3, [pc, #36]	@ (800057c <MotorTask+0xbc>)
 8000558:	881b      	ldrh	r3, [r3, #0]
 800055a:	b29b      	uxth	r3, r3
 800055c:	3308      	adds	r3, #8
 800055e:	b29b      	uxth	r3, r3
 8000560:	4618      	mov	r0, r3
 8000562:	f7ff fe45 	bl	80001f0 <Motor_SetDuty>
      }
    }
    vTaskDelayUntil(&last, period);
 8000566:	f107 030c 	add.w	r3, r7, #12
 800056a:	6979      	ldr	r1, [r7, #20]
 800056c:	4618      	mov	r0, r3
 800056e:	f002 ff95 	bl	800349c <vTaskDelayUntil>
    g_gear = ReadGear_HoldPrev(g_gear);
 8000572:	e7af      	b.n	80004d4 <MotorTask+0x14>
 8000574:	20000774 	.word	0x20000774
 8000578:	2000076c 	.word	0x2000076c
 800057c:	2000076e 	.word	0x2000076e
 8000580:	20000770 	.word	0x20000770

08000584 <main>:
  }
}

/* ===== main ===== */
int main(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b08a      	sub	sp, #40	@ 0x28
 8000588:	af02      	add	r7, sp, #8
  HAL_Init();
 800058a:	f000 fbb9 	bl	8000d00 <HAL_Init>
  SystemClock_Config();
 800058e:	f000 f9c3 	bl	8000918 <SystemClock_Config>

  MX_GPIO_Init();
 8000592:	f000 f925 	bl	80007e0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000596:	f000 f8f9 	bl	800078c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 800059a:	f000 f89d 	bl	80006d8 <MX_TIM3_Init>

  /* ★ TIM3 No-Remap 강제 (CH3=PB0), PB0 AF_PP 재보장 */
  Force_NoRemap_TIM3();
 800059e:	f7ff fe09 	bl	80001b4 <Force_NoRemap_TIM3>
  // PB0 강제 재설정(안전)
  GPIO_InitTypeDef gi = {0};
 80005a2:	f107 0308 	add.w	r3, r7, #8
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	605a      	str	r2, [r3, #4]
 80005ac:	609a      	str	r2, [r3, #8]
 80005ae:	60da      	str	r2, [r3, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005b0:	4b3c      	ldr	r3, [pc, #240]	@ (80006a4 <main+0x120>)
 80005b2:	699b      	ldr	r3, [r3, #24]
 80005b4:	4a3b      	ldr	r2, [pc, #236]	@ (80006a4 <main+0x120>)
 80005b6:	f043 0308 	orr.w	r3, r3, #8
 80005ba:	6193      	str	r3, [r2, #24]
 80005bc:	4b39      	ldr	r3, [pc, #228]	@ (80006a4 <main+0x120>)
 80005be:	699b      	ldr	r3, [r3, #24]
 80005c0:	f003 0308 	and.w	r3, r3, #8
 80005c4:	607b      	str	r3, [r7, #4]
 80005c6:	687b      	ldr	r3, [r7, #4]
  gi.Pin   = GPIO_PIN_0;
 80005c8:	2301      	movs	r3, #1
 80005ca:	60bb      	str	r3, [r7, #8]
  gi.Mode  = GPIO_MODE_AF_PP;
 80005cc:	2302      	movs	r3, #2
 80005ce:	60fb      	str	r3, [r7, #12]
  gi.Pull  = GPIO_NOPULL;
 80005d0:	2300      	movs	r3, #0
 80005d2:	613b      	str	r3, [r7, #16]
  gi.Speed = GPIO_SPEED_FREQ_HIGH;
 80005d4:	2303      	movs	r3, #3
 80005d6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &gi);
 80005d8:	f107 0308 	add.w	r3, r7, #8
 80005dc:	4619      	mov	r1, r3
 80005de:	4832      	ldr	r0, [pc, #200]	@ (80006a8 <main+0x124>)
 80005e0:	f000 fcfe 	bl	8000fe0 <HAL_GPIO_Init>

  /* 부팅 직후 현재 기어 반영 */
  g_gear = ReadGear_HoldPrev(GEAR_NEUTRAL);
 80005e4:	2000      	movs	r0, #0
 80005e6:	f7ff fe53 	bl	8000290 <ReadGear_HoldPrev>
 80005ea:	4603      	mov	r3, r0
 80005ec:	461a      	mov	r2, r3
 80005ee:	4b2f      	ldr	r3, [pc, #188]	@ (80006ac <main+0x128>)
 80005f0:	701a      	strb	r2, [r3, #0]

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80005f2:	2108      	movs	r1, #8
 80005f4:	482e      	ldr	r0, [pc, #184]	@ (80006b0 <main+0x12c>)
 80005f6:	f001 fb1f 	bl	8001c38 <HAL_TIM_PWM_Start>
  Motor_Stop();
 80005fa:	f7ff fe39 	bl	8000270 <Motor_Stop>
  g_last_step_ms = HAL_GetTick();
 80005fe:	f000 fbd7 	bl	8000db0 <HAL_GetTick>
 8000602:	4603      	mov	r3, r0
 8000604:	4a2b      	ldr	r2, [pc, #172]	@ (80006b4 <main+0x130>)
 8000606:	6013      	str	r3, [r2, #0]

  /* RTOS objects */
  qEvt = xQueueCreate(16, sizeof(evt_t));
 8000608:	2200      	movs	r2, #0
 800060a:	210c      	movs	r1, #12
 800060c:	2010      	movs	r0, #16
 800060e:	f002 f964 	bl	80028da <xQueueGenericCreate>
 8000612:	4603      	mov	r3, r0
 8000614:	4a28      	ldr	r2, [pc, #160]	@ (80006b8 <main+0x134>)
 8000616:	6013      	str	r3, [r2, #0]
  configASSERT(qEvt != NULL);
 8000618:	4b27      	ldr	r3, [pc, #156]	@ (80006b8 <main+0x134>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	2b00      	cmp	r3, #0
 800061e:	d10b      	bne.n	8000638 <main+0xb4>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8000624:	f383 8811 	msr	BASEPRI, r3
 8000628:	f3bf 8f6f 	isb	sy
 800062c:	f3bf 8f4f 	dsb	sy
 8000630:	61fb      	str	r3, [r7, #28]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8000632:	bf00      	nop
 8000634:	bf00      	nop
 8000636:	e7fd      	b.n	8000634 <main+0xb0>

  tBtnRelease = xTimerCreate("btnRel",
 8000638:	4b20      	ldr	r3, [pc, #128]	@ (80006bc <main+0x138>)
 800063a:	9300      	str	r3, [sp, #0]
 800063c:	2300      	movs	r3, #0
 800063e:	2200      	movs	r2, #0
 8000640:	210a      	movs	r1, #10
 8000642:	481f      	ldr	r0, [pc, #124]	@ (80006c0 <main+0x13c>)
 8000644:	f003 fd5c 	bl	8004100 <xTimerCreate>
 8000648:	4603      	mov	r3, r0
 800064a:	4a1e      	ldr	r2, [pc, #120]	@ (80006c4 <main+0x140>)
 800064c:	6013      	str	r3, [r2, #0]
                             pdMS_TO_TICKS(RELEASE_POLL_MS),
                             pdFALSE, NULL, BtnReleaseTimerCb);
  configASSERT(tBtnRelease != NULL);
 800064e:	4b1d      	ldr	r3, [pc, #116]	@ (80006c4 <main+0x140>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	2b00      	cmp	r3, #0
 8000654:	d10b      	bne.n	800066e <main+0xea>
	__asm volatile
 8000656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800065a:	f383 8811 	msr	BASEPRI, r3
 800065e:	f3bf 8f6f 	isb	sy
 8000662:	f3bf 8f4f 	dsb	sy
 8000666:	61bb      	str	r3, [r7, #24]
}
 8000668:	bf00      	nop
 800066a:	bf00      	nop
 800066c:	e7fd      	b.n	800066a <main+0xe6>

  /* Tasks */
  xTaskCreate(ControlTask, "ctrl", 320, NULL, tskIDLE_PRIORITY + 3, NULL);
 800066e:	2300      	movs	r3, #0
 8000670:	9301      	str	r3, [sp, #4]
 8000672:	2303      	movs	r3, #3
 8000674:	9300      	str	r3, [sp, #0]
 8000676:	2300      	movs	r3, #0
 8000678:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 800067c:	4912      	ldr	r1, [pc, #72]	@ (80006c8 <main+0x144>)
 800067e:	4813      	ldr	r0, [pc, #76]	@ (80006cc <main+0x148>)
 8000680:	f002 fdd4 	bl	800322c <xTaskCreate>
  xTaskCreate(MotorTask,   "motor",256, NULL, tskIDLE_PRIORITY + 2, NULL);
 8000684:	2300      	movs	r3, #0
 8000686:	9301      	str	r3, [sp, #4]
 8000688:	2302      	movs	r3, #2
 800068a:	9300      	str	r3, [sp, #0]
 800068c:	2300      	movs	r3, #0
 800068e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000692:	490f      	ldr	r1, [pc, #60]	@ (80006d0 <main+0x14c>)
 8000694:	480f      	ldr	r0, [pc, #60]	@ (80006d4 <main+0x150>)
 8000696:	f002 fdc9 	bl	800322c <xTaskCreate>

  vTaskStartScheduler(); // 절대 반환 안됨
 800069a:	f002 ff7f 	bl	800359c <vTaskStartScheduler>

  while (1) { } // 여길 오면 힙 부족
 800069e:	bf00      	nop
 80006a0:	e7fd      	b.n	800069e <main+0x11a>
 80006a2:	bf00      	nop
 80006a4:	40021000 	.word	0x40021000
 80006a8:	40010c00 	.word	0x40010c00
 80006ac:	20000774 	.word	0x20000774
 80006b0:	200006d4 	.word	0x200006d4
 80006b4:	20000770 	.word	0x20000770
 80006b8:	20000764 	.word	0x20000764
 80006bc:	080002f9 	.word	0x080002f9
 80006c0:	08004fe4 	.word	0x08004fe4
 80006c4:	20000768 	.word	0x20000768
 80006c8:	08004fec 	.word	0x08004fec
 80006cc:	0800038d 	.word	0x0800038d
 80006d0:	08004ff4 	.word	0x08004ff4
 80006d4:	080004c1 	.word	0x080004c1

080006d8 <MX_TIM3_Init>:
}

/* ===== TIM3 init ===== */
static void MX_TIM3_Init(void)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b08a      	sub	sp, #40	@ 0x28
 80006dc:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006de:	f107 0320 	add.w	r3, r7, #32
 80006e2:	2200      	movs	r2, #0
 80006e4:	601a      	str	r2, [r3, #0]
 80006e6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006e8:	1d3b      	adds	r3, r7, #4
 80006ea:	2200      	movs	r2, #0
 80006ec:	601a      	str	r2, [r3, #0]
 80006ee:	605a      	str	r2, [r3, #4]
 80006f0:	609a      	str	r2, [r3, #8]
 80006f2:	60da      	str	r2, [r3, #12]
 80006f4:	611a      	str	r2, [r3, #16]
 80006f6:	615a      	str	r2, [r3, #20]
 80006f8:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 80006fa:	4b22      	ldr	r3, [pc, #136]	@ (8000784 <MX_TIM3_Init+0xac>)
 80006fc:	4a22      	ldr	r2, [pc, #136]	@ (8000788 <MX_TIM3_Init+0xb0>)
 80006fe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler         = 71;     // 72MHz/72 = 1MHz
 8000700:	4b20      	ldr	r3, [pc, #128]	@ (8000784 <MX_TIM3_Init+0xac>)
 8000702:	2247      	movs	r2, #71	@ 0x47
 8000704:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode       = TIM_COUNTERMODE_UP;
 8000706:	4b1f      	ldr	r3, [pc, #124]	@ (8000784 <MX_TIM3_Init+0xac>)
 8000708:	2200      	movs	r2, #0
 800070a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period            = 999;    // 1kHz PWM
 800070c:	4b1d      	ldr	r3, [pc, #116]	@ (8000784 <MX_TIM3_Init+0xac>)
 800070e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000712:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision     = TIM_CLOCKDIVISION_DIV1;
 8000714:	4b1b      	ldr	r3, [pc, #108]	@ (8000784 <MX_TIM3_Init+0xac>)
 8000716:	2200      	movs	r2, #0
 8000718:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800071a:	4b1a      	ldr	r3, [pc, #104]	@ (8000784 <MX_TIM3_Init+0xac>)
 800071c:	2200      	movs	r2, #0
 800071e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) { Error_Handler(); }
 8000720:	4818      	ldr	r0, [pc, #96]	@ (8000784 <MX_TIM3_Init+0xac>)
 8000722:	f001 fa39 	bl	8001b98 <HAL_TIM_PWM_Init>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <MX_TIM3_Init+0x58>
 800072c:	f000 f9b2 	bl	8000a94 <Error_Handler>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000730:	2300      	movs	r3, #0
 8000732:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode     = TIM_MASTERSLAVEMODE_DISABLE;
 8000734:	2300      	movs	r3, #0
 8000736:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK) { Error_Handler(); }
 8000738:	f107 0320 	add.w	r3, r7, #32
 800073c:	4619      	mov	r1, r3
 800073e:	4811      	ldr	r0, [pc, #68]	@ (8000784 <MX_TIM3_Init+0xac>)
 8000740:	f001 fdf8 	bl	8002334 <HAL_TIMEx_MasterConfigSynchronization>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <MX_TIM3_Init+0x76>
 800074a:	f000 f9a3 	bl	8000a94 <Error_Handler>

  sConfigOC.OCMode       = TIM_OCMODE_PWM1;
 800074e:	2360      	movs	r3, #96	@ 0x60
 8000750:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse        = 0;
 8000752:	2300      	movs	r3, #0
 8000754:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity   = TIM_OCPOLARITY_HIGH; // EN이 Active-Low면 LOW로 바꿔보기
 8000756:	2300      	movs	r3, #0
 8000758:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode   = TIM_OCFAST_DISABLE;
 800075a:	2300      	movs	r3, #0
 800075c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) { Error_Handler(); }
 800075e:	1d3b      	adds	r3, r7, #4
 8000760:	2208      	movs	r2, #8
 8000762:	4619      	mov	r1, r3
 8000764:	4807      	ldr	r0, [pc, #28]	@ (8000784 <MX_TIM3_Init+0xac>)
 8000766:	f001 fb09 	bl	8001d7c <HAL_TIM_PWM_ConfigChannel>
 800076a:	4603      	mov	r3, r0
 800076c:	2b00      	cmp	r3, #0
 800076e:	d001      	beq.n	8000774 <MX_TIM3_Init+0x9c>
 8000770:	f000 f990 	bl	8000a94 <Error_Handler>

  HAL_TIM_MspPostInit(&htim3);
 8000774:	4803      	ldr	r0, [pc, #12]	@ (8000784 <MX_TIM3_Init+0xac>)
 8000776:	f000 f9e9 	bl	8000b4c <HAL_TIM_MspPostInit>
}
 800077a:	bf00      	nop
 800077c:	3728      	adds	r7, #40	@ 0x28
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	200006d4 	.word	0x200006d4
 8000788:	40000400 	.word	0x40000400

0800078c <MX_USART2_UART_Init>:

/* ===== UART2 init ===== */
static void MX_USART2_UART_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  huart2.Instance        = USART2;
 8000790:	4b11      	ldr	r3, [pc, #68]	@ (80007d8 <MX_USART2_UART_Init+0x4c>)
 8000792:	4a12      	ldr	r2, [pc, #72]	@ (80007dc <MX_USART2_UART_Init+0x50>)
 8000794:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate   = 115200;
 8000796:	4b10      	ldr	r3, [pc, #64]	@ (80007d8 <MX_USART2_UART_Init+0x4c>)
 8000798:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800079c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800079e:	4b0e      	ldr	r3, [pc, #56]	@ (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits   = UART_STOPBITS_1;
 80007a4:	4b0c      	ldr	r3, [pc, #48]	@ (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity     = UART_PARITY_NONE;
 80007aa:	4b0b      	ldr	r3, [pc, #44]	@ (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode       = UART_MODE_TX_RX;
 80007b0:	4b09      	ldr	r3, [pc, #36]	@ (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007b2:	220c      	movs	r2, #12
 80007b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80007b6:	4b08      	ldr	r3, [pc, #32]	@ (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007bc:	4b06      	ldr	r3, [pc, #24]	@ (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007be:	2200      	movs	r2, #0
 80007c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK) { Error_Handler(); }
 80007c2:	4805      	ldr	r0, [pc, #20]	@ (80007d8 <MX_USART2_UART_Init+0x4c>)
 80007c4:	f001 fe14 	bl	80023f0 <HAL_UART_Init>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <MX_USART2_UART_Init+0x46>
 80007ce:	f000 f961 	bl	8000a94 <Error_Handler>
}
 80007d2:	bf00      	nop
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	2000071c 	.word	0x2000071c
 80007dc:	40004400 	.word	0x40004400

080007e0 <MX_GPIO_Init>:

/* ===== GPIO init ===== */
static void MX_GPIO_Init(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	b088      	sub	sp, #32
 80007e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e6:	f107 0310 	add.w	r3, r7, #16
 80007ea:	2200      	movs	r2, #0
 80007ec:	601a      	str	r2, [r3, #0]
 80007ee:	605a      	str	r2, [r3, #4]
 80007f0:	609a      	str	r2, [r3, #8]
 80007f2:	60da      	str	r2, [r3, #12]

  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007f4:	4b42      	ldr	r3, [pc, #264]	@ (8000900 <MX_GPIO_Init+0x120>)
 80007f6:	699b      	ldr	r3, [r3, #24]
 80007f8:	4a41      	ldr	r2, [pc, #260]	@ (8000900 <MX_GPIO_Init+0x120>)
 80007fa:	f043 0310 	orr.w	r3, r3, #16
 80007fe:	6193      	str	r3, [r2, #24]
 8000800:	4b3f      	ldr	r3, [pc, #252]	@ (8000900 <MX_GPIO_Init+0x120>)
 8000802:	699b      	ldr	r3, [r3, #24]
 8000804:	f003 0310 	and.w	r3, r3, #16
 8000808:	60fb      	str	r3, [r7, #12]
 800080a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800080c:	4b3c      	ldr	r3, [pc, #240]	@ (8000900 <MX_GPIO_Init+0x120>)
 800080e:	699b      	ldr	r3, [r3, #24]
 8000810:	4a3b      	ldr	r2, [pc, #236]	@ (8000900 <MX_GPIO_Init+0x120>)
 8000812:	f043 0320 	orr.w	r3, r3, #32
 8000816:	6193      	str	r3, [r2, #24]
 8000818:	4b39      	ldr	r3, [pc, #228]	@ (8000900 <MX_GPIO_Init+0x120>)
 800081a:	699b      	ldr	r3, [r3, #24]
 800081c:	f003 0320 	and.w	r3, r3, #32
 8000820:	60bb      	str	r3, [r7, #8]
 8000822:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000824:	4b36      	ldr	r3, [pc, #216]	@ (8000900 <MX_GPIO_Init+0x120>)
 8000826:	699b      	ldr	r3, [r3, #24]
 8000828:	4a35      	ldr	r2, [pc, #212]	@ (8000900 <MX_GPIO_Init+0x120>)
 800082a:	f043 0304 	orr.w	r3, r3, #4
 800082e:	6193      	str	r3, [r2, #24]
 8000830:	4b33      	ldr	r3, [pc, #204]	@ (8000900 <MX_GPIO_Init+0x120>)
 8000832:	699b      	ldr	r3, [r3, #24]
 8000834:	f003 0304 	and.w	r3, r3, #4
 8000838:	607b      	str	r3, [r7, #4]
 800083a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800083c:	4b30      	ldr	r3, [pc, #192]	@ (8000900 <MX_GPIO_Init+0x120>)
 800083e:	699b      	ldr	r3, [r3, #24]
 8000840:	4a2f      	ldr	r2, [pc, #188]	@ (8000900 <MX_GPIO_Init+0x120>)
 8000842:	f043 0308 	orr.w	r3, r3, #8
 8000846:	6193      	str	r3, [r2, #24]
 8000848:	4b2d      	ldr	r3, [pc, #180]	@ (8000900 <MX_GPIO_Init+0x120>)
 800084a:	699b      	ldr	r3, [r3, #24]
 800084c:	f003 0308 	and.w	r3, r3, #8
 8000850:	603b      	str	r3, [r7, #0]
 8000852:	683b      	ldr	r3, [r7, #0]

  /* LD2 */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000854:	2200      	movs	r2, #0
 8000856:	2120      	movs	r1, #32
 8000858:	482a      	ldr	r0, [pc, #168]	@ (8000904 <MX_GPIO_Init+0x124>)
 800085a:	f000 fd5c 	bl	8001316 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin   = LD2_Pin;
 800085e:	2320      	movs	r3, #32
 8000860:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8000862:	2301      	movs	r3, #1
 8000864:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000866:	2300      	movs	r3, #0
 8000868:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800086a:	2302      	movs	r3, #2
 800086c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800086e:	f107 0310 	add.w	r3, r7, #16
 8000872:	4619      	mov	r1, r3
 8000874:	4823      	ldr	r0, [pc, #140]	@ (8000904 <MX_GPIO_Init+0x124>)
 8000876:	f000 fbb3 	bl	8000fe0 <HAL_GPIO_Init>

  /* Motor IN1/IN2 */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 800087a:	2200      	movs	r2, #0
 800087c:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8000880:	4821      	ldr	r0, [pc, #132]	@ (8000908 <MX_GPIO_Init+0x128>)
 8000882:	f000 fd48 	bl	8001316 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin   = GPIO_PIN_10|GPIO_PIN_11;
 8000886:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800088a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 800088c:	2301      	movs	r3, #1
 800088e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000890:	2300      	movs	r3, #0
 8000892:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000894:	2302      	movs	r3, #2
 8000896:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000898:	f107 0310 	add.w	r3, r7, #16
 800089c:	4619      	mov	r1, r3
 800089e:	481a      	ldr	r0, [pc, #104]	@ (8000908 <MX_GPIO_Init+0x128>)
 80008a0:	f000 fb9e 	bl	8000fe0 <HAL_GPIO_Init>

  /* Button PC5: 눌림(FALLING)만 */
  GPIO_InitStruct.Pin  = GPIO_PIN_5;
 80008a4:	2320      	movs	r3, #32
 80008a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008a8:	4b18      	ldr	r3, [pc, #96]	@ (800090c <MX_GPIO_Init+0x12c>)
 80008aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008ac:	2301      	movs	r3, #1
 80008ae:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008b0:	f107 0310 	add.w	r3, r7, #16
 80008b4:	4619      	mov	r1, r3
 80008b6:	4816      	ldr	r0, [pc, #88]	@ (8000910 <MX_GPIO_Init+0x130>)
 80008b8:	f000 fb92 	bl	8000fe0 <HAL_GPIO_Init>

  /* Gear PC6/PC8: 양엣지 */
  GPIO_InitStruct.Pin  = GPIO_PIN_6|GPIO_PIN_8;
 80008bc:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80008c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80008c2:	4b14      	ldr	r3, [pc, #80]	@ (8000914 <MX_GPIO_Init+0x134>)
 80008c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008c6:	2301      	movs	r3, #1
 80008c8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008ca:	f107 0310 	add.w	r3, r7, #16
 80008ce:	4619      	mov	r1, r3
 80008d0:	480f      	ldr	r0, [pc, #60]	@ (8000910 <MX_GPIO_Init+0x130>)
 80008d2:	f000 fb85 	bl	8000fe0 <HAL_GPIO_Init>

  /* NVIC (FromISR 안전 우선순위) */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 80008d6:	2200      	movs	r2, #0
 80008d8:	2105      	movs	r1, #5
 80008da:	2017      	movs	r0, #23
 80008dc:	f000 fb49 	bl	8000f72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80008e0:	2017      	movs	r0, #23
 80008e2:	f000 fb62 	bl	8000faa <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80008e6:	2200      	movs	r2, #0
 80008e8:	2105      	movs	r1, #5
 80008ea:	2028      	movs	r0, #40	@ 0x28
 80008ec:	f000 fb41 	bl	8000f72 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80008f0:	2028      	movs	r0, #40	@ 0x28
 80008f2:	f000 fb5a 	bl	8000faa <HAL_NVIC_EnableIRQ>
}
 80008f6:	bf00      	nop
 80008f8:	3720      	adds	r7, #32
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40021000 	.word	0x40021000
 8000904:	40010800 	.word	0x40010800
 8000908:	40010c00 	.word	0x40010c00
 800090c:	10210000 	.word	0x10210000
 8000910:	40011000 	.word	0x40011000
 8000914:	10310000 	.word	0x10310000

08000918 <SystemClock_Config>:

/* ===== Clock ===== */
void SystemClock_Config(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b090      	sub	sp, #64	@ 0x40
 800091c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800091e:	f107 0318 	add.w	r3, r7, #24
 8000922:	2228      	movs	r2, #40	@ 0x28
 8000924:	2100      	movs	r1, #0
 8000926:	4618      	mov	r0, r3
 8000928:	f004 fb16 	bl	8004f58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800092c:	1d3b      	adds	r3, r7, #4
 800092e:	2200      	movs	r2, #0
 8000930:	601a      	str	r2, [r3, #0]
 8000932:	605a      	str	r2, [r3, #4]
 8000934:	609a      	str	r2, [r3, #8]
 8000936:	60da      	str	r2, [r3, #12]
 8000938:	611a      	str	r2, [r3, #16]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800093a:	2301      	movs	r3, #1
 800093c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState       = RCC_HSE_ON;
 800093e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000942:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000944:	2300      	movs	r3, #0
 8000946:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState       = RCC_HSI_ON;
 8000948:	2301      	movs	r3, #1
 800094a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState   = RCC_PLL_ON;
 800094c:	2302      	movs	r3, #2
 800094e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource  = RCC_PLLSOURCE_HSE;
 8000950:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000954:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL     = RCC_PLL_MUL9;
 8000956:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800095a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { Error_Handler(); }
 800095c:	f107 0318 	add.w	r3, r7, #24
 8000960:	4618      	mov	r0, r3
 8000962:	f000 fd09 	bl	8001378 <HAL_RCC_OscConfig>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <SystemClock_Config+0x58>
 800096c:	f000 f892 	bl	8000a94 <Error_Handler>

  RCC_ClkInitStruct.ClockType      = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000970:	230f      	movs	r3, #15
 8000972:	607b      	str	r3, [r7, #4]
                                   | RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_PLLCLK;
 8000974:	2302      	movs	r3, #2
 8000976:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 8000978:	2300      	movs	r3, #0
 800097a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800097c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000980:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000982:	2300      	movs	r3, #0
 8000984:	617b      	str	r3, [r7, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) { Error_Handler(); }
 8000986:	1d3b      	adds	r3, r7, #4
 8000988:	2102      	movs	r1, #2
 800098a:	4618      	mov	r0, r3
 800098c:	f000 ff76 	bl	800187c <HAL_RCC_ClockConfig>
 8000990:	4603      	mov	r3, r0
 8000992:	2b00      	cmp	r3, #0
 8000994:	d001      	beq.n	800099a <SystemClock_Config+0x82>
 8000996:	f000 f87d 	bl	8000a94 <Error_Handler>
}
 800099a:	bf00      	nop
 800099c:	3740      	adds	r7, #64	@ 0x40
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}
	...

080009a4 <HAL_GPIO_EXTI_Callback>:

/* ===== EXTI ISR ===== */
void HAL_GPIO_EXTI_Callback(uint16_t pin)
{
 80009a4:	b590      	push	{r4, r7, lr}
 80009a6:	b08d      	sub	sp, #52	@ 0x34
 80009a8:	af02      	add	r7, sp, #8
 80009aa:	4603      	mov	r3, r0
 80009ac:	80fb      	strh	r3, [r7, #6]
  BaseType_t hpw = pdFALSE;
 80009ae:	2300      	movs	r3, #0
 80009b0:	623b      	str	r3, [r7, #32]
  TickType_t now = xTaskGetTickCountFromISR();
 80009b2:	f002 ff15 	bl	80037e0 <xTaskGetTickCountFromISR>
 80009b6:	6278      	str	r0, [r7, #36]	@ 0x24

  if (pin == GPIO_PIN_5) {  // 버튼: 눌림(FALLING)
 80009b8:	88fb      	ldrh	r3, [r7, #6]
 80009ba:	2b20      	cmp	r3, #32
 80009bc:	d12e      	bne.n	8000a1c <HAL_GPIO_EXTI_Callback+0x78>
    static TickType_t lastPress = 0;
    if ((now - lastPress) < pdMS_TO_TICKS(DEBOUNCE_MS_PRESS)) return;
 80009be:	4b30      	ldr	r3, [pc, #192]	@ (8000a80 <HAL_GPIO_EXTI_Callback+0xdc>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80009c4:	1ad3      	subs	r3, r2, r3
 80009c6:	2b3b      	cmp	r3, #59	@ 0x3b
 80009c8:	d956      	bls.n	8000a78 <HAL_GPIO_EXTI_Callback+0xd4>
    lastPress = now;
 80009ca:	4a2d      	ldr	r2, [pc, #180]	@ (8000a80 <HAL_GPIO_EXTI_Callback+0xdc>)
 80009cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009ce:	6013      	str	r3, [r2, #0]

    if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5) == GPIO_PIN_RESET) {
 80009d0:	2120      	movs	r1, #32
 80009d2:	482c      	ldr	r0, [pc, #176]	@ (8000a84 <HAL_GPIO_EXTI_Callback+0xe0>)
 80009d4:	f000 fc88 	bl	80012e8 <HAL_GPIO_ReadPin>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d140      	bne.n	8000a60 <HAL_GPIO_EXTI_Callback+0xbc>
      evt_t e = { .type = EVT_BTN_DOWN, .tick = now, .pin = GPIO_PIN_5, .level = 0 };
 80009de:	2301      	movs	r3, #1
 80009e0:	753b      	strb	r3, [r7, #20]
 80009e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009e4:	61bb      	str	r3, [r7, #24]
 80009e6:	2320      	movs	r3, #32
 80009e8:	83bb      	strh	r3, [r7, #28]
 80009ea:	2300      	movs	r3, #0
 80009ec:	77bb      	strb	r3, [r7, #30]
      xQueueSendFromISR(qEvt, &e, &hpw);
 80009ee:	4b26      	ldr	r3, [pc, #152]	@ (8000a88 <HAL_GPIO_EXTI_Callback+0xe4>)
 80009f0:	6818      	ldr	r0, [r3, #0]
 80009f2:	f107 0220 	add.w	r2, r7, #32
 80009f6:	f107 0114 	add.w	r1, r7, #20
 80009fa:	2300      	movs	r3, #0
 80009fc:	f002 f8ca 	bl	8002b94 <xQueueGenericSendFromISR>
      xTimerStartFromISR(tBtnRelease, &hpw); // 해제 감시 시작
 8000a00:	4b22      	ldr	r3, [pc, #136]	@ (8000a8c <HAL_GPIO_EXTI_Callback+0xe8>)
 8000a02:	681c      	ldr	r4, [r3, #0]
 8000a04:	f002 feec 	bl	80037e0 <xTaskGetTickCountFromISR>
 8000a08:	4602      	mov	r2, r0
 8000a0a:	f107 0320 	add.w	r3, r7, #32
 8000a0e:	2100      	movs	r1, #0
 8000a10:	9100      	str	r1, [sp, #0]
 8000a12:	2106      	movs	r1, #6
 8000a14:	4620      	mov	r0, r4
 8000a16:	f003 fbd1 	bl	80041bc <xTimerGenericCommand>
 8000a1a:	e021      	b.n	8000a60 <HAL_GPIO_EXTI_Callback+0xbc>
    }
  }
  else if (pin == GPIO_PIN_6 || pin == GPIO_PIN_8) { // 기어 엣지
 8000a1c:	88fb      	ldrh	r3, [r7, #6]
 8000a1e:	2b40      	cmp	r3, #64	@ 0x40
 8000a20:	d003      	beq.n	8000a2a <HAL_GPIO_EXTI_Callback+0x86>
 8000a22:	88fb      	ldrh	r3, [r7, #6]
 8000a24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000a28:	d11a      	bne.n	8000a60 <HAL_GPIO_EXTI_Callback+0xbc>
    evt_t e = { .type = EVT_GEAR_EDGE, .tick = now, .pin = pin,
 8000a2a:	2303      	movs	r3, #3
 8000a2c:	723b      	strb	r3, [r7, #8]
 8000a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a30:	60fb      	str	r3, [r7, #12]
 8000a32:	88fb      	ldrh	r3, [r7, #6]
 8000a34:	823b      	strh	r3, [r7, #16]
                .level = (HAL_GPIO_ReadPin(GPIOC, pin)==GPIO_PIN_SET) };
 8000a36:	88fb      	ldrh	r3, [r7, #6]
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4812      	ldr	r0, [pc, #72]	@ (8000a84 <HAL_GPIO_EXTI_Callback+0xe0>)
 8000a3c:	f000 fc54 	bl	80012e8 <HAL_GPIO_ReadPin>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b01      	cmp	r3, #1
 8000a44:	bf0c      	ite	eq
 8000a46:	2301      	moveq	r3, #1
 8000a48:	2300      	movne	r3, #0
 8000a4a:	b2db      	uxtb	r3, r3
    evt_t e = { .type = EVT_GEAR_EDGE, .tick = now, .pin = pin,
 8000a4c:	74bb      	strb	r3, [r7, #18]
    xQueueSendFromISR(qEvt, &e, &hpw);
 8000a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a88 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000a50:	6818      	ldr	r0, [r3, #0]
 8000a52:	f107 0220 	add.w	r2, r7, #32
 8000a56:	f107 0108 	add.w	r1, r7, #8
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	f002 f89a 	bl	8002b94 <xQueueGenericSendFromISR>
  }
  portYIELD_FROM_ISR(hpw);
 8000a60:	6a3b      	ldr	r3, [r7, #32]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d009      	beq.n	8000a7a <HAL_GPIO_EXTI_Callback+0xd6>
 8000a66:	4b0a      	ldr	r3, [pc, #40]	@ (8000a90 <HAL_GPIO_EXTI_Callback+0xec>)
 8000a68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000a6c:	601a      	str	r2, [r3, #0]
 8000a6e:	f3bf 8f4f 	dsb	sy
 8000a72:	f3bf 8f6f 	isb	sy
 8000a76:	e000      	b.n	8000a7a <HAL_GPIO_EXTI_Callback+0xd6>
    if ((now - lastPress) < pdMS_TO_TICKS(DEBOUNCE_MS_PRESS)) return;
 8000a78:	bf00      	nop
}
 8000a7a:	372c      	adds	r7, #44	@ 0x2c
 8000a7c:	46bd      	mov	sp, r7
 8000a7e:	bd90      	pop	{r4, r7, pc}
 8000a80:	2000077c 	.word	0x2000077c
 8000a84:	40011000 	.word	0x40011000
 8000a88:	20000764 	.word	0x20000764
 8000a8c:	20000768 	.word	0x20000768
 8000a90:	e000ed04 	.word	0xe000ed04

08000a94 <Error_Handler>:

/* ===== Error ===== */
void Error_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a98:	b672      	cpsid	i
}
 8000a9a:	bf00      	nop
  __disable_irq();
  while (1) { }
 8000a9c:	bf00      	nop
 8000a9e:	e7fd      	b.n	8000a9c <Error_Handler+0x8>

08000aa0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b084      	sub	sp, #16
 8000aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000aa6:	4b18      	ldr	r3, [pc, #96]	@ (8000b08 <HAL_MspInit+0x68>)
 8000aa8:	699b      	ldr	r3, [r3, #24]
 8000aaa:	4a17      	ldr	r2, [pc, #92]	@ (8000b08 <HAL_MspInit+0x68>)
 8000aac:	f043 0301 	orr.w	r3, r3, #1
 8000ab0:	6193      	str	r3, [r2, #24]
 8000ab2:	4b15      	ldr	r3, [pc, #84]	@ (8000b08 <HAL_MspInit+0x68>)
 8000ab4:	699b      	ldr	r3, [r3, #24]
 8000ab6:	f003 0301 	and.w	r3, r3, #1
 8000aba:	60bb      	str	r3, [r7, #8]
 8000abc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000abe:	4b12      	ldr	r3, [pc, #72]	@ (8000b08 <HAL_MspInit+0x68>)
 8000ac0:	69db      	ldr	r3, [r3, #28]
 8000ac2:	4a11      	ldr	r2, [pc, #68]	@ (8000b08 <HAL_MspInit+0x68>)
 8000ac4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ac8:	61d3      	str	r3, [r2, #28]
 8000aca:	4b0f      	ldr	r3, [pc, #60]	@ (8000b08 <HAL_MspInit+0x68>)
 8000acc:	69db      	ldr	r3, [r3, #28]
 8000ace:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ad2:	607b      	str	r3, [r7, #4]
 8000ad4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	210f      	movs	r1, #15
 8000ada:	f06f 0001 	mvn.w	r0, #1
 8000ade:	f000 fa48 	bl	8000f72 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000ae2:	4b0a      	ldr	r3, [pc, #40]	@ (8000b0c <HAL_MspInit+0x6c>)
 8000ae4:	685b      	ldr	r3, [r3, #4]
 8000ae6:	60fb      	str	r3, [r7, #12]
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	68fb      	ldr	r3, [r7, #12]
 8000af2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000af6:	60fb      	str	r3, [r7, #12]
 8000af8:	4a04      	ldr	r2, [pc, #16]	@ (8000b0c <HAL_MspInit+0x6c>)
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000afe:	bf00      	nop
 8000b00:	3710      	adds	r7, #16
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	40021000 	.word	0x40021000
 8000b0c:	40010000 	.word	0x40010000

08000b10 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b085      	sub	sp, #20
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a09      	ldr	r2, [pc, #36]	@ (8000b44 <HAL_TIM_PWM_MspInit+0x34>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d10b      	bne.n	8000b3a <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b22:	4b09      	ldr	r3, [pc, #36]	@ (8000b48 <HAL_TIM_PWM_MspInit+0x38>)
 8000b24:	69db      	ldr	r3, [r3, #28]
 8000b26:	4a08      	ldr	r2, [pc, #32]	@ (8000b48 <HAL_TIM_PWM_MspInit+0x38>)
 8000b28:	f043 0302 	orr.w	r3, r3, #2
 8000b2c:	61d3      	str	r3, [r2, #28]
 8000b2e:	4b06      	ldr	r3, [pc, #24]	@ (8000b48 <HAL_TIM_PWM_MspInit+0x38>)
 8000b30:	69db      	ldr	r3, [r3, #28]
 8000b32:	f003 0302 	and.w	r3, r3, #2
 8000b36:	60fb      	str	r3, [r7, #12]
 8000b38:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000b3a:	bf00      	nop
 8000b3c:	3714      	adds	r7, #20
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bc80      	pop	{r7}
 8000b42:	4770      	bx	lr
 8000b44:	40000400 	.word	0x40000400
 8000b48:	40021000 	.word	0x40021000

08000b4c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b088      	sub	sp, #32
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b54:	f107 0310 	add.w	r3, r7, #16
 8000b58:	2200      	movs	r2, #0
 8000b5a:	601a      	str	r2, [r3, #0]
 8000b5c:	605a      	str	r2, [r3, #4]
 8000b5e:	609a      	str	r2, [r3, #8]
 8000b60:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	4a0f      	ldr	r2, [pc, #60]	@ (8000ba4 <HAL_TIM_MspPostInit+0x58>)
 8000b68:	4293      	cmp	r3, r2
 8000b6a:	d117      	bne.n	8000b9c <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ba8 <HAL_TIM_MspPostInit+0x5c>)
 8000b6e:	699b      	ldr	r3, [r3, #24]
 8000b70:	4a0d      	ldr	r2, [pc, #52]	@ (8000ba8 <HAL_TIM_MspPostInit+0x5c>)
 8000b72:	f043 0308 	orr.w	r3, r3, #8
 8000b76:	6193      	str	r3, [r2, #24]
 8000b78:	4b0b      	ldr	r3, [pc, #44]	@ (8000ba8 <HAL_TIM_MspPostInit+0x5c>)
 8000b7a:	699b      	ldr	r3, [r3, #24]
 8000b7c:	f003 0308 	and.w	r3, r3, #8
 8000b80:	60fb      	str	r3, [r7, #12]
 8000b82:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000b84:	2301      	movs	r3, #1
 8000b86:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b88:	2302      	movs	r3, #2
 8000b8a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8c:	2302      	movs	r3, #2
 8000b8e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b90:	f107 0310 	add.w	r3, r7, #16
 8000b94:	4619      	mov	r1, r3
 8000b96:	4805      	ldr	r0, [pc, #20]	@ (8000bac <HAL_TIM_MspPostInit+0x60>)
 8000b98:	f000 fa22 	bl	8000fe0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000b9c:	bf00      	nop
 8000b9e:	3720      	adds	r7, #32
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	40000400 	.word	0x40000400
 8000ba8:	40021000 	.word	0x40021000
 8000bac:	40010c00 	.word	0x40010c00

08000bb0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b088      	sub	sp, #32
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bb8:	f107 0310 	add.w	r3, r7, #16
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	601a      	str	r2, [r3, #0]
 8000bc0:	605a      	str	r2, [r3, #4]
 8000bc2:	609a      	str	r2, [r3, #8]
 8000bc4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	4a15      	ldr	r2, [pc, #84]	@ (8000c20 <HAL_UART_MspInit+0x70>)
 8000bcc:	4293      	cmp	r3, r2
 8000bce:	d123      	bne.n	8000c18 <HAL_UART_MspInit+0x68>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bd0:	4b14      	ldr	r3, [pc, #80]	@ (8000c24 <HAL_UART_MspInit+0x74>)
 8000bd2:	69db      	ldr	r3, [r3, #28]
 8000bd4:	4a13      	ldr	r2, [pc, #76]	@ (8000c24 <HAL_UART_MspInit+0x74>)
 8000bd6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bda:	61d3      	str	r3, [r2, #28]
 8000bdc:	4b11      	ldr	r3, [pc, #68]	@ (8000c24 <HAL_UART_MspInit+0x74>)
 8000bde:	69db      	ldr	r3, [r3, #28]
 8000be0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000be4:	60fb      	str	r3, [r7, #12]
 8000be6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be8:	4b0e      	ldr	r3, [pc, #56]	@ (8000c24 <HAL_UART_MspInit+0x74>)
 8000bea:	699b      	ldr	r3, [r3, #24]
 8000bec:	4a0d      	ldr	r2, [pc, #52]	@ (8000c24 <HAL_UART_MspInit+0x74>)
 8000bee:	f043 0304 	orr.w	r3, r3, #4
 8000bf2:	6193      	str	r3, [r2, #24]
 8000bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8000c24 <HAL_UART_MspInit+0x74>)
 8000bf6:	699b      	ldr	r3, [r3, #24]
 8000bf8:	f003 0304 	and.w	r3, r3, #4
 8000bfc:	60bb      	str	r3, [r7, #8]
 8000bfe:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000c00:	230c      	movs	r3, #12
 8000c02:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c04:	2302      	movs	r3, #2
 8000c06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c08:	2302      	movs	r3, #2
 8000c0a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0c:	f107 0310 	add.w	r3, r7, #16
 8000c10:	4619      	mov	r1, r3
 8000c12:	4805      	ldr	r0, [pc, #20]	@ (8000c28 <HAL_UART_MspInit+0x78>)
 8000c14:	f000 f9e4 	bl	8000fe0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000c18:	bf00      	nop
 8000c1a:	3720      	adds	r7, #32
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	40004400 	.word	0x40004400
 8000c24:	40021000 	.word	0x40021000
 8000c28:	40010800 	.word	0x40010800

08000c2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c30:	bf00      	nop
 8000c32:	e7fd      	b.n	8000c30 <NMI_Handler+0x4>

08000c34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c34:	b480      	push	{r7}
 8000c36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c38:	bf00      	nop
 8000c3a:	e7fd      	b.n	8000c38 <HardFault_Handler+0x4>

08000c3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c40:	bf00      	nop
 8000c42:	e7fd      	b.n	8000c40 <MemManage_Handler+0x4>

08000c44 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c48:	bf00      	nop
 8000c4a:	e7fd      	b.n	8000c48 <BusFault_Handler+0x4>

08000c4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c50:	bf00      	nop
 8000c52:	e7fd      	b.n	8000c50 <UsageFault_Handler+0x4>

08000c54 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c58:	bf00      	nop
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bc80      	pop	{r7}
 8000c5e:	4770      	bx	lr

08000c60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c64:	f000 f892 	bl	8000d8c <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000c68:	f003 f8f4 	bl	8003e54 <xTaskGetSchedulerState>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b01      	cmp	r3, #1
 8000c70:	d001      	beq.n	8000c76 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000c72:	f003 ff01 	bl	8004a78 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c76:	bf00      	nop
 8000c78:	bd80      	pop	{r7, pc}

08000c7a <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8000c7a:	b580      	push	{r7, lr}
 8000c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8000c7e:	2020      	movs	r0, #32
 8000c80:	f000 fb62 	bl	8001348 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8000c84:	2040      	movs	r0, #64	@ 0x40
 8000c86:	f000 fb5f 	bl	8001348 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8000c8a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8000c8e:	f000 fb5b 	bl	8001348 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8000c92:	bf00      	nop
 8000c94:	bd80      	pop	{r7, pc}

08000c96 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000c96:	b580      	push	{r7, lr}
 8000c98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000c9a:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000c9e:	f000 fb53 	bl	8001348 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000ca2:	bf00      	nop
 8000ca4:	bd80      	pop	{r7, pc}

08000ca6 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ca6:	b480      	push	{r7}
 8000ca8:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000caa:	bf00      	nop
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bc80      	pop	{r7}
 8000cb0:	4770      	bx	lr
	...

08000cb4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000cb4:	f7ff fff7 	bl	8000ca6 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cb8:	480b      	ldr	r0, [pc, #44]	@ (8000ce8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000cba:	490c      	ldr	r1, [pc, #48]	@ (8000cec <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000cbc:	4a0c      	ldr	r2, [pc, #48]	@ (8000cf0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000cbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cc0:	e002      	b.n	8000cc8 <LoopCopyDataInit>

08000cc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cc6:	3304      	adds	r3, #4

08000cc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ccc:	d3f9      	bcc.n	8000cc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cce:	4a09      	ldr	r2, [pc, #36]	@ (8000cf4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000cd0:	4c09      	ldr	r4, [pc, #36]	@ (8000cf8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000cd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cd4:	e001      	b.n	8000cda <LoopFillZerobss>

08000cd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cd8:	3204      	adds	r2, #4

08000cda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cdc:	d3fb      	bcc.n	8000cd6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cde:	f004 f943 	bl	8004f68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ce2:	f7ff fc4f 	bl	8000584 <main>
  bx lr
 8000ce6:	4770      	bx	lr
  ldr r0, =_sdata
 8000ce8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cec:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000cf0:	08005048 	.word	0x08005048
  ldr r2, =_sbss
 8000cf4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000cf8:	20001614 	.word	0x20001614

08000cfc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cfc:	e7fe      	b.n	8000cfc <ADC1_2_IRQHandler>
	...

08000d00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d04:	4b08      	ldr	r3, [pc, #32]	@ (8000d28 <HAL_Init+0x28>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a07      	ldr	r2, [pc, #28]	@ (8000d28 <HAL_Init+0x28>)
 8000d0a:	f043 0310 	orr.w	r3, r3, #16
 8000d0e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d10:	2003      	movs	r0, #3
 8000d12:	f000 f923 	bl	8000f5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d16:	200f      	movs	r0, #15
 8000d18:	f000 f808 	bl	8000d2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d1c:	f7ff fec0 	bl	8000aa0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d20:	2300      	movs	r3, #0
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	40022000 	.word	0x40022000

08000d2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d34:	4b12      	ldr	r3, [pc, #72]	@ (8000d80 <HAL_InitTick+0x54>)
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	4b12      	ldr	r3, [pc, #72]	@ (8000d84 <HAL_InitTick+0x58>)
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	4619      	mov	r1, r3
 8000d3e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d42:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d4a:	4618      	mov	r0, r3
 8000d4c:	f000 f93b 	bl	8000fc6 <HAL_SYSTICK_Config>
 8000d50:	4603      	mov	r3, r0
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d001      	beq.n	8000d5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d56:	2301      	movs	r3, #1
 8000d58:	e00e      	b.n	8000d78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	2b0f      	cmp	r3, #15
 8000d5e:	d80a      	bhi.n	8000d76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d60:	2200      	movs	r2, #0
 8000d62:	6879      	ldr	r1, [r7, #4]
 8000d64:	f04f 30ff 	mov.w	r0, #4294967295
 8000d68:	f000 f903 	bl	8000f72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d6c:	4a06      	ldr	r2, [pc, #24]	@ (8000d88 <HAL_InitTick+0x5c>)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d72:	2300      	movs	r3, #0
 8000d74:	e000      	b.n	8000d78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d76:	2301      	movs	r3, #1
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	20000000 	.word	0x20000000
 8000d84:	20000008 	.word	0x20000008
 8000d88:	20000004 	.word	0x20000004

08000d8c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d90:	4b05      	ldr	r3, [pc, #20]	@ (8000da8 <HAL_IncTick+0x1c>)
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	461a      	mov	r2, r3
 8000d96:	4b05      	ldr	r3, [pc, #20]	@ (8000dac <HAL_IncTick+0x20>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4413      	add	r3, r2
 8000d9c:	4a03      	ldr	r2, [pc, #12]	@ (8000dac <HAL_IncTick+0x20>)
 8000d9e:	6013      	str	r3, [r2, #0]
}
 8000da0:	bf00      	nop
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bc80      	pop	{r7}
 8000da6:	4770      	bx	lr
 8000da8:	20000008 	.word	0x20000008
 8000dac:	20000780 	.word	0x20000780

08000db0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  return uwTick;
 8000db4:	4b02      	ldr	r3, [pc, #8]	@ (8000dc0 <HAL_GetTick+0x10>)
 8000db6:	681b      	ldr	r3, [r3, #0]
}
 8000db8:	4618      	mov	r0, r3
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bc80      	pop	{r7}
 8000dbe:	4770      	bx	lr
 8000dc0:	20000780 	.word	0x20000780

08000dc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b085      	sub	sp, #20
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	f003 0307 	and.w	r3, r3, #7
 8000dd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8000e08 <__NVIC_SetPriorityGrouping+0x44>)
 8000dd6:	68db      	ldr	r3, [r3, #12]
 8000dd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dda:	68ba      	ldr	r2, [r7, #8]
 8000ddc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000de0:	4013      	ands	r3, r2
 8000de2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000de8:	68bb      	ldr	r3, [r7, #8]
 8000dea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000df0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000df4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000df6:	4a04      	ldr	r2, [pc, #16]	@ (8000e08 <__NVIC_SetPriorityGrouping+0x44>)
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	60d3      	str	r3, [r2, #12]
}
 8000dfc:	bf00      	nop
 8000dfe:	3714      	adds	r7, #20
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bc80      	pop	{r7}
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	e000ed00 	.word	0xe000ed00

08000e0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e10:	4b04      	ldr	r3, [pc, #16]	@ (8000e24 <__NVIC_GetPriorityGrouping+0x18>)
 8000e12:	68db      	ldr	r3, [r3, #12]
 8000e14:	0a1b      	lsrs	r3, r3, #8
 8000e16:	f003 0307 	and.w	r3, r3, #7
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bc80      	pop	{r7}
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	e000ed00 	.word	0xe000ed00

08000e28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	db0b      	blt.n	8000e52 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e3a:	79fb      	ldrb	r3, [r7, #7]
 8000e3c:	f003 021f 	and.w	r2, r3, #31
 8000e40:	4906      	ldr	r1, [pc, #24]	@ (8000e5c <__NVIC_EnableIRQ+0x34>)
 8000e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e46:	095b      	lsrs	r3, r3, #5
 8000e48:	2001      	movs	r0, #1
 8000e4a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e52:	bf00      	nop
 8000e54:	370c      	adds	r7, #12
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bc80      	pop	{r7}
 8000e5a:	4770      	bx	lr
 8000e5c:	e000e100 	.word	0xe000e100

08000e60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b083      	sub	sp, #12
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	6039      	str	r1, [r7, #0]
 8000e6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	db0a      	blt.n	8000e8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	b2da      	uxtb	r2, r3
 8000e78:	490c      	ldr	r1, [pc, #48]	@ (8000eac <__NVIC_SetPriority+0x4c>)
 8000e7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e7e:	0112      	lsls	r2, r2, #4
 8000e80:	b2d2      	uxtb	r2, r2
 8000e82:	440b      	add	r3, r1
 8000e84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e88:	e00a      	b.n	8000ea0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	b2da      	uxtb	r2, r3
 8000e8e:	4908      	ldr	r1, [pc, #32]	@ (8000eb0 <__NVIC_SetPriority+0x50>)
 8000e90:	79fb      	ldrb	r3, [r7, #7]
 8000e92:	f003 030f 	and.w	r3, r3, #15
 8000e96:	3b04      	subs	r3, #4
 8000e98:	0112      	lsls	r2, r2, #4
 8000e9a:	b2d2      	uxtb	r2, r2
 8000e9c:	440b      	add	r3, r1
 8000e9e:	761a      	strb	r2, [r3, #24]
}
 8000ea0:	bf00      	nop
 8000ea2:	370c      	adds	r7, #12
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bc80      	pop	{r7}
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	e000e100 	.word	0xe000e100
 8000eb0:	e000ed00 	.word	0xe000ed00

08000eb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b089      	sub	sp, #36	@ 0x24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	f003 0307 	and.w	r3, r3, #7
 8000ec6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	f1c3 0307 	rsb	r3, r3, #7
 8000ece:	2b04      	cmp	r3, #4
 8000ed0:	bf28      	it	cs
 8000ed2:	2304      	movcs	r3, #4
 8000ed4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	3304      	adds	r3, #4
 8000eda:	2b06      	cmp	r3, #6
 8000edc:	d902      	bls.n	8000ee4 <NVIC_EncodePriority+0x30>
 8000ede:	69fb      	ldr	r3, [r7, #28]
 8000ee0:	3b03      	subs	r3, #3
 8000ee2:	e000      	b.n	8000ee6 <NVIC_EncodePriority+0x32>
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8000eec:	69bb      	ldr	r3, [r7, #24]
 8000eee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef2:	43da      	mvns	r2, r3
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	401a      	ands	r2, r3
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000efc:	f04f 31ff 	mov.w	r1, #4294967295
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	fa01 f303 	lsl.w	r3, r1, r3
 8000f06:	43d9      	mvns	r1, r3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f0c:	4313      	orrs	r3, r2
         );
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	3724      	adds	r7, #36	@ 0x24
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bc80      	pop	{r7}
 8000f16:	4770      	bx	lr

08000f18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	3b01      	subs	r3, #1
 8000f24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f28:	d301      	bcc.n	8000f2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	e00f      	b.n	8000f4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f2e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f58 <SysTick_Config+0x40>)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	3b01      	subs	r3, #1
 8000f34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f36:	210f      	movs	r1, #15
 8000f38:	f04f 30ff 	mov.w	r0, #4294967295
 8000f3c:	f7ff ff90 	bl	8000e60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f40:	4b05      	ldr	r3, [pc, #20]	@ (8000f58 <SysTick_Config+0x40>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f46:	4b04      	ldr	r3, [pc, #16]	@ (8000f58 <SysTick_Config+0x40>)
 8000f48:	2207      	movs	r2, #7
 8000f4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f4c:	2300      	movs	r3, #0
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	e000e010 	.word	0xe000e010

08000f5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	f7ff ff2d 	bl	8000dc4 <__NVIC_SetPriorityGrouping>
}
 8000f6a:	bf00      	nop
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f72:	b580      	push	{r7, lr}
 8000f74:	b086      	sub	sp, #24
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	4603      	mov	r3, r0
 8000f7a:	60b9      	str	r1, [r7, #8]
 8000f7c:	607a      	str	r2, [r7, #4]
 8000f7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f80:	2300      	movs	r3, #0
 8000f82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f84:	f7ff ff42 	bl	8000e0c <__NVIC_GetPriorityGrouping>
 8000f88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f8a:	687a      	ldr	r2, [r7, #4]
 8000f8c:	68b9      	ldr	r1, [r7, #8]
 8000f8e:	6978      	ldr	r0, [r7, #20]
 8000f90:	f7ff ff90 	bl	8000eb4 <NVIC_EncodePriority>
 8000f94:	4602      	mov	r2, r0
 8000f96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f9a:	4611      	mov	r1, r2
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff ff5f 	bl	8000e60 <__NVIC_SetPriority>
}
 8000fa2:	bf00      	nop
 8000fa4:	3718      	adds	r7, #24
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}

08000faa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000faa:	b580      	push	{r7, lr}
 8000fac:	b082      	sub	sp, #8
 8000fae:	af00      	add	r7, sp, #0
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000fb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f7ff ff35 	bl	8000e28 <__NVIC_EnableIRQ>
}
 8000fbe:	bf00      	nop
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}

08000fc6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fc6:	b580      	push	{r7, lr}
 8000fc8:	b082      	sub	sp, #8
 8000fca:	af00      	add	r7, sp, #0
 8000fcc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fce:	6878      	ldr	r0, [r7, #4]
 8000fd0:	f7ff ffa2 	bl	8000f18 <SysTick_Config>
 8000fd4:	4603      	mov	r3, r0
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
	...

08000fe0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b08b      	sub	sp, #44	@ 0x2c
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
 8000fe8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000fea:	2300      	movs	r3, #0
 8000fec:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ff2:	e169      	b.n	80012c8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	69fa      	ldr	r2, [r7, #28]
 8001004:	4013      	ands	r3, r2
 8001006:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001008:	69ba      	ldr	r2, [r7, #24]
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	429a      	cmp	r2, r3
 800100e:	f040 8158 	bne.w	80012c2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	4a9a      	ldr	r2, [pc, #616]	@ (8001280 <HAL_GPIO_Init+0x2a0>)
 8001018:	4293      	cmp	r3, r2
 800101a:	d05e      	beq.n	80010da <HAL_GPIO_Init+0xfa>
 800101c:	4a98      	ldr	r2, [pc, #608]	@ (8001280 <HAL_GPIO_Init+0x2a0>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d875      	bhi.n	800110e <HAL_GPIO_Init+0x12e>
 8001022:	4a98      	ldr	r2, [pc, #608]	@ (8001284 <HAL_GPIO_Init+0x2a4>)
 8001024:	4293      	cmp	r3, r2
 8001026:	d058      	beq.n	80010da <HAL_GPIO_Init+0xfa>
 8001028:	4a96      	ldr	r2, [pc, #600]	@ (8001284 <HAL_GPIO_Init+0x2a4>)
 800102a:	4293      	cmp	r3, r2
 800102c:	d86f      	bhi.n	800110e <HAL_GPIO_Init+0x12e>
 800102e:	4a96      	ldr	r2, [pc, #600]	@ (8001288 <HAL_GPIO_Init+0x2a8>)
 8001030:	4293      	cmp	r3, r2
 8001032:	d052      	beq.n	80010da <HAL_GPIO_Init+0xfa>
 8001034:	4a94      	ldr	r2, [pc, #592]	@ (8001288 <HAL_GPIO_Init+0x2a8>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d869      	bhi.n	800110e <HAL_GPIO_Init+0x12e>
 800103a:	4a94      	ldr	r2, [pc, #592]	@ (800128c <HAL_GPIO_Init+0x2ac>)
 800103c:	4293      	cmp	r3, r2
 800103e:	d04c      	beq.n	80010da <HAL_GPIO_Init+0xfa>
 8001040:	4a92      	ldr	r2, [pc, #584]	@ (800128c <HAL_GPIO_Init+0x2ac>)
 8001042:	4293      	cmp	r3, r2
 8001044:	d863      	bhi.n	800110e <HAL_GPIO_Init+0x12e>
 8001046:	4a92      	ldr	r2, [pc, #584]	@ (8001290 <HAL_GPIO_Init+0x2b0>)
 8001048:	4293      	cmp	r3, r2
 800104a:	d046      	beq.n	80010da <HAL_GPIO_Init+0xfa>
 800104c:	4a90      	ldr	r2, [pc, #576]	@ (8001290 <HAL_GPIO_Init+0x2b0>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d85d      	bhi.n	800110e <HAL_GPIO_Init+0x12e>
 8001052:	2b12      	cmp	r3, #18
 8001054:	d82a      	bhi.n	80010ac <HAL_GPIO_Init+0xcc>
 8001056:	2b12      	cmp	r3, #18
 8001058:	d859      	bhi.n	800110e <HAL_GPIO_Init+0x12e>
 800105a:	a201      	add	r2, pc, #4	@ (adr r2, 8001060 <HAL_GPIO_Init+0x80>)
 800105c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001060:	080010db 	.word	0x080010db
 8001064:	080010b5 	.word	0x080010b5
 8001068:	080010c7 	.word	0x080010c7
 800106c:	08001109 	.word	0x08001109
 8001070:	0800110f 	.word	0x0800110f
 8001074:	0800110f 	.word	0x0800110f
 8001078:	0800110f 	.word	0x0800110f
 800107c:	0800110f 	.word	0x0800110f
 8001080:	0800110f 	.word	0x0800110f
 8001084:	0800110f 	.word	0x0800110f
 8001088:	0800110f 	.word	0x0800110f
 800108c:	0800110f 	.word	0x0800110f
 8001090:	0800110f 	.word	0x0800110f
 8001094:	0800110f 	.word	0x0800110f
 8001098:	0800110f 	.word	0x0800110f
 800109c:	0800110f 	.word	0x0800110f
 80010a0:	0800110f 	.word	0x0800110f
 80010a4:	080010bd 	.word	0x080010bd
 80010a8:	080010d1 	.word	0x080010d1
 80010ac:	4a79      	ldr	r2, [pc, #484]	@ (8001294 <HAL_GPIO_Init+0x2b4>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d013      	beq.n	80010da <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80010b2:	e02c      	b.n	800110e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	68db      	ldr	r3, [r3, #12]
 80010b8:	623b      	str	r3, [r7, #32]
          break;
 80010ba:	e029      	b.n	8001110 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	3304      	adds	r3, #4
 80010c2:	623b      	str	r3, [r7, #32]
          break;
 80010c4:	e024      	b.n	8001110 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	68db      	ldr	r3, [r3, #12]
 80010ca:	3308      	adds	r3, #8
 80010cc:	623b      	str	r3, [r7, #32]
          break;
 80010ce:	e01f      	b.n	8001110 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	330c      	adds	r3, #12
 80010d6:	623b      	str	r3, [r7, #32]
          break;
 80010d8:	e01a      	b.n	8001110 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	689b      	ldr	r3, [r3, #8]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d102      	bne.n	80010e8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80010e2:	2304      	movs	r3, #4
 80010e4:	623b      	str	r3, [r7, #32]
          break;
 80010e6:	e013      	b.n	8001110 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	689b      	ldr	r3, [r3, #8]
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d105      	bne.n	80010fc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80010f0:	2308      	movs	r3, #8
 80010f2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	69fa      	ldr	r2, [r7, #28]
 80010f8:	611a      	str	r2, [r3, #16]
          break;
 80010fa:	e009      	b.n	8001110 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80010fc:	2308      	movs	r3, #8
 80010fe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	69fa      	ldr	r2, [r7, #28]
 8001104:	615a      	str	r2, [r3, #20]
          break;
 8001106:	e003      	b.n	8001110 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001108:	2300      	movs	r3, #0
 800110a:	623b      	str	r3, [r7, #32]
          break;
 800110c:	e000      	b.n	8001110 <HAL_GPIO_Init+0x130>
          break;
 800110e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001110:	69bb      	ldr	r3, [r7, #24]
 8001112:	2bff      	cmp	r3, #255	@ 0xff
 8001114:	d801      	bhi.n	800111a <HAL_GPIO_Init+0x13a>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	e001      	b.n	800111e <HAL_GPIO_Init+0x13e>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	3304      	adds	r3, #4
 800111e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001120:	69bb      	ldr	r3, [r7, #24]
 8001122:	2bff      	cmp	r3, #255	@ 0xff
 8001124:	d802      	bhi.n	800112c <HAL_GPIO_Init+0x14c>
 8001126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001128:	009b      	lsls	r3, r3, #2
 800112a:	e002      	b.n	8001132 <HAL_GPIO_Init+0x152>
 800112c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800112e:	3b08      	subs	r3, #8
 8001130:	009b      	lsls	r3, r3, #2
 8001132:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	210f      	movs	r1, #15
 800113a:	693b      	ldr	r3, [r7, #16]
 800113c:	fa01 f303 	lsl.w	r3, r1, r3
 8001140:	43db      	mvns	r3, r3
 8001142:	401a      	ands	r2, r3
 8001144:	6a39      	ldr	r1, [r7, #32]
 8001146:	693b      	ldr	r3, [r7, #16]
 8001148:	fa01 f303 	lsl.w	r3, r1, r3
 800114c:	431a      	orrs	r2, r3
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800115a:	2b00      	cmp	r3, #0
 800115c:	f000 80b1 	beq.w	80012c2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001160:	4b4d      	ldr	r3, [pc, #308]	@ (8001298 <HAL_GPIO_Init+0x2b8>)
 8001162:	699b      	ldr	r3, [r3, #24]
 8001164:	4a4c      	ldr	r2, [pc, #304]	@ (8001298 <HAL_GPIO_Init+0x2b8>)
 8001166:	f043 0301 	orr.w	r3, r3, #1
 800116a:	6193      	str	r3, [r2, #24]
 800116c:	4b4a      	ldr	r3, [pc, #296]	@ (8001298 <HAL_GPIO_Init+0x2b8>)
 800116e:	699b      	ldr	r3, [r3, #24]
 8001170:	f003 0301 	and.w	r3, r3, #1
 8001174:	60bb      	str	r3, [r7, #8]
 8001176:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001178:	4a48      	ldr	r2, [pc, #288]	@ (800129c <HAL_GPIO_Init+0x2bc>)
 800117a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800117c:	089b      	lsrs	r3, r3, #2
 800117e:	3302      	adds	r3, #2
 8001180:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001184:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001188:	f003 0303 	and.w	r3, r3, #3
 800118c:	009b      	lsls	r3, r3, #2
 800118e:	220f      	movs	r2, #15
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	43db      	mvns	r3, r3
 8001196:	68fa      	ldr	r2, [r7, #12]
 8001198:	4013      	ands	r3, r2
 800119a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	4a40      	ldr	r2, [pc, #256]	@ (80012a0 <HAL_GPIO_Init+0x2c0>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d013      	beq.n	80011cc <HAL_GPIO_Init+0x1ec>
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	4a3f      	ldr	r2, [pc, #252]	@ (80012a4 <HAL_GPIO_Init+0x2c4>)
 80011a8:	4293      	cmp	r3, r2
 80011aa:	d00d      	beq.n	80011c8 <HAL_GPIO_Init+0x1e8>
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	4a3e      	ldr	r2, [pc, #248]	@ (80012a8 <HAL_GPIO_Init+0x2c8>)
 80011b0:	4293      	cmp	r3, r2
 80011b2:	d007      	beq.n	80011c4 <HAL_GPIO_Init+0x1e4>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	4a3d      	ldr	r2, [pc, #244]	@ (80012ac <HAL_GPIO_Init+0x2cc>)
 80011b8:	4293      	cmp	r3, r2
 80011ba:	d101      	bne.n	80011c0 <HAL_GPIO_Init+0x1e0>
 80011bc:	2303      	movs	r3, #3
 80011be:	e006      	b.n	80011ce <HAL_GPIO_Init+0x1ee>
 80011c0:	2304      	movs	r3, #4
 80011c2:	e004      	b.n	80011ce <HAL_GPIO_Init+0x1ee>
 80011c4:	2302      	movs	r3, #2
 80011c6:	e002      	b.n	80011ce <HAL_GPIO_Init+0x1ee>
 80011c8:	2301      	movs	r3, #1
 80011ca:	e000      	b.n	80011ce <HAL_GPIO_Init+0x1ee>
 80011cc:	2300      	movs	r3, #0
 80011ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80011d0:	f002 0203 	and.w	r2, r2, #3
 80011d4:	0092      	lsls	r2, r2, #2
 80011d6:	4093      	lsls	r3, r2
 80011d8:	68fa      	ldr	r2, [r7, #12]
 80011da:	4313      	orrs	r3, r2
 80011dc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80011de:	492f      	ldr	r1, [pc, #188]	@ (800129c <HAL_GPIO_Init+0x2bc>)
 80011e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011e2:	089b      	lsrs	r3, r3, #2
 80011e4:	3302      	adds	r3, #2
 80011e6:	68fa      	ldr	r2, [r7, #12]
 80011e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d006      	beq.n	8001206 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80011f8:	4b2d      	ldr	r3, [pc, #180]	@ (80012b0 <HAL_GPIO_Init+0x2d0>)
 80011fa:	689a      	ldr	r2, [r3, #8]
 80011fc:	492c      	ldr	r1, [pc, #176]	@ (80012b0 <HAL_GPIO_Init+0x2d0>)
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	4313      	orrs	r3, r2
 8001202:	608b      	str	r3, [r1, #8]
 8001204:	e006      	b.n	8001214 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001206:	4b2a      	ldr	r3, [pc, #168]	@ (80012b0 <HAL_GPIO_Init+0x2d0>)
 8001208:	689a      	ldr	r2, [r3, #8]
 800120a:	69bb      	ldr	r3, [r7, #24]
 800120c:	43db      	mvns	r3, r3
 800120e:	4928      	ldr	r1, [pc, #160]	@ (80012b0 <HAL_GPIO_Init+0x2d0>)
 8001210:	4013      	ands	r3, r2
 8001212:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800121c:	2b00      	cmp	r3, #0
 800121e:	d006      	beq.n	800122e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001220:	4b23      	ldr	r3, [pc, #140]	@ (80012b0 <HAL_GPIO_Init+0x2d0>)
 8001222:	68da      	ldr	r2, [r3, #12]
 8001224:	4922      	ldr	r1, [pc, #136]	@ (80012b0 <HAL_GPIO_Init+0x2d0>)
 8001226:	69bb      	ldr	r3, [r7, #24]
 8001228:	4313      	orrs	r3, r2
 800122a:	60cb      	str	r3, [r1, #12]
 800122c:	e006      	b.n	800123c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800122e:	4b20      	ldr	r3, [pc, #128]	@ (80012b0 <HAL_GPIO_Init+0x2d0>)
 8001230:	68da      	ldr	r2, [r3, #12]
 8001232:	69bb      	ldr	r3, [r7, #24]
 8001234:	43db      	mvns	r3, r3
 8001236:	491e      	ldr	r1, [pc, #120]	@ (80012b0 <HAL_GPIO_Init+0x2d0>)
 8001238:	4013      	ands	r3, r2
 800123a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001244:	2b00      	cmp	r3, #0
 8001246:	d006      	beq.n	8001256 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001248:	4b19      	ldr	r3, [pc, #100]	@ (80012b0 <HAL_GPIO_Init+0x2d0>)
 800124a:	685a      	ldr	r2, [r3, #4]
 800124c:	4918      	ldr	r1, [pc, #96]	@ (80012b0 <HAL_GPIO_Init+0x2d0>)
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	4313      	orrs	r3, r2
 8001252:	604b      	str	r3, [r1, #4]
 8001254:	e006      	b.n	8001264 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001256:	4b16      	ldr	r3, [pc, #88]	@ (80012b0 <HAL_GPIO_Init+0x2d0>)
 8001258:	685a      	ldr	r2, [r3, #4]
 800125a:	69bb      	ldr	r3, [r7, #24]
 800125c:	43db      	mvns	r3, r3
 800125e:	4914      	ldr	r1, [pc, #80]	@ (80012b0 <HAL_GPIO_Init+0x2d0>)
 8001260:	4013      	ands	r3, r2
 8001262:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800126c:	2b00      	cmp	r3, #0
 800126e:	d021      	beq.n	80012b4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001270:	4b0f      	ldr	r3, [pc, #60]	@ (80012b0 <HAL_GPIO_Init+0x2d0>)
 8001272:	681a      	ldr	r2, [r3, #0]
 8001274:	490e      	ldr	r1, [pc, #56]	@ (80012b0 <HAL_GPIO_Init+0x2d0>)
 8001276:	69bb      	ldr	r3, [r7, #24]
 8001278:	4313      	orrs	r3, r2
 800127a:	600b      	str	r3, [r1, #0]
 800127c:	e021      	b.n	80012c2 <HAL_GPIO_Init+0x2e2>
 800127e:	bf00      	nop
 8001280:	10320000 	.word	0x10320000
 8001284:	10310000 	.word	0x10310000
 8001288:	10220000 	.word	0x10220000
 800128c:	10210000 	.word	0x10210000
 8001290:	10120000 	.word	0x10120000
 8001294:	10110000 	.word	0x10110000
 8001298:	40021000 	.word	0x40021000
 800129c:	40010000 	.word	0x40010000
 80012a0:	40010800 	.word	0x40010800
 80012a4:	40010c00 	.word	0x40010c00
 80012a8:	40011000 	.word	0x40011000
 80012ac:	40011400 	.word	0x40011400
 80012b0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80012b4:	4b0b      	ldr	r3, [pc, #44]	@ (80012e4 <HAL_GPIO_Init+0x304>)
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	69bb      	ldr	r3, [r7, #24]
 80012ba:	43db      	mvns	r3, r3
 80012bc:	4909      	ldr	r1, [pc, #36]	@ (80012e4 <HAL_GPIO_Init+0x304>)
 80012be:	4013      	ands	r3, r2
 80012c0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80012c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012c4:	3301      	adds	r3, #1
 80012c6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	681a      	ldr	r2, [r3, #0]
 80012cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ce:	fa22 f303 	lsr.w	r3, r2, r3
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	f47f ae8e 	bne.w	8000ff4 <HAL_GPIO_Init+0x14>
  }
}
 80012d8:	bf00      	nop
 80012da:	bf00      	nop
 80012dc:	372c      	adds	r7, #44	@ 0x2c
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr
 80012e4:	40010400 	.word	0x40010400

080012e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b085      	sub	sp, #20
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	460b      	mov	r3, r1
 80012f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	689a      	ldr	r2, [r3, #8]
 80012f8:	887b      	ldrh	r3, [r7, #2]
 80012fa:	4013      	ands	r3, r2
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d002      	beq.n	8001306 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001300:	2301      	movs	r3, #1
 8001302:	73fb      	strb	r3, [r7, #15]
 8001304:	e001      	b.n	800130a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001306:	2300      	movs	r3, #0
 8001308:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800130a:	7bfb      	ldrb	r3, [r7, #15]
}
 800130c:	4618      	mov	r0, r3
 800130e:	3714      	adds	r7, #20
 8001310:	46bd      	mov	sp, r7
 8001312:	bc80      	pop	{r7}
 8001314:	4770      	bx	lr

08001316 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001316:	b480      	push	{r7}
 8001318:	b083      	sub	sp, #12
 800131a:	af00      	add	r7, sp, #0
 800131c:	6078      	str	r0, [r7, #4]
 800131e:	460b      	mov	r3, r1
 8001320:	807b      	strh	r3, [r7, #2]
 8001322:	4613      	mov	r3, r2
 8001324:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001326:	787b      	ldrb	r3, [r7, #1]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d003      	beq.n	8001334 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800132c:	887a      	ldrh	r2, [r7, #2]
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001332:	e003      	b.n	800133c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001334:	887b      	ldrh	r3, [r7, #2]
 8001336:	041a      	lsls	r2, r3, #16
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	611a      	str	r2, [r3, #16]
}
 800133c:	bf00      	nop
 800133e:	370c      	adds	r7, #12
 8001340:	46bd      	mov	sp, r7
 8001342:	bc80      	pop	{r7}
 8001344:	4770      	bx	lr
	...

08001348 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	4603      	mov	r3, r0
 8001350:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001352:	4b08      	ldr	r3, [pc, #32]	@ (8001374 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001354:	695a      	ldr	r2, [r3, #20]
 8001356:	88fb      	ldrh	r3, [r7, #6]
 8001358:	4013      	ands	r3, r2
 800135a:	2b00      	cmp	r3, #0
 800135c:	d006      	beq.n	800136c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800135e:	4a05      	ldr	r2, [pc, #20]	@ (8001374 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001360:	88fb      	ldrh	r3, [r7, #6]
 8001362:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001364:	88fb      	ldrh	r3, [r7, #6]
 8001366:	4618      	mov	r0, r3
 8001368:	f7ff fb1c 	bl	80009a4 <HAL_GPIO_EXTI_Callback>
  }
}
 800136c:	bf00      	nop
 800136e:	3708      	adds	r7, #8
 8001370:	46bd      	mov	sp, r7
 8001372:	bd80      	pop	{r7, pc}
 8001374:	40010400 	.word	0x40010400

08001378 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b086      	sub	sp, #24
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d101      	bne.n	800138a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e272      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	2b00      	cmp	r3, #0
 8001394:	f000 8087 	beq.w	80014a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001398:	4b92      	ldr	r3, [pc, #584]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f003 030c 	and.w	r3, r3, #12
 80013a0:	2b04      	cmp	r3, #4
 80013a2:	d00c      	beq.n	80013be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013a4:	4b8f      	ldr	r3, [pc, #572]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80013a6:	685b      	ldr	r3, [r3, #4]
 80013a8:	f003 030c 	and.w	r3, r3, #12
 80013ac:	2b08      	cmp	r3, #8
 80013ae:	d112      	bne.n	80013d6 <HAL_RCC_OscConfig+0x5e>
 80013b0:	4b8c      	ldr	r3, [pc, #560]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013bc:	d10b      	bne.n	80013d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013be:	4b89      	ldr	r3, [pc, #548]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d06c      	beq.n	80014a4 <HAL_RCC_OscConfig+0x12c>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d168      	bne.n	80014a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e24c      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	685b      	ldr	r3, [r3, #4]
 80013da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013de:	d106      	bne.n	80013ee <HAL_RCC_OscConfig+0x76>
 80013e0:	4b80      	ldr	r3, [pc, #512]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4a7f      	ldr	r2, [pc, #508]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80013e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013ea:	6013      	str	r3, [r2, #0]
 80013ec:	e02e      	b.n	800144c <HAL_RCC_OscConfig+0xd4>
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d10c      	bne.n	8001410 <HAL_RCC_OscConfig+0x98>
 80013f6:	4b7b      	ldr	r3, [pc, #492]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a7a      	ldr	r2, [pc, #488]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80013fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001400:	6013      	str	r3, [r2, #0]
 8001402:	4b78      	ldr	r3, [pc, #480]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4a77      	ldr	r2, [pc, #476]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001408:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800140c:	6013      	str	r3, [r2, #0]
 800140e:	e01d      	b.n	800144c <HAL_RCC_OscConfig+0xd4>
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001418:	d10c      	bne.n	8001434 <HAL_RCC_OscConfig+0xbc>
 800141a:	4b72      	ldr	r3, [pc, #456]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a71      	ldr	r2, [pc, #452]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001420:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001424:	6013      	str	r3, [r2, #0]
 8001426:	4b6f      	ldr	r3, [pc, #444]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	4a6e      	ldr	r2, [pc, #440]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 800142c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001430:	6013      	str	r3, [r2, #0]
 8001432:	e00b      	b.n	800144c <HAL_RCC_OscConfig+0xd4>
 8001434:	4b6b      	ldr	r3, [pc, #428]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a6a      	ldr	r2, [pc, #424]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 800143a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800143e:	6013      	str	r3, [r2, #0]
 8001440:	4b68      	ldr	r3, [pc, #416]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a67      	ldr	r2, [pc, #412]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001446:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800144a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d013      	beq.n	800147c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001454:	f7ff fcac 	bl	8000db0 <HAL_GetTick>
 8001458:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800145a:	e008      	b.n	800146e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800145c:	f7ff fca8 	bl	8000db0 <HAL_GetTick>
 8001460:	4602      	mov	r2, r0
 8001462:	693b      	ldr	r3, [r7, #16]
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	2b64      	cmp	r3, #100	@ 0x64
 8001468:	d901      	bls.n	800146e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800146a:	2303      	movs	r3, #3
 800146c:	e200      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800146e:	4b5d      	ldr	r3, [pc, #372]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001476:	2b00      	cmp	r3, #0
 8001478:	d0f0      	beq.n	800145c <HAL_RCC_OscConfig+0xe4>
 800147a:	e014      	b.n	80014a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800147c:	f7ff fc98 	bl	8000db0 <HAL_GetTick>
 8001480:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001482:	e008      	b.n	8001496 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001484:	f7ff fc94 	bl	8000db0 <HAL_GetTick>
 8001488:	4602      	mov	r2, r0
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	2b64      	cmp	r3, #100	@ 0x64
 8001490:	d901      	bls.n	8001496 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001492:	2303      	movs	r3, #3
 8001494:	e1ec      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001496:	4b53      	ldr	r3, [pc, #332]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d1f0      	bne.n	8001484 <HAL_RCC_OscConfig+0x10c>
 80014a2:	e000      	b.n	80014a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f003 0302 	and.w	r3, r3, #2
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d063      	beq.n	800157a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80014b2:	4b4c      	ldr	r3, [pc, #304]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	f003 030c 	and.w	r3, r3, #12
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d00b      	beq.n	80014d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80014be:	4b49      	ldr	r3, [pc, #292]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	f003 030c 	and.w	r3, r3, #12
 80014c6:	2b08      	cmp	r3, #8
 80014c8:	d11c      	bne.n	8001504 <HAL_RCC_OscConfig+0x18c>
 80014ca:	4b46      	ldr	r3, [pc, #280]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d116      	bne.n	8001504 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014d6:	4b43      	ldr	r3, [pc, #268]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 0302 	and.w	r3, r3, #2
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d005      	beq.n	80014ee <HAL_RCC_OscConfig+0x176>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	691b      	ldr	r3, [r3, #16]
 80014e6:	2b01      	cmp	r3, #1
 80014e8:	d001      	beq.n	80014ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e1c0      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014ee:	4b3d      	ldr	r3, [pc, #244]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	695b      	ldr	r3, [r3, #20]
 80014fa:	00db      	lsls	r3, r3, #3
 80014fc:	4939      	ldr	r1, [pc, #228]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80014fe:	4313      	orrs	r3, r2
 8001500:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001502:	e03a      	b.n	800157a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	691b      	ldr	r3, [r3, #16]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d020      	beq.n	800154e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800150c:	4b36      	ldr	r3, [pc, #216]	@ (80015e8 <HAL_RCC_OscConfig+0x270>)
 800150e:	2201      	movs	r2, #1
 8001510:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001512:	f7ff fc4d 	bl	8000db0 <HAL_GetTick>
 8001516:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001518:	e008      	b.n	800152c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800151a:	f7ff fc49 	bl	8000db0 <HAL_GetTick>
 800151e:	4602      	mov	r2, r0
 8001520:	693b      	ldr	r3, [r7, #16]
 8001522:	1ad3      	subs	r3, r2, r3
 8001524:	2b02      	cmp	r3, #2
 8001526:	d901      	bls.n	800152c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001528:	2303      	movs	r3, #3
 800152a:	e1a1      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800152c:	4b2d      	ldr	r3, [pc, #180]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 0302 	and.w	r3, r3, #2
 8001534:	2b00      	cmp	r3, #0
 8001536:	d0f0      	beq.n	800151a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001538:	4b2a      	ldr	r3, [pc, #168]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	695b      	ldr	r3, [r3, #20]
 8001544:	00db      	lsls	r3, r3, #3
 8001546:	4927      	ldr	r1, [pc, #156]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001548:	4313      	orrs	r3, r2
 800154a:	600b      	str	r3, [r1, #0]
 800154c:	e015      	b.n	800157a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800154e:	4b26      	ldr	r3, [pc, #152]	@ (80015e8 <HAL_RCC_OscConfig+0x270>)
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001554:	f7ff fc2c 	bl	8000db0 <HAL_GetTick>
 8001558:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800155a:	e008      	b.n	800156e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800155c:	f7ff fc28 	bl	8000db0 <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	2b02      	cmp	r3, #2
 8001568:	d901      	bls.n	800156e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e180      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800156e:	4b1d      	ldr	r3, [pc, #116]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 0302 	and.w	r3, r3, #2
 8001576:	2b00      	cmp	r3, #0
 8001578:	d1f0      	bne.n	800155c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f003 0308 	and.w	r3, r3, #8
 8001582:	2b00      	cmp	r3, #0
 8001584:	d03a      	beq.n	80015fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	699b      	ldr	r3, [r3, #24]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d019      	beq.n	80015c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800158e:	4b17      	ldr	r3, [pc, #92]	@ (80015ec <HAL_RCC_OscConfig+0x274>)
 8001590:	2201      	movs	r2, #1
 8001592:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001594:	f7ff fc0c 	bl	8000db0 <HAL_GetTick>
 8001598:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800159a:	e008      	b.n	80015ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800159c:	f7ff fc08 	bl	8000db0 <HAL_GetTick>
 80015a0:	4602      	mov	r2, r0
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d901      	bls.n	80015ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80015aa:	2303      	movs	r3, #3
 80015ac:	e160      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015ae:	4b0d      	ldr	r3, [pc, #52]	@ (80015e4 <HAL_RCC_OscConfig+0x26c>)
 80015b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015b2:	f003 0302 	and.w	r3, r3, #2
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d0f0      	beq.n	800159c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80015ba:	2001      	movs	r0, #1
 80015bc:	f000 face 	bl	8001b5c <RCC_Delay>
 80015c0:	e01c      	b.n	80015fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015c2:	4b0a      	ldr	r3, [pc, #40]	@ (80015ec <HAL_RCC_OscConfig+0x274>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015c8:	f7ff fbf2 	bl	8000db0 <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015ce:	e00f      	b.n	80015f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015d0:	f7ff fbee 	bl	8000db0 <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d908      	bls.n	80015f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e146      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
 80015e2:	bf00      	nop
 80015e4:	40021000 	.word	0x40021000
 80015e8:	42420000 	.word	0x42420000
 80015ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015f0:	4b92      	ldr	r3, [pc, #584]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 80015f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015f4:	f003 0302 	and.w	r3, r3, #2
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d1e9      	bne.n	80015d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 0304 	and.w	r3, r3, #4
 8001604:	2b00      	cmp	r3, #0
 8001606:	f000 80a6 	beq.w	8001756 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800160a:	2300      	movs	r3, #0
 800160c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800160e:	4b8b      	ldr	r3, [pc, #556]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 8001610:	69db      	ldr	r3, [r3, #28]
 8001612:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d10d      	bne.n	8001636 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800161a:	4b88      	ldr	r3, [pc, #544]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 800161c:	69db      	ldr	r3, [r3, #28]
 800161e:	4a87      	ldr	r2, [pc, #540]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 8001620:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001624:	61d3      	str	r3, [r2, #28]
 8001626:	4b85      	ldr	r3, [pc, #532]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 8001628:	69db      	ldr	r3, [r3, #28]
 800162a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800162e:	60bb      	str	r3, [r7, #8]
 8001630:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001632:	2301      	movs	r3, #1
 8001634:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001636:	4b82      	ldr	r3, [pc, #520]	@ (8001840 <HAL_RCC_OscConfig+0x4c8>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800163e:	2b00      	cmp	r3, #0
 8001640:	d118      	bne.n	8001674 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001642:	4b7f      	ldr	r3, [pc, #508]	@ (8001840 <HAL_RCC_OscConfig+0x4c8>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a7e      	ldr	r2, [pc, #504]	@ (8001840 <HAL_RCC_OscConfig+0x4c8>)
 8001648:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800164c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800164e:	f7ff fbaf 	bl	8000db0 <HAL_GetTick>
 8001652:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001654:	e008      	b.n	8001668 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001656:	f7ff fbab 	bl	8000db0 <HAL_GetTick>
 800165a:	4602      	mov	r2, r0
 800165c:	693b      	ldr	r3, [r7, #16]
 800165e:	1ad3      	subs	r3, r2, r3
 8001660:	2b64      	cmp	r3, #100	@ 0x64
 8001662:	d901      	bls.n	8001668 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001664:	2303      	movs	r3, #3
 8001666:	e103      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001668:	4b75      	ldr	r3, [pc, #468]	@ (8001840 <HAL_RCC_OscConfig+0x4c8>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001670:	2b00      	cmp	r3, #0
 8001672:	d0f0      	beq.n	8001656 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	68db      	ldr	r3, [r3, #12]
 8001678:	2b01      	cmp	r3, #1
 800167a:	d106      	bne.n	800168a <HAL_RCC_OscConfig+0x312>
 800167c:	4b6f      	ldr	r3, [pc, #444]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 800167e:	6a1b      	ldr	r3, [r3, #32]
 8001680:	4a6e      	ldr	r2, [pc, #440]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 8001682:	f043 0301 	orr.w	r3, r3, #1
 8001686:	6213      	str	r3, [r2, #32]
 8001688:	e02d      	b.n	80016e6 <HAL_RCC_OscConfig+0x36e>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	68db      	ldr	r3, [r3, #12]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d10c      	bne.n	80016ac <HAL_RCC_OscConfig+0x334>
 8001692:	4b6a      	ldr	r3, [pc, #424]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 8001694:	6a1b      	ldr	r3, [r3, #32]
 8001696:	4a69      	ldr	r2, [pc, #420]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 8001698:	f023 0301 	bic.w	r3, r3, #1
 800169c:	6213      	str	r3, [r2, #32]
 800169e:	4b67      	ldr	r3, [pc, #412]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 80016a0:	6a1b      	ldr	r3, [r3, #32]
 80016a2:	4a66      	ldr	r2, [pc, #408]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 80016a4:	f023 0304 	bic.w	r3, r3, #4
 80016a8:	6213      	str	r3, [r2, #32]
 80016aa:	e01c      	b.n	80016e6 <HAL_RCC_OscConfig+0x36e>
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	2b05      	cmp	r3, #5
 80016b2:	d10c      	bne.n	80016ce <HAL_RCC_OscConfig+0x356>
 80016b4:	4b61      	ldr	r3, [pc, #388]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 80016b6:	6a1b      	ldr	r3, [r3, #32]
 80016b8:	4a60      	ldr	r2, [pc, #384]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 80016ba:	f043 0304 	orr.w	r3, r3, #4
 80016be:	6213      	str	r3, [r2, #32]
 80016c0:	4b5e      	ldr	r3, [pc, #376]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 80016c2:	6a1b      	ldr	r3, [r3, #32]
 80016c4:	4a5d      	ldr	r2, [pc, #372]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 80016c6:	f043 0301 	orr.w	r3, r3, #1
 80016ca:	6213      	str	r3, [r2, #32]
 80016cc:	e00b      	b.n	80016e6 <HAL_RCC_OscConfig+0x36e>
 80016ce:	4b5b      	ldr	r3, [pc, #364]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 80016d0:	6a1b      	ldr	r3, [r3, #32]
 80016d2:	4a5a      	ldr	r2, [pc, #360]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 80016d4:	f023 0301 	bic.w	r3, r3, #1
 80016d8:	6213      	str	r3, [r2, #32]
 80016da:	4b58      	ldr	r3, [pc, #352]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 80016dc:	6a1b      	ldr	r3, [r3, #32]
 80016de:	4a57      	ldr	r2, [pc, #348]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 80016e0:	f023 0304 	bic.w	r3, r3, #4
 80016e4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	68db      	ldr	r3, [r3, #12]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d015      	beq.n	800171a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016ee:	f7ff fb5f 	bl	8000db0 <HAL_GetTick>
 80016f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016f4:	e00a      	b.n	800170c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80016f6:	f7ff fb5b 	bl	8000db0 <HAL_GetTick>
 80016fa:	4602      	mov	r2, r0
 80016fc:	693b      	ldr	r3, [r7, #16]
 80016fe:	1ad3      	subs	r3, r2, r3
 8001700:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001704:	4293      	cmp	r3, r2
 8001706:	d901      	bls.n	800170c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001708:	2303      	movs	r3, #3
 800170a:	e0b1      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800170c:	4b4b      	ldr	r3, [pc, #300]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 800170e:	6a1b      	ldr	r3, [r3, #32]
 8001710:	f003 0302 	and.w	r3, r3, #2
 8001714:	2b00      	cmp	r3, #0
 8001716:	d0ee      	beq.n	80016f6 <HAL_RCC_OscConfig+0x37e>
 8001718:	e014      	b.n	8001744 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800171a:	f7ff fb49 	bl	8000db0 <HAL_GetTick>
 800171e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001720:	e00a      	b.n	8001738 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001722:	f7ff fb45 	bl	8000db0 <HAL_GetTick>
 8001726:	4602      	mov	r2, r0
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001730:	4293      	cmp	r3, r2
 8001732:	d901      	bls.n	8001738 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001734:	2303      	movs	r3, #3
 8001736:	e09b      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001738:	4b40      	ldr	r3, [pc, #256]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 800173a:	6a1b      	ldr	r3, [r3, #32]
 800173c:	f003 0302 	and.w	r3, r3, #2
 8001740:	2b00      	cmp	r3, #0
 8001742:	d1ee      	bne.n	8001722 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001744:	7dfb      	ldrb	r3, [r7, #23]
 8001746:	2b01      	cmp	r3, #1
 8001748:	d105      	bne.n	8001756 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800174a:	4b3c      	ldr	r3, [pc, #240]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 800174c:	69db      	ldr	r3, [r3, #28]
 800174e:	4a3b      	ldr	r2, [pc, #236]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 8001750:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001754:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	69db      	ldr	r3, [r3, #28]
 800175a:	2b00      	cmp	r3, #0
 800175c:	f000 8087 	beq.w	800186e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001760:	4b36      	ldr	r3, [pc, #216]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	f003 030c 	and.w	r3, r3, #12
 8001768:	2b08      	cmp	r3, #8
 800176a:	d061      	beq.n	8001830 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	69db      	ldr	r3, [r3, #28]
 8001770:	2b02      	cmp	r3, #2
 8001772:	d146      	bne.n	8001802 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001774:	4b33      	ldr	r3, [pc, #204]	@ (8001844 <HAL_RCC_OscConfig+0x4cc>)
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800177a:	f7ff fb19 	bl	8000db0 <HAL_GetTick>
 800177e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001780:	e008      	b.n	8001794 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001782:	f7ff fb15 	bl	8000db0 <HAL_GetTick>
 8001786:	4602      	mov	r2, r0
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	1ad3      	subs	r3, r2, r3
 800178c:	2b02      	cmp	r3, #2
 800178e:	d901      	bls.n	8001794 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001790:	2303      	movs	r3, #3
 8001792:	e06d      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001794:	4b29      	ldr	r3, [pc, #164]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800179c:	2b00      	cmp	r3, #0
 800179e:	d1f0      	bne.n	8001782 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6a1b      	ldr	r3, [r3, #32]
 80017a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017a8:	d108      	bne.n	80017bc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80017aa:	4b24      	ldr	r3, [pc, #144]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	4921      	ldr	r1, [pc, #132]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 80017b8:	4313      	orrs	r3, r2
 80017ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017bc:	4b1f      	ldr	r3, [pc, #124]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	6a19      	ldr	r1, [r3, #32]
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017cc:	430b      	orrs	r3, r1
 80017ce:	491b      	ldr	r1, [pc, #108]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 80017d0:	4313      	orrs	r3, r2
 80017d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001844 <HAL_RCC_OscConfig+0x4cc>)
 80017d6:	2201      	movs	r2, #1
 80017d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017da:	f7ff fae9 	bl	8000db0 <HAL_GetTick>
 80017de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017e0:	e008      	b.n	80017f4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017e2:	f7ff fae5 	bl	8000db0 <HAL_GetTick>
 80017e6:	4602      	mov	r2, r0
 80017e8:	693b      	ldr	r3, [r7, #16]
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	2b02      	cmp	r3, #2
 80017ee:	d901      	bls.n	80017f4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80017f0:	2303      	movs	r3, #3
 80017f2:	e03d      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017f4:	4b11      	ldr	r3, [pc, #68]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d0f0      	beq.n	80017e2 <HAL_RCC_OscConfig+0x46a>
 8001800:	e035      	b.n	800186e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001802:	4b10      	ldr	r3, [pc, #64]	@ (8001844 <HAL_RCC_OscConfig+0x4cc>)
 8001804:	2200      	movs	r2, #0
 8001806:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001808:	f7ff fad2 	bl	8000db0 <HAL_GetTick>
 800180c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800180e:	e008      	b.n	8001822 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001810:	f7ff face 	bl	8000db0 <HAL_GetTick>
 8001814:	4602      	mov	r2, r0
 8001816:	693b      	ldr	r3, [r7, #16]
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	2b02      	cmp	r3, #2
 800181c:	d901      	bls.n	8001822 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800181e:	2303      	movs	r3, #3
 8001820:	e026      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001822:	4b06      	ldr	r3, [pc, #24]	@ (800183c <HAL_RCC_OscConfig+0x4c4>)
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800182a:	2b00      	cmp	r3, #0
 800182c:	d1f0      	bne.n	8001810 <HAL_RCC_OscConfig+0x498>
 800182e:	e01e      	b.n	800186e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	69db      	ldr	r3, [r3, #28]
 8001834:	2b01      	cmp	r3, #1
 8001836:	d107      	bne.n	8001848 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e019      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
 800183c:	40021000 	.word	0x40021000
 8001840:	40007000 	.word	0x40007000
 8001844:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001848:	4b0b      	ldr	r3, [pc, #44]	@ (8001878 <HAL_RCC_OscConfig+0x500>)
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6a1b      	ldr	r3, [r3, #32]
 8001858:	429a      	cmp	r2, r3
 800185a:	d106      	bne.n	800186a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001866:	429a      	cmp	r2, r3
 8001868:	d001      	beq.n	800186e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e000      	b.n	8001870 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800186e:	2300      	movs	r3, #0
}
 8001870:	4618      	mov	r0, r3
 8001872:	3718      	adds	r7, #24
 8001874:	46bd      	mov	sp, r7
 8001876:	bd80      	pop	{r7, pc}
 8001878:	40021000 	.word	0x40021000

0800187c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b084      	sub	sp, #16
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
 8001884:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d101      	bne.n	8001890 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e0d0      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001890:	4b6a      	ldr	r3, [pc, #424]	@ (8001a3c <HAL_RCC_ClockConfig+0x1c0>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 0307 	and.w	r3, r3, #7
 8001898:	683a      	ldr	r2, [r7, #0]
 800189a:	429a      	cmp	r2, r3
 800189c:	d910      	bls.n	80018c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800189e:	4b67      	ldr	r3, [pc, #412]	@ (8001a3c <HAL_RCC_ClockConfig+0x1c0>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f023 0207 	bic.w	r2, r3, #7
 80018a6:	4965      	ldr	r1, [pc, #404]	@ (8001a3c <HAL_RCC_ClockConfig+0x1c0>)
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	4313      	orrs	r3, r2
 80018ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ae:	4b63      	ldr	r3, [pc, #396]	@ (8001a3c <HAL_RCC_ClockConfig+0x1c0>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0307 	and.w	r3, r3, #7
 80018b6:	683a      	ldr	r2, [r7, #0]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d001      	beq.n	80018c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	e0b8      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f003 0302 	and.w	r3, r3, #2
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d020      	beq.n	800190e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f003 0304 	and.w	r3, r3, #4
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d005      	beq.n	80018e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018d8:	4b59      	ldr	r3, [pc, #356]	@ (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	4a58      	ldr	r2, [pc, #352]	@ (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 80018de:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80018e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f003 0308 	and.w	r3, r3, #8
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d005      	beq.n	80018fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018f0:	4b53      	ldr	r3, [pc, #332]	@ (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	4a52      	ldr	r2, [pc, #328]	@ (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 80018f6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80018fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018fc:	4b50      	ldr	r3, [pc, #320]	@ (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 80018fe:	685b      	ldr	r3, [r3, #4]
 8001900:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	494d      	ldr	r1, [pc, #308]	@ (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 800190a:	4313      	orrs	r3, r2
 800190c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	2b00      	cmp	r3, #0
 8001918:	d040      	beq.n	800199c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	2b01      	cmp	r3, #1
 8001920:	d107      	bne.n	8001932 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001922:	4b47      	ldr	r3, [pc, #284]	@ (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d115      	bne.n	800195a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e07f      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	2b02      	cmp	r3, #2
 8001938:	d107      	bne.n	800194a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800193a:	4b41      	ldr	r3, [pc, #260]	@ (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d109      	bne.n	800195a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e073      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800194a:	4b3d      	ldr	r3, [pc, #244]	@ (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f003 0302 	and.w	r3, r3, #2
 8001952:	2b00      	cmp	r3, #0
 8001954:	d101      	bne.n	800195a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e06b      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800195a:	4b39      	ldr	r3, [pc, #228]	@ (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	f023 0203 	bic.w	r2, r3, #3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	4936      	ldr	r1, [pc, #216]	@ (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 8001968:	4313      	orrs	r3, r2
 800196a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800196c:	f7ff fa20 	bl	8000db0 <HAL_GetTick>
 8001970:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001972:	e00a      	b.n	800198a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001974:	f7ff fa1c 	bl	8000db0 <HAL_GetTick>
 8001978:	4602      	mov	r2, r0
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001982:	4293      	cmp	r3, r2
 8001984:	d901      	bls.n	800198a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001986:	2303      	movs	r3, #3
 8001988:	e053      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800198a:	4b2d      	ldr	r3, [pc, #180]	@ (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	f003 020c 	and.w	r2, r3, #12
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	685b      	ldr	r3, [r3, #4]
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	429a      	cmp	r2, r3
 800199a:	d1eb      	bne.n	8001974 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800199c:	4b27      	ldr	r3, [pc, #156]	@ (8001a3c <HAL_RCC_ClockConfig+0x1c0>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f003 0307 	and.w	r3, r3, #7
 80019a4:	683a      	ldr	r2, [r7, #0]
 80019a6:	429a      	cmp	r2, r3
 80019a8:	d210      	bcs.n	80019cc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019aa:	4b24      	ldr	r3, [pc, #144]	@ (8001a3c <HAL_RCC_ClockConfig+0x1c0>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f023 0207 	bic.w	r2, r3, #7
 80019b2:	4922      	ldr	r1, [pc, #136]	@ (8001a3c <HAL_RCC_ClockConfig+0x1c0>)
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	4313      	orrs	r3, r2
 80019b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ba:	4b20      	ldr	r3, [pc, #128]	@ (8001a3c <HAL_RCC_ClockConfig+0x1c0>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0307 	and.w	r3, r3, #7
 80019c2:	683a      	ldr	r2, [r7, #0]
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d001      	beq.n	80019cc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80019c8:	2301      	movs	r3, #1
 80019ca:	e032      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f003 0304 	and.w	r3, r3, #4
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d008      	beq.n	80019ea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019d8:	4b19      	ldr	r3, [pc, #100]	@ (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	4916      	ldr	r1, [pc, #88]	@ (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 80019e6:	4313      	orrs	r3, r2
 80019e8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 0308 	and.w	r3, r3, #8
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d009      	beq.n	8001a0a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80019f6:	4b12      	ldr	r3, [pc, #72]	@ (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 80019f8:	685b      	ldr	r3, [r3, #4]
 80019fa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	691b      	ldr	r3, [r3, #16]
 8001a02:	00db      	lsls	r3, r3, #3
 8001a04:	490e      	ldr	r1, [pc, #56]	@ (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 8001a06:	4313      	orrs	r3, r2
 8001a08:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a0a:	f000 f821 	bl	8001a50 <HAL_RCC_GetSysClockFreq>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	4b0b      	ldr	r3, [pc, #44]	@ (8001a40 <HAL_RCC_ClockConfig+0x1c4>)
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	091b      	lsrs	r3, r3, #4
 8001a16:	f003 030f 	and.w	r3, r3, #15
 8001a1a:	490a      	ldr	r1, [pc, #40]	@ (8001a44 <HAL_RCC_ClockConfig+0x1c8>)
 8001a1c:	5ccb      	ldrb	r3, [r1, r3]
 8001a1e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a22:	4a09      	ldr	r2, [pc, #36]	@ (8001a48 <HAL_RCC_ClockConfig+0x1cc>)
 8001a24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001a26:	4b09      	ldr	r3, [pc, #36]	@ (8001a4c <HAL_RCC_ClockConfig+0x1d0>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff f97e 	bl	8000d2c <HAL_InitTick>

  return HAL_OK;
 8001a30:	2300      	movs	r3, #0
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3710      	adds	r7, #16
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	40022000 	.word	0x40022000
 8001a40:	40021000 	.word	0x40021000
 8001a44:	08005014 	.word	0x08005014
 8001a48:	20000000 	.word	0x20000000
 8001a4c:	20000004 	.word	0x20000004

08001a50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b087      	sub	sp, #28
 8001a54:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	60bb      	str	r3, [r7, #8]
 8001a5e:	2300      	movs	r3, #0
 8001a60:	617b      	str	r3, [r7, #20]
 8001a62:	2300      	movs	r3, #0
 8001a64:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001a66:	2300      	movs	r3, #0
 8001a68:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001a6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ae4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	f003 030c 	and.w	r3, r3, #12
 8001a76:	2b04      	cmp	r3, #4
 8001a78:	d002      	beq.n	8001a80 <HAL_RCC_GetSysClockFreq+0x30>
 8001a7a:	2b08      	cmp	r3, #8
 8001a7c:	d003      	beq.n	8001a86 <HAL_RCC_GetSysClockFreq+0x36>
 8001a7e:	e027      	b.n	8001ad0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001a80:	4b19      	ldr	r3, [pc, #100]	@ (8001ae8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001a82:	613b      	str	r3, [r7, #16]
      break;
 8001a84:	e027      	b.n	8001ad6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	0c9b      	lsrs	r3, r3, #18
 8001a8a:	f003 030f 	and.w	r3, r3, #15
 8001a8e:	4a17      	ldr	r2, [pc, #92]	@ (8001aec <HAL_RCC_GetSysClockFreq+0x9c>)
 8001a90:	5cd3      	ldrb	r3, [r2, r3]
 8001a92:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d010      	beq.n	8001ac0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001a9e:	4b11      	ldr	r3, [pc, #68]	@ (8001ae4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	0c5b      	lsrs	r3, r3, #17
 8001aa4:	f003 0301 	and.w	r3, r3, #1
 8001aa8:	4a11      	ldr	r2, [pc, #68]	@ (8001af0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001aaa:	5cd3      	ldrb	r3, [r2, r3]
 8001aac:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a0d      	ldr	r2, [pc, #52]	@ (8001ae8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ab2:	fb03 f202 	mul.w	r2, r3, r2
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001abc:	617b      	str	r3, [r7, #20]
 8001abe:	e004      	b.n	8001aca <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	4a0c      	ldr	r2, [pc, #48]	@ (8001af4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001ac4:	fb02 f303 	mul.w	r3, r2, r3
 8001ac8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	613b      	str	r3, [r7, #16]
      break;
 8001ace:	e002      	b.n	8001ad6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ad0:	4b05      	ldr	r3, [pc, #20]	@ (8001ae8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001ad2:	613b      	str	r3, [r7, #16]
      break;
 8001ad4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ad6:	693b      	ldr	r3, [r7, #16]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	371c      	adds	r7, #28
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bc80      	pop	{r7}
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	40021000 	.word	0x40021000
 8001ae8:	007a1200 	.word	0x007a1200
 8001aec:	0800502c 	.word	0x0800502c
 8001af0:	0800503c 	.word	0x0800503c
 8001af4:	003d0900 	.word	0x003d0900

08001af8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001afc:	4b02      	ldr	r3, [pc, #8]	@ (8001b08 <HAL_RCC_GetHCLKFreq+0x10>)
 8001afe:	681b      	ldr	r3, [r3, #0]
}
 8001b00:	4618      	mov	r0, r3
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bc80      	pop	{r7}
 8001b06:	4770      	bx	lr
 8001b08:	20000000 	.word	0x20000000

08001b0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b10:	f7ff fff2 	bl	8001af8 <HAL_RCC_GetHCLKFreq>
 8001b14:	4602      	mov	r2, r0
 8001b16:	4b05      	ldr	r3, [pc, #20]	@ (8001b2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	0a1b      	lsrs	r3, r3, #8
 8001b1c:	f003 0307 	and.w	r3, r3, #7
 8001b20:	4903      	ldr	r1, [pc, #12]	@ (8001b30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b22:	5ccb      	ldrb	r3, [r1, r3]
 8001b24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	40021000 	.word	0x40021000
 8001b30:	08005024 	.word	0x08005024

08001b34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b38:	f7ff ffde 	bl	8001af8 <HAL_RCC_GetHCLKFreq>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	4b05      	ldr	r3, [pc, #20]	@ (8001b54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	0adb      	lsrs	r3, r3, #11
 8001b44:	f003 0307 	and.w	r3, r3, #7
 8001b48:	4903      	ldr	r1, [pc, #12]	@ (8001b58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b4a:	5ccb      	ldrb	r3, [r1, r3]
 8001b4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40021000 	.word	0x40021000
 8001b58:	08005024 	.word	0x08005024

08001b5c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b085      	sub	sp, #20
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001b64:	4b0a      	ldr	r3, [pc, #40]	@ (8001b90 <RCC_Delay+0x34>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a0a      	ldr	r2, [pc, #40]	@ (8001b94 <RCC_Delay+0x38>)
 8001b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b6e:	0a5b      	lsrs	r3, r3, #9
 8001b70:	687a      	ldr	r2, [r7, #4]
 8001b72:	fb02 f303 	mul.w	r3, r2, r3
 8001b76:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001b78:	bf00      	nop
  }
  while (Delay --);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	1e5a      	subs	r2, r3, #1
 8001b7e:	60fa      	str	r2, [r7, #12]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d1f9      	bne.n	8001b78 <RCC_Delay+0x1c>
}
 8001b84:	bf00      	nop
 8001b86:	bf00      	nop
 8001b88:	3714      	adds	r7, #20
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bc80      	pop	{r7}
 8001b8e:	4770      	bx	lr
 8001b90:	20000000 	.word	0x20000000
 8001b94:	10624dd3 	.word	0x10624dd3

08001b98 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d101      	bne.n	8001baa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	e041      	b.n	8001c2e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d106      	bne.n	8001bc4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001bbe:	6878      	ldr	r0, [r7, #4]
 8001bc0:	f7fe ffa6 	bl	8000b10 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2202      	movs	r2, #2
 8001bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	3304      	adds	r3, #4
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	4610      	mov	r0, r2
 8001bd8:	f000 f992 	bl	8001f00 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2201      	movs	r2, #1
 8001be0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2201      	movs	r2, #1
 8001be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	2201      	movs	r2, #1
 8001c00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2201      	movs	r2, #1
 8001c08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2201      	movs	r2, #1
 8001c18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2201      	movs	r2, #1
 8001c20:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2201      	movs	r2, #1
 8001c28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3708      	adds	r7, #8
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
	...

08001c38 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b084      	sub	sp, #16
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
 8001c40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d109      	bne.n	8001c5c <HAL_TIM_PWM_Start+0x24>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	2b01      	cmp	r3, #1
 8001c52:	bf14      	ite	ne
 8001c54:	2301      	movne	r3, #1
 8001c56:	2300      	moveq	r3, #0
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	e022      	b.n	8001ca2 <HAL_TIM_PWM_Start+0x6a>
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	2b04      	cmp	r3, #4
 8001c60:	d109      	bne.n	8001c76 <HAL_TIM_PWM_Start+0x3e>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	2b01      	cmp	r3, #1
 8001c6c:	bf14      	ite	ne
 8001c6e:	2301      	movne	r3, #1
 8001c70:	2300      	moveq	r3, #0
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	e015      	b.n	8001ca2 <HAL_TIM_PWM_Start+0x6a>
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	2b08      	cmp	r3, #8
 8001c7a:	d109      	bne.n	8001c90 <HAL_TIM_PWM_Start+0x58>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	2b01      	cmp	r3, #1
 8001c86:	bf14      	ite	ne
 8001c88:	2301      	movne	r3, #1
 8001c8a:	2300      	moveq	r3, #0
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	e008      	b.n	8001ca2 <HAL_TIM_PWM_Start+0x6a>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	bf14      	ite	ne
 8001c9c:	2301      	movne	r3, #1
 8001c9e:	2300      	moveq	r3, #0
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	e05e      	b.n	8001d68 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d104      	bne.n	8001cba <HAL_TIM_PWM_Start+0x82>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2202      	movs	r2, #2
 8001cb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001cb8:	e013      	b.n	8001ce2 <HAL_TIM_PWM_Start+0xaa>
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	2b04      	cmp	r3, #4
 8001cbe:	d104      	bne.n	8001cca <HAL_TIM_PWM_Start+0x92>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2202      	movs	r2, #2
 8001cc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001cc8:	e00b      	b.n	8001ce2 <HAL_TIM_PWM_Start+0xaa>
 8001cca:	683b      	ldr	r3, [r7, #0]
 8001ccc:	2b08      	cmp	r3, #8
 8001cce:	d104      	bne.n	8001cda <HAL_TIM_PWM_Start+0xa2>
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2202      	movs	r2, #2
 8001cd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001cd8:	e003      	b.n	8001ce2 <HAL_TIM_PWM_Start+0xaa>
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2202      	movs	r2, #2
 8001cde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	6839      	ldr	r1, [r7, #0]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f000 fafe 	bl	80022ec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a1e      	ldr	r2, [pc, #120]	@ (8001d70 <HAL_TIM_PWM_Start+0x138>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d107      	bne.n	8001d0a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001d08:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4a18      	ldr	r2, [pc, #96]	@ (8001d70 <HAL_TIM_PWM_Start+0x138>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d00e      	beq.n	8001d32 <HAL_TIM_PWM_Start+0xfa>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d1c:	d009      	beq.n	8001d32 <HAL_TIM_PWM_Start+0xfa>
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4a14      	ldr	r2, [pc, #80]	@ (8001d74 <HAL_TIM_PWM_Start+0x13c>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d004      	beq.n	8001d32 <HAL_TIM_PWM_Start+0xfa>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a12      	ldr	r2, [pc, #72]	@ (8001d78 <HAL_TIM_PWM_Start+0x140>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d111      	bne.n	8001d56 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f003 0307 	and.w	r3, r3, #7
 8001d3c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	2b06      	cmp	r3, #6
 8001d42:	d010      	beq.n	8001d66 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f042 0201 	orr.w	r2, r2, #1
 8001d52:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d54:	e007      	b.n	8001d66 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	681a      	ldr	r2, [r3, #0]
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f042 0201 	orr.w	r2, r2, #1
 8001d64:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d66:	2300      	movs	r3, #0
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	3710      	adds	r7, #16
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	40012c00 	.word	0x40012c00
 8001d74:	40000400 	.word	0x40000400
 8001d78:	40000800 	.word	0x40000800

08001d7c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b086      	sub	sp, #24
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	60f8      	str	r0, [r7, #12]
 8001d84:	60b9      	str	r1, [r7, #8]
 8001d86:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001d92:	2b01      	cmp	r3, #1
 8001d94:	d101      	bne.n	8001d9a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001d96:	2302      	movs	r3, #2
 8001d98:	e0ae      	b.n	8001ef8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2b0c      	cmp	r3, #12
 8001da6:	f200 809f 	bhi.w	8001ee8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001daa:	a201      	add	r2, pc, #4	@ (adr r2, 8001db0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001dac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001db0:	08001de5 	.word	0x08001de5
 8001db4:	08001ee9 	.word	0x08001ee9
 8001db8:	08001ee9 	.word	0x08001ee9
 8001dbc:	08001ee9 	.word	0x08001ee9
 8001dc0:	08001e25 	.word	0x08001e25
 8001dc4:	08001ee9 	.word	0x08001ee9
 8001dc8:	08001ee9 	.word	0x08001ee9
 8001dcc:	08001ee9 	.word	0x08001ee9
 8001dd0:	08001e67 	.word	0x08001e67
 8001dd4:	08001ee9 	.word	0x08001ee9
 8001dd8:	08001ee9 	.word	0x08001ee9
 8001ddc:	08001ee9 	.word	0x08001ee9
 8001de0:	08001ea7 	.word	0x08001ea7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	68b9      	ldr	r1, [r7, #8]
 8001dea:	4618      	mov	r0, r3
 8001dec:	f000 f8f6 	bl	8001fdc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	699a      	ldr	r2, [r3, #24]
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f042 0208 	orr.w	r2, r2, #8
 8001dfe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	699a      	ldr	r2, [r3, #24]
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f022 0204 	bic.w	r2, r2, #4
 8001e0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	6999      	ldr	r1, [r3, #24]
 8001e16:	68bb      	ldr	r3, [r7, #8]
 8001e18:	691a      	ldr	r2, [r3, #16]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	619a      	str	r2, [r3, #24]
      break;
 8001e22:	e064      	b.n	8001eee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	68b9      	ldr	r1, [r7, #8]
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f000 f93c 	bl	80020a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	699a      	ldr	r2, [r3, #24]
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001e3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	699a      	ldr	r2, [r3, #24]
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001e4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	6999      	ldr	r1, [r3, #24]
 8001e56:	68bb      	ldr	r3, [r7, #8]
 8001e58:	691b      	ldr	r3, [r3, #16]
 8001e5a:	021a      	lsls	r2, r3, #8
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	430a      	orrs	r2, r1
 8001e62:	619a      	str	r2, [r3, #24]
      break;
 8001e64:	e043      	b.n	8001eee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	68b9      	ldr	r1, [r7, #8]
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f000 f985 	bl	800217c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	69da      	ldr	r2, [r3, #28]
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f042 0208 	orr.w	r2, r2, #8
 8001e80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	69da      	ldr	r2, [r3, #28]
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f022 0204 	bic.w	r2, r2, #4
 8001e90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	69d9      	ldr	r1, [r3, #28]
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	691a      	ldr	r2, [r3, #16]
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	430a      	orrs	r2, r1
 8001ea2:	61da      	str	r2, [r3, #28]
      break;
 8001ea4:	e023      	b.n	8001eee <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	68b9      	ldr	r1, [r7, #8]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f000 f9cf 	bl	8002250 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	69da      	ldr	r2, [r3, #28]
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001ec0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	69da      	ldr	r2, [r3, #28]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ed0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	69d9      	ldr	r1, [r3, #28]
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	691b      	ldr	r3, [r3, #16]
 8001edc:	021a      	lsls	r2, r3, #8
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	430a      	orrs	r2, r1
 8001ee4:	61da      	str	r2, [r3, #28]
      break;
 8001ee6:	e002      	b.n	8001eee <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	75fb      	strb	r3, [r7, #23]
      break;
 8001eec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001ef6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3718      	adds	r7, #24
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b085      	sub	sp, #20
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
 8001f08:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	4a2f      	ldr	r2, [pc, #188]	@ (8001fd0 <TIM_Base_SetConfig+0xd0>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d00b      	beq.n	8001f30 <TIM_Base_SetConfig+0x30>
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f1e:	d007      	beq.n	8001f30 <TIM_Base_SetConfig+0x30>
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	4a2c      	ldr	r2, [pc, #176]	@ (8001fd4 <TIM_Base_SetConfig+0xd4>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d003      	beq.n	8001f30 <TIM_Base_SetConfig+0x30>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	4a2b      	ldr	r2, [pc, #172]	@ (8001fd8 <TIM_Base_SetConfig+0xd8>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d108      	bne.n	8001f42 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	68fa      	ldr	r2, [r7, #12]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	4a22      	ldr	r2, [pc, #136]	@ (8001fd0 <TIM_Base_SetConfig+0xd0>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d00b      	beq.n	8001f62 <TIM_Base_SetConfig+0x62>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f50:	d007      	beq.n	8001f62 <TIM_Base_SetConfig+0x62>
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	4a1f      	ldr	r2, [pc, #124]	@ (8001fd4 <TIM_Base_SetConfig+0xd4>)
 8001f56:	4293      	cmp	r3, r2
 8001f58:	d003      	beq.n	8001f62 <TIM_Base_SetConfig+0x62>
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4a1e      	ldr	r2, [pc, #120]	@ (8001fd8 <TIM_Base_SetConfig+0xd8>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d108      	bne.n	8001f74 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	68db      	ldr	r3, [r3, #12]
 8001f6e:	68fa      	ldr	r2, [r7, #12]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	695b      	ldr	r3, [r3, #20]
 8001f7e:	4313      	orrs	r3, r2
 8001f80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	68fa      	ldr	r2, [r7, #12]
 8001f86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	689a      	ldr	r2, [r3, #8]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	681a      	ldr	r2, [r3, #0]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	4a0d      	ldr	r2, [pc, #52]	@ (8001fd0 <TIM_Base_SetConfig+0xd0>)
 8001f9c:	4293      	cmp	r3, r2
 8001f9e:	d103      	bne.n	8001fa8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	691a      	ldr	r2, [r3, #16]
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	691b      	ldr	r3, [r3, #16]
 8001fb2:	f003 0301 	and.w	r3, r3, #1
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d005      	beq.n	8001fc6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	691b      	ldr	r3, [r3, #16]
 8001fbe:	f023 0201 	bic.w	r2, r3, #1
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	611a      	str	r2, [r3, #16]
  }
}
 8001fc6:	bf00      	nop
 8001fc8:	3714      	adds	r7, #20
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bc80      	pop	{r7}
 8001fce:	4770      	bx	lr
 8001fd0:	40012c00 	.word	0x40012c00
 8001fd4:	40000400 	.word	0x40000400
 8001fd8:	40000800 	.word	0x40000800

08001fdc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b087      	sub	sp, #28
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6a1b      	ldr	r3, [r3, #32]
 8001fea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6a1b      	ldr	r3, [r3, #32]
 8001ff0:	f023 0201 	bic.w	r2, r3, #1
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	685b      	ldr	r3, [r3, #4]
 8001ffc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	699b      	ldr	r3, [r3, #24]
 8002002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800200a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	f023 0303 	bic.w	r3, r3, #3
 8002012:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	68fa      	ldr	r2, [r7, #12]
 800201a:	4313      	orrs	r3, r2
 800201c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	f023 0302 	bic.w	r3, r3, #2
 8002024:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	689b      	ldr	r3, [r3, #8]
 800202a:	697a      	ldr	r2, [r7, #20]
 800202c:	4313      	orrs	r3, r2
 800202e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	4a1c      	ldr	r2, [pc, #112]	@ (80020a4 <TIM_OC1_SetConfig+0xc8>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d10c      	bne.n	8002052 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002038:	697b      	ldr	r3, [r7, #20]
 800203a:	f023 0308 	bic.w	r3, r3, #8
 800203e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	697a      	ldr	r2, [r7, #20]
 8002046:	4313      	orrs	r3, r2
 8002048:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800204a:	697b      	ldr	r3, [r7, #20]
 800204c:	f023 0304 	bic.w	r3, r3, #4
 8002050:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a13      	ldr	r2, [pc, #76]	@ (80020a4 <TIM_OC1_SetConfig+0xc8>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d111      	bne.n	800207e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002060:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002068:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	695b      	ldr	r3, [r3, #20]
 800206e:	693a      	ldr	r2, [r7, #16]
 8002070:	4313      	orrs	r3, r2
 8002072:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	699b      	ldr	r3, [r3, #24]
 8002078:	693a      	ldr	r2, [r7, #16]
 800207a:	4313      	orrs	r3, r2
 800207c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	693a      	ldr	r2, [r7, #16]
 8002082:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	68fa      	ldr	r2, [r7, #12]
 8002088:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685a      	ldr	r2, [r3, #4]
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	697a      	ldr	r2, [r7, #20]
 8002096:	621a      	str	r2, [r3, #32]
}
 8002098:	bf00      	nop
 800209a:	371c      	adds	r7, #28
 800209c:	46bd      	mov	sp, r7
 800209e:	bc80      	pop	{r7}
 80020a0:	4770      	bx	lr
 80020a2:	bf00      	nop
 80020a4:	40012c00 	.word	0x40012c00

080020a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b087      	sub	sp, #28
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6a1b      	ldr	r3, [r3, #32]
 80020b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6a1b      	ldr	r3, [r3, #32]
 80020bc:	f023 0210 	bic.w	r2, r3, #16
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	699b      	ldr	r3, [r3, #24]
 80020ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80020d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	021b      	lsls	r3, r3, #8
 80020e6:	68fa      	ldr	r2, [r7, #12]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	f023 0320 	bic.w	r3, r3, #32
 80020f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	011b      	lsls	r3, r3, #4
 80020fa:	697a      	ldr	r2, [r7, #20]
 80020fc:	4313      	orrs	r3, r2
 80020fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	4a1d      	ldr	r2, [pc, #116]	@ (8002178 <TIM_OC2_SetConfig+0xd0>)
 8002104:	4293      	cmp	r3, r2
 8002106:	d10d      	bne.n	8002124 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800210e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	68db      	ldr	r3, [r3, #12]
 8002114:	011b      	lsls	r3, r3, #4
 8002116:	697a      	ldr	r2, [r7, #20]
 8002118:	4313      	orrs	r3, r2
 800211a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800211c:	697b      	ldr	r3, [r7, #20]
 800211e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002122:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	4a14      	ldr	r2, [pc, #80]	@ (8002178 <TIM_OC2_SetConfig+0xd0>)
 8002128:	4293      	cmp	r3, r2
 800212a:	d113      	bne.n	8002154 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002132:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002134:	693b      	ldr	r3, [r7, #16]
 8002136:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800213a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	695b      	ldr	r3, [r3, #20]
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	693a      	ldr	r2, [r7, #16]
 8002144:	4313      	orrs	r3, r2
 8002146:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	699b      	ldr	r3, [r3, #24]
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	693a      	ldr	r2, [r7, #16]
 8002150:	4313      	orrs	r3, r2
 8002152:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	693a      	ldr	r2, [r7, #16]
 8002158:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	68fa      	ldr	r2, [r7, #12]
 800215e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	685a      	ldr	r2, [r3, #4]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	697a      	ldr	r2, [r7, #20]
 800216c:	621a      	str	r2, [r3, #32]
}
 800216e:	bf00      	nop
 8002170:	371c      	adds	r7, #28
 8002172:	46bd      	mov	sp, r7
 8002174:	bc80      	pop	{r7}
 8002176:	4770      	bx	lr
 8002178:	40012c00 	.word	0x40012c00

0800217c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800217c:	b480      	push	{r7}
 800217e:	b087      	sub	sp, #28
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6a1b      	ldr	r3, [r3, #32]
 800218a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6a1b      	ldr	r3, [r3, #32]
 8002190:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	69db      	ldr	r3, [r3, #28]
 80021a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	f023 0303 	bic.w	r3, r3, #3
 80021b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	68fa      	ldr	r2, [r7, #12]
 80021ba:	4313      	orrs	r3, r2
 80021bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80021c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	021b      	lsls	r3, r3, #8
 80021cc:	697a      	ldr	r2, [r7, #20]
 80021ce:	4313      	orrs	r3, r2
 80021d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	4a1d      	ldr	r2, [pc, #116]	@ (800224c <TIM_OC3_SetConfig+0xd0>)
 80021d6:	4293      	cmp	r3, r2
 80021d8:	d10d      	bne.n	80021f6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80021e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	68db      	ldr	r3, [r3, #12]
 80021e6:	021b      	lsls	r3, r3, #8
 80021e8:	697a      	ldr	r2, [r7, #20]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80021f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a14      	ldr	r2, [pc, #80]	@ (800224c <TIM_OC3_SetConfig+0xd0>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d113      	bne.n	8002226 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80021fe:	693b      	ldr	r3, [r7, #16]
 8002200:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002204:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800220c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	695b      	ldr	r3, [r3, #20]
 8002212:	011b      	lsls	r3, r3, #4
 8002214:	693a      	ldr	r2, [r7, #16]
 8002216:	4313      	orrs	r3, r2
 8002218:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	699b      	ldr	r3, [r3, #24]
 800221e:	011b      	lsls	r3, r3, #4
 8002220:	693a      	ldr	r2, [r7, #16]
 8002222:	4313      	orrs	r3, r2
 8002224:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	68fa      	ldr	r2, [r7, #12]
 8002230:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	685a      	ldr	r2, [r3, #4]
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	697a      	ldr	r2, [r7, #20]
 800223e:	621a      	str	r2, [r3, #32]
}
 8002240:	bf00      	nop
 8002242:	371c      	adds	r7, #28
 8002244:	46bd      	mov	sp, r7
 8002246:	bc80      	pop	{r7}
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	40012c00 	.word	0x40012c00

08002250 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002250:	b480      	push	{r7}
 8002252:	b087      	sub	sp, #28
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
 8002258:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	6a1b      	ldr	r3, [r3, #32]
 800225e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6a1b      	ldr	r3, [r3, #32]
 8002264:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	69db      	ldr	r3, [r3, #28]
 8002276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800227e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002286:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	021b      	lsls	r3, r3, #8
 800228e:	68fa      	ldr	r2, [r7, #12]
 8002290:	4313      	orrs	r3, r2
 8002292:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800229a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	689b      	ldr	r3, [r3, #8]
 80022a0:	031b      	lsls	r3, r3, #12
 80022a2:	693a      	ldr	r2, [r7, #16]
 80022a4:	4313      	orrs	r3, r2
 80022a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	4a0f      	ldr	r2, [pc, #60]	@ (80022e8 <TIM_OC4_SetConfig+0x98>)
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d109      	bne.n	80022c4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80022b0:	697b      	ldr	r3, [r7, #20]
 80022b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80022b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	695b      	ldr	r3, [r3, #20]
 80022bc:	019b      	lsls	r3, r3, #6
 80022be:	697a      	ldr	r2, [r7, #20]
 80022c0:	4313      	orrs	r3, r2
 80022c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	697a      	ldr	r2, [r7, #20]
 80022c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	68fa      	ldr	r2, [r7, #12]
 80022ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	685a      	ldr	r2, [r3, #4]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	693a      	ldr	r2, [r7, #16]
 80022dc:	621a      	str	r2, [r3, #32]
}
 80022de:	bf00      	nop
 80022e0:	371c      	adds	r7, #28
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bc80      	pop	{r7}
 80022e6:	4770      	bx	lr
 80022e8:	40012c00 	.word	0x40012c00

080022ec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b087      	sub	sp, #28
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	f003 031f 	and.w	r3, r3, #31
 80022fe:	2201      	movs	r2, #1
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	6a1a      	ldr	r2, [r3, #32]
 800230a:	697b      	ldr	r3, [r7, #20]
 800230c:	43db      	mvns	r3, r3
 800230e:	401a      	ands	r2, r3
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	6a1a      	ldr	r2, [r3, #32]
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	f003 031f 	and.w	r3, r3, #31
 800231e:	6879      	ldr	r1, [r7, #4]
 8002320:	fa01 f303 	lsl.w	r3, r1, r3
 8002324:	431a      	orrs	r2, r3
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	621a      	str	r2, [r3, #32]
}
 800232a:	bf00      	nop
 800232c:	371c      	adds	r7, #28
 800232e:	46bd      	mov	sp, r7
 8002330:	bc80      	pop	{r7}
 8002332:	4770      	bx	lr

08002334 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002334:	b480      	push	{r7}
 8002336:	b085      	sub	sp, #20
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002344:	2b01      	cmp	r3, #1
 8002346:	d101      	bne.n	800234c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002348:	2302      	movs	r3, #2
 800234a:	e046      	b.n	80023da <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2201      	movs	r2, #1
 8002350:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2202      	movs	r2, #2
 8002358:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	685b      	ldr	r3, [r3, #4]
 8002362:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002372:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	68fa      	ldr	r2, [r7, #12]
 800237a:	4313      	orrs	r3, r2
 800237c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	68fa      	ldr	r2, [r7, #12]
 8002384:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a16      	ldr	r2, [pc, #88]	@ (80023e4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d00e      	beq.n	80023ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002398:	d009      	beq.n	80023ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a12      	ldr	r2, [pc, #72]	@ (80023e8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d004      	beq.n	80023ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a10      	ldr	r2, [pc, #64]	@ (80023ec <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d10c      	bne.n	80023c8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80023b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	68ba      	ldr	r2, [r7, #8]
 80023bc:	4313      	orrs	r3, r2
 80023be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	68ba      	ldr	r2, [r7, #8]
 80023c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2201      	movs	r2, #1
 80023cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2200      	movs	r2, #0
 80023d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80023d8:	2300      	movs	r3, #0
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3714      	adds	r7, #20
 80023de:	46bd      	mov	sp, r7
 80023e0:	bc80      	pop	{r7}
 80023e2:	4770      	bx	lr
 80023e4:	40012c00 	.word	0x40012c00
 80023e8:	40000400 	.word	0x40000400
 80023ec:	40000800 	.word	0x40000800

080023f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d101      	bne.n	8002402 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e042      	b.n	8002488 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002408:	b2db      	uxtb	r3, r3
 800240a:	2b00      	cmp	r3, #0
 800240c:	d106      	bne.n	800241c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2200      	movs	r2, #0
 8002412:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f7fe fbca 	bl	8000bb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	2224      	movs	r2, #36	@ 0x24
 8002420:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	68da      	ldr	r2, [r3, #12]
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002432:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002434:	6878      	ldr	r0, [r7, #4]
 8002436:	f000 f82b 	bl	8002490 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	691a      	ldr	r2, [r3, #16]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002448:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	695a      	ldr	r2, [r3, #20]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002458:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	68da      	ldr	r2, [r3, #12]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002468:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2220      	movs	r2, #32
 8002474:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2220      	movs	r2, #32
 800247c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2200      	movs	r2, #0
 8002484:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002486:	2300      	movs	r3, #0
}
 8002488:	4618      	mov	r0, r3
 800248a:	3708      	adds	r7, #8
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}

08002490 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b084      	sub	sp, #16
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	691b      	ldr	r3, [r3, #16]
 800249e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	68da      	ldr	r2, [r3, #12]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	430a      	orrs	r2, r1
 80024ac:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	689a      	ldr	r2, [r3, #8]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	691b      	ldr	r3, [r3, #16]
 80024b6:	431a      	orrs	r2, r3
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	695b      	ldr	r3, [r3, #20]
 80024bc:	4313      	orrs	r3, r2
 80024be:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	68db      	ldr	r3, [r3, #12]
 80024c6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80024ca:	f023 030c 	bic.w	r3, r3, #12
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	6812      	ldr	r2, [r2, #0]
 80024d2:	68b9      	ldr	r1, [r7, #8]
 80024d4:	430b      	orrs	r3, r1
 80024d6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	695b      	ldr	r3, [r3, #20]
 80024de:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	699a      	ldr	r2, [r3, #24]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	430a      	orrs	r2, r1
 80024ec:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4a2c      	ldr	r2, [pc, #176]	@ (80025a4 <UART_SetConfig+0x114>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d103      	bne.n	8002500 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80024f8:	f7ff fb1c 	bl	8001b34 <HAL_RCC_GetPCLK2Freq>
 80024fc:	60f8      	str	r0, [r7, #12]
 80024fe:	e002      	b.n	8002506 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002500:	f7ff fb04 	bl	8001b0c <HAL_RCC_GetPCLK1Freq>
 8002504:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002506:	68fa      	ldr	r2, [r7, #12]
 8002508:	4613      	mov	r3, r2
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	4413      	add	r3, r2
 800250e:	009a      	lsls	r2, r3, #2
 8002510:	441a      	add	r2, r3
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	fbb2 f3f3 	udiv	r3, r2, r3
 800251c:	4a22      	ldr	r2, [pc, #136]	@ (80025a8 <UART_SetConfig+0x118>)
 800251e:	fba2 2303 	umull	r2, r3, r2, r3
 8002522:	095b      	lsrs	r3, r3, #5
 8002524:	0119      	lsls	r1, r3, #4
 8002526:	68fa      	ldr	r2, [r7, #12]
 8002528:	4613      	mov	r3, r2
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	4413      	add	r3, r2
 800252e:	009a      	lsls	r2, r3, #2
 8002530:	441a      	add	r2, r3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	fbb2 f2f3 	udiv	r2, r2, r3
 800253c:	4b1a      	ldr	r3, [pc, #104]	@ (80025a8 <UART_SetConfig+0x118>)
 800253e:	fba3 0302 	umull	r0, r3, r3, r2
 8002542:	095b      	lsrs	r3, r3, #5
 8002544:	2064      	movs	r0, #100	@ 0x64
 8002546:	fb00 f303 	mul.w	r3, r0, r3
 800254a:	1ad3      	subs	r3, r2, r3
 800254c:	011b      	lsls	r3, r3, #4
 800254e:	3332      	adds	r3, #50	@ 0x32
 8002550:	4a15      	ldr	r2, [pc, #84]	@ (80025a8 <UART_SetConfig+0x118>)
 8002552:	fba2 2303 	umull	r2, r3, r2, r3
 8002556:	095b      	lsrs	r3, r3, #5
 8002558:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800255c:	4419      	add	r1, r3
 800255e:	68fa      	ldr	r2, [r7, #12]
 8002560:	4613      	mov	r3, r2
 8002562:	009b      	lsls	r3, r3, #2
 8002564:	4413      	add	r3, r2
 8002566:	009a      	lsls	r2, r3, #2
 8002568:	441a      	add	r2, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	fbb2 f2f3 	udiv	r2, r2, r3
 8002574:	4b0c      	ldr	r3, [pc, #48]	@ (80025a8 <UART_SetConfig+0x118>)
 8002576:	fba3 0302 	umull	r0, r3, r3, r2
 800257a:	095b      	lsrs	r3, r3, #5
 800257c:	2064      	movs	r0, #100	@ 0x64
 800257e:	fb00 f303 	mul.w	r3, r0, r3
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	011b      	lsls	r3, r3, #4
 8002586:	3332      	adds	r3, #50	@ 0x32
 8002588:	4a07      	ldr	r2, [pc, #28]	@ (80025a8 <UART_SetConfig+0x118>)
 800258a:	fba2 2303 	umull	r2, r3, r2, r3
 800258e:	095b      	lsrs	r3, r3, #5
 8002590:	f003 020f 	and.w	r2, r3, #15
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	440a      	add	r2, r1
 800259a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800259c:	bf00      	nop
 800259e:	3710      	adds	r7, #16
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	40013800 	.word	0x40013800
 80025a8:	51eb851f 	.word	0x51eb851f

080025ac <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80025ac:	b480      	push	{r7}
 80025ae:	b083      	sub	sp, #12
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	f103 0208 	add.w	r2, r3, #8
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f04f 32ff 	mov.w	r2, #4294967295
 80025c4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	f103 0208 	add.w	r2, r3, #8
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f103 0208 	add.w	r2, r3, #8
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80025e0:	bf00      	nop
 80025e2:	370c      	adds	r7, #12
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bc80      	pop	{r7}
 80025e8:	4770      	bx	lr

080025ea <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80025ea:	b480      	push	{r7}
 80025ec:	b083      	sub	sp, #12
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2200      	movs	r2, #0
 80025f6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80025f8:	bf00      	nop
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bc80      	pop	{r7}
 8002600:	4770      	bx	lr

08002602 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002602:	b480      	push	{r7}
 8002604:	b085      	sub	sp, #20
 8002606:	af00      	add	r7, sp, #0
 8002608:	6078      	str	r0, [r7, #4]
 800260a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	685b      	ldr	r3, [r3, #4]
 8002610:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	68fa      	ldr	r2, [r7, #12]
 8002616:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	689a      	ldr	r2, [r3, #8]
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	683a      	ldr	r2, [r7, #0]
 8002626:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	683a      	ldr	r2, [r7, #0]
 800262c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	1c5a      	adds	r2, r3, #1
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	601a      	str	r2, [r3, #0]
}
 800263e:	bf00      	nop
 8002640:	3714      	adds	r7, #20
 8002642:	46bd      	mov	sp, r7
 8002644:	bc80      	pop	{r7}
 8002646:	4770      	bx	lr

08002648 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002648:	b480      	push	{r7}
 800264a:	b085      	sub	sp, #20
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
 8002650:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800265e:	d103      	bne.n	8002668 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	691b      	ldr	r3, [r3, #16]
 8002664:	60fb      	str	r3, [r7, #12]
 8002666:	e00c      	b.n	8002682 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	3308      	adds	r3, #8
 800266c:	60fb      	str	r3, [r7, #12]
 800266e:	e002      	b.n	8002676 <vListInsert+0x2e>
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	60fb      	str	r3, [r7, #12]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	68ba      	ldr	r2, [r7, #8]
 800267e:	429a      	cmp	r2, r3
 8002680:	d2f6      	bcs.n	8002670 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	685a      	ldr	r2, [r3, #4]
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	683a      	ldr	r2, [r7, #0]
 8002690:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	68fa      	ldr	r2, [r7, #12]
 8002696:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	683a      	ldr	r2, [r7, #0]
 800269c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	687a      	ldr	r2, [r7, #4]
 80026a2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	1c5a      	adds	r2, r3, #1
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	601a      	str	r2, [r3, #0]
}
 80026ae:	bf00      	nop
 80026b0:	3714      	adds	r7, #20
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bc80      	pop	{r7}
 80026b6:	4770      	bx	lr

080026b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80026b8:	b480      	push	{r7}
 80026ba:	b085      	sub	sp, #20
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	691b      	ldr	r3, [r3, #16]
 80026c4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	685b      	ldr	r3, [r3, #4]
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	6892      	ldr	r2, [r2, #8]
 80026ce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	687a      	ldr	r2, [r7, #4]
 80026d6:	6852      	ldr	r2, [r2, #4]
 80026d8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	685b      	ldr	r3, [r3, #4]
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d103      	bne.n	80026ec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	689a      	ldr	r2, [r3, #8]
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2200      	movs	r2, #0
 80026f0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	1e5a      	subs	r2, r3, #1
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	681b      	ldr	r3, [r3, #0]
}
 8002700:	4618      	mov	r0, r3
 8002702:	3714      	adds	r7, #20
 8002704:	46bd      	mov	sp, r7
 8002706:	bc80      	pop	{r7}
 8002708:	4770      	bx	lr
	...

0800270c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
 8002714:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d10b      	bne.n	8002738 <xQueueGenericReset+0x2c>
	__asm volatile
 8002720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002724:	f383 8811 	msr	BASEPRI, r3
 8002728:	f3bf 8f6f 	isb	sy
 800272c:	f3bf 8f4f 	dsb	sy
 8002730:	60bb      	str	r3, [r7, #8]
}
 8002732:	bf00      	nop
 8002734:	bf00      	nop
 8002736:	e7fd      	b.n	8002734 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002738:	f002 f920 	bl	800497c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681a      	ldr	r2, [r3, #0]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002744:	68f9      	ldr	r1, [r7, #12]
 8002746:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002748:	fb01 f303 	mul.w	r3, r1, r3
 800274c:	441a      	add	r2, r3
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2200      	movs	r2, #0
 8002756:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002768:	3b01      	subs	r3, #1
 800276a:	68f9      	ldr	r1, [r7, #12]
 800276c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800276e:	fb01 f303 	mul.w	r3, r1, r3
 8002772:	441a      	add	r2, r3
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	22ff      	movs	r2, #255	@ 0xff
 800277c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	22ff      	movs	r2, #255	@ 0xff
 8002784:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	2b00      	cmp	r3, #0
 800278c:	d114      	bne.n	80027b8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	691b      	ldr	r3, [r3, #16]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d01a      	beq.n	80027cc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	3310      	adds	r3, #16
 800279a:	4618      	mov	r0, r3
 800279c:	f001 f99a 	bl	8003ad4 <xTaskRemoveFromEventList>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d012      	beq.n	80027cc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80027a6:	4b0d      	ldr	r3, [pc, #52]	@ (80027dc <xQueueGenericReset+0xd0>)
 80027a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80027ac:	601a      	str	r2, [r3, #0]
 80027ae:	f3bf 8f4f 	dsb	sy
 80027b2:	f3bf 8f6f 	isb	sy
 80027b6:	e009      	b.n	80027cc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	3310      	adds	r3, #16
 80027bc:	4618      	mov	r0, r3
 80027be:	f7ff fef5 	bl	80025ac <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	3324      	adds	r3, #36	@ 0x24
 80027c6:	4618      	mov	r0, r3
 80027c8:	f7ff fef0 	bl	80025ac <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80027cc:	f002 f906 	bl	80049dc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80027d0:	2301      	movs	r3, #1
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3710      	adds	r7, #16
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	e000ed04 	.word	0xe000ed04

080027e0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b08e      	sub	sp, #56	@ 0x38
 80027e4:	af02      	add	r7, sp, #8
 80027e6:	60f8      	str	r0, [r7, #12]
 80027e8:	60b9      	str	r1, [r7, #8]
 80027ea:	607a      	str	r2, [r7, #4]
 80027ec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d10b      	bne.n	800280c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80027f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80027f8:	f383 8811 	msr	BASEPRI, r3
 80027fc:	f3bf 8f6f 	isb	sy
 8002800:	f3bf 8f4f 	dsb	sy
 8002804:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002806:	bf00      	nop
 8002808:	bf00      	nop
 800280a:	e7fd      	b.n	8002808 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d10b      	bne.n	800282a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002812:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002816:	f383 8811 	msr	BASEPRI, r3
 800281a:	f3bf 8f6f 	isb	sy
 800281e:	f3bf 8f4f 	dsb	sy
 8002822:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002824:	bf00      	nop
 8002826:	bf00      	nop
 8002828:	e7fd      	b.n	8002826 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d002      	beq.n	8002836 <xQueueGenericCreateStatic+0x56>
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <xQueueGenericCreateStatic+0x5a>
 8002836:	2301      	movs	r3, #1
 8002838:	e000      	b.n	800283c <xQueueGenericCreateStatic+0x5c>
 800283a:	2300      	movs	r3, #0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d10b      	bne.n	8002858 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002840:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002844:	f383 8811 	msr	BASEPRI, r3
 8002848:	f3bf 8f6f 	isb	sy
 800284c:	f3bf 8f4f 	dsb	sy
 8002850:	623b      	str	r3, [r7, #32]
}
 8002852:	bf00      	nop
 8002854:	bf00      	nop
 8002856:	e7fd      	b.n	8002854 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d102      	bne.n	8002864 <xQueueGenericCreateStatic+0x84>
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d101      	bne.n	8002868 <xQueueGenericCreateStatic+0x88>
 8002864:	2301      	movs	r3, #1
 8002866:	e000      	b.n	800286a <xQueueGenericCreateStatic+0x8a>
 8002868:	2300      	movs	r3, #0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d10b      	bne.n	8002886 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800286e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002872:	f383 8811 	msr	BASEPRI, r3
 8002876:	f3bf 8f6f 	isb	sy
 800287a:	f3bf 8f4f 	dsb	sy
 800287e:	61fb      	str	r3, [r7, #28]
}
 8002880:	bf00      	nop
 8002882:	bf00      	nop
 8002884:	e7fd      	b.n	8002882 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002886:	2348      	movs	r3, #72	@ 0x48
 8002888:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	2b48      	cmp	r3, #72	@ 0x48
 800288e:	d00b      	beq.n	80028a8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002894:	f383 8811 	msr	BASEPRI, r3
 8002898:	f3bf 8f6f 	isb	sy
 800289c:	f3bf 8f4f 	dsb	sy
 80028a0:	61bb      	str	r3, [r7, #24]
}
 80028a2:	bf00      	nop
 80028a4:	bf00      	nop
 80028a6:	e7fd      	b.n	80028a4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80028a8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80028aa:	683b      	ldr	r3, [r7, #0]
 80028ac:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80028ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d00d      	beq.n	80028d0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80028b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028b6:	2201      	movs	r2, #1
 80028b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80028bc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80028c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028c2:	9300      	str	r3, [sp, #0]
 80028c4:	4613      	mov	r3, r2
 80028c6:	687a      	ldr	r2, [r7, #4]
 80028c8:	68b9      	ldr	r1, [r7, #8]
 80028ca:	68f8      	ldr	r0, [r7, #12]
 80028cc:	f000 f840 	bl	8002950 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80028d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3730      	adds	r7, #48	@ 0x30
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}

080028da <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80028da:	b580      	push	{r7, lr}
 80028dc:	b08a      	sub	sp, #40	@ 0x28
 80028de:	af02      	add	r7, sp, #8
 80028e0:	60f8      	str	r0, [r7, #12]
 80028e2:	60b9      	str	r1, [r7, #8]
 80028e4:	4613      	mov	r3, r2
 80028e6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d10b      	bne.n	8002906 <xQueueGenericCreate+0x2c>
	__asm volatile
 80028ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80028f2:	f383 8811 	msr	BASEPRI, r3
 80028f6:	f3bf 8f6f 	isb	sy
 80028fa:	f3bf 8f4f 	dsb	sy
 80028fe:	613b      	str	r3, [r7, #16]
}
 8002900:	bf00      	nop
 8002902:	bf00      	nop
 8002904:	e7fd      	b.n	8002902 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	68ba      	ldr	r2, [r7, #8]
 800290a:	fb02 f303 	mul.w	r3, r2, r3
 800290e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002910:	69fb      	ldr	r3, [r7, #28]
 8002912:	3348      	adds	r3, #72	@ 0x48
 8002914:	4618      	mov	r0, r3
 8002916:	f002 f933 	bl	8004b80 <pvPortMalloc>
 800291a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800291c:	69bb      	ldr	r3, [r7, #24]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d011      	beq.n	8002946 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	3348      	adds	r3, #72	@ 0x48
 800292a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	2200      	movs	r2, #0
 8002930:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002934:	79fa      	ldrb	r2, [r7, #7]
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	9300      	str	r3, [sp, #0]
 800293a:	4613      	mov	r3, r2
 800293c:	697a      	ldr	r2, [r7, #20]
 800293e:	68b9      	ldr	r1, [r7, #8]
 8002940:	68f8      	ldr	r0, [r7, #12]
 8002942:	f000 f805 	bl	8002950 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002946:	69bb      	ldr	r3, [r7, #24]
	}
 8002948:	4618      	mov	r0, r3
 800294a:	3720      	adds	r7, #32
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}

08002950 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b084      	sub	sp, #16
 8002954:	af00      	add	r7, sp, #0
 8002956:	60f8      	str	r0, [r7, #12]
 8002958:	60b9      	str	r1, [r7, #8]
 800295a:	607a      	str	r2, [r7, #4]
 800295c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d103      	bne.n	800296c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002964:	69bb      	ldr	r3, [r7, #24]
 8002966:	69ba      	ldr	r2, [r7, #24]
 8002968:	601a      	str	r2, [r3, #0]
 800296a:	e002      	b.n	8002972 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	68fa      	ldr	r2, [r7, #12]
 8002976:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002978:	69bb      	ldr	r3, [r7, #24]
 800297a:	68ba      	ldr	r2, [r7, #8]
 800297c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800297e:	2101      	movs	r1, #1
 8002980:	69b8      	ldr	r0, [r7, #24]
 8002982:	f7ff fec3 	bl	800270c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002986:	bf00      	nop
 8002988:	3710      	adds	r7, #16
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
	...

08002990 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b08e      	sub	sp, #56	@ 0x38
 8002994:	af00      	add	r7, sp, #0
 8002996:	60f8      	str	r0, [r7, #12]
 8002998:	60b9      	str	r1, [r7, #8]
 800299a:	607a      	str	r2, [r7, #4]
 800299c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800299e:	2300      	movs	r3, #0
 80029a0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80029a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d10b      	bne.n	80029c4 <xQueueGenericSend+0x34>
	__asm volatile
 80029ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029b0:	f383 8811 	msr	BASEPRI, r3
 80029b4:	f3bf 8f6f 	isb	sy
 80029b8:	f3bf 8f4f 	dsb	sy
 80029bc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80029be:	bf00      	nop
 80029c0:	bf00      	nop
 80029c2:	e7fd      	b.n	80029c0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d103      	bne.n	80029d2 <xQueueGenericSend+0x42>
 80029ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d101      	bne.n	80029d6 <xQueueGenericSend+0x46>
 80029d2:	2301      	movs	r3, #1
 80029d4:	e000      	b.n	80029d8 <xQueueGenericSend+0x48>
 80029d6:	2300      	movs	r3, #0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d10b      	bne.n	80029f4 <xQueueGenericSend+0x64>
	__asm volatile
 80029dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80029e0:	f383 8811 	msr	BASEPRI, r3
 80029e4:	f3bf 8f6f 	isb	sy
 80029e8:	f3bf 8f4f 	dsb	sy
 80029ec:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80029ee:	bf00      	nop
 80029f0:	bf00      	nop
 80029f2:	e7fd      	b.n	80029f0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d103      	bne.n	8002a02 <xQueueGenericSend+0x72>
 80029fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d101      	bne.n	8002a06 <xQueueGenericSend+0x76>
 8002a02:	2301      	movs	r3, #1
 8002a04:	e000      	b.n	8002a08 <xQueueGenericSend+0x78>
 8002a06:	2300      	movs	r3, #0
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d10b      	bne.n	8002a24 <xQueueGenericSend+0x94>
	__asm volatile
 8002a0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a10:	f383 8811 	msr	BASEPRI, r3
 8002a14:	f3bf 8f6f 	isb	sy
 8002a18:	f3bf 8f4f 	dsb	sy
 8002a1c:	623b      	str	r3, [r7, #32]
}
 8002a1e:	bf00      	nop
 8002a20:	bf00      	nop
 8002a22:	e7fd      	b.n	8002a20 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002a24:	f001 fa16 	bl	8003e54 <xTaskGetSchedulerState>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d102      	bne.n	8002a34 <xQueueGenericSend+0xa4>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d101      	bne.n	8002a38 <xQueueGenericSend+0xa8>
 8002a34:	2301      	movs	r3, #1
 8002a36:	e000      	b.n	8002a3a <xQueueGenericSend+0xaa>
 8002a38:	2300      	movs	r3, #0
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d10b      	bne.n	8002a56 <xQueueGenericSend+0xc6>
	__asm volatile
 8002a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002a42:	f383 8811 	msr	BASEPRI, r3
 8002a46:	f3bf 8f6f 	isb	sy
 8002a4a:	f3bf 8f4f 	dsb	sy
 8002a4e:	61fb      	str	r3, [r7, #28]
}
 8002a50:	bf00      	nop
 8002a52:	bf00      	nop
 8002a54:	e7fd      	b.n	8002a52 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002a56:	f001 ff91 	bl	800497c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d302      	bcc.n	8002a6c <xQueueGenericSend+0xdc>
 8002a66:	683b      	ldr	r3, [r7, #0]
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	d129      	bne.n	8002ac0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002a6c:	683a      	ldr	r2, [r7, #0]
 8002a6e:	68b9      	ldr	r1, [r7, #8]
 8002a70:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002a72:	f000 fa0f 	bl	8002e94 <prvCopyDataToQueue>
 8002a76:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002a78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d010      	beq.n	8002aa2 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a82:	3324      	adds	r3, #36	@ 0x24
 8002a84:	4618      	mov	r0, r3
 8002a86:	f001 f825 	bl	8003ad4 <xTaskRemoveFromEventList>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d013      	beq.n	8002ab8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002a90:	4b3f      	ldr	r3, [pc, #252]	@ (8002b90 <xQueueGenericSend+0x200>)
 8002a92:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002a96:	601a      	str	r2, [r3, #0]
 8002a98:	f3bf 8f4f 	dsb	sy
 8002a9c:	f3bf 8f6f 	isb	sy
 8002aa0:	e00a      	b.n	8002ab8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002aa2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d007      	beq.n	8002ab8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002aa8:	4b39      	ldr	r3, [pc, #228]	@ (8002b90 <xQueueGenericSend+0x200>)
 8002aaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002aae:	601a      	str	r2, [r3, #0]
 8002ab0:	f3bf 8f4f 	dsb	sy
 8002ab4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002ab8:	f001 ff90 	bl	80049dc <vPortExitCritical>
				return pdPASS;
 8002abc:	2301      	movs	r3, #1
 8002abe:	e063      	b.n	8002b88 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d103      	bne.n	8002ace <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002ac6:	f001 ff89 	bl	80049dc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002aca:	2300      	movs	r3, #0
 8002acc:	e05c      	b.n	8002b88 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002ace:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d106      	bne.n	8002ae2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002ad4:	f107 0314 	add.w	r3, r7, #20
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f001 f85f 	bl	8003b9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002ae2:	f001 ff7b 	bl	80049dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002ae6:	f000 fdc1 	bl	800366c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002aea:	f001 ff47 	bl	800497c <vPortEnterCritical>
 8002aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002af0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002af4:	b25b      	sxtb	r3, r3
 8002af6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002afa:	d103      	bne.n	8002b04 <xQueueGenericSend+0x174>
 8002afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002afe:	2200      	movs	r2, #0
 8002b00:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b06:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002b0a:	b25b      	sxtb	r3, r3
 8002b0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b10:	d103      	bne.n	8002b1a <xQueueGenericSend+0x18a>
 8002b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002b1a:	f001 ff5f 	bl	80049dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002b1e:	1d3a      	adds	r2, r7, #4
 8002b20:	f107 0314 	add.w	r3, r7, #20
 8002b24:	4611      	mov	r1, r2
 8002b26:	4618      	mov	r0, r3
 8002b28:	f001 f84e 	bl	8003bc8 <xTaskCheckForTimeOut>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d124      	bne.n	8002b7c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002b32:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002b34:	f000 faa6 	bl	8003084 <prvIsQueueFull>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d018      	beq.n	8002b70 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002b3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b40:	3310      	adds	r3, #16
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	4611      	mov	r1, r2
 8002b46:	4618      	mov	r0, r3
 8002b48:	f000 ff72 	bl	8003a30 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002b4c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002b4e:	f000 fa31 	bl	8002fb4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002b52:	f000 fd99 	bl	8003688 <xTaskResumeAll>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	f47f af7c 	bne.w	8002a56 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8002b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8002b90 <xQueueGenericSend+0x200>)
 8002b60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002b64:	601a      	str	r2, [r3, #0]
 8002b66:	f3bf 8f4f 	dsb	sy
 8002b6a:	f3bf 8f6f 	isb	sy
 8002b6e:	e772      	b.n	8002a56 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002b70:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002b72:	f000 fa1f 	bl	8002fb4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002b76:	f000 fd87 	bl	8003688 <xTaskResumeAll>
 8002b7a:	e76c      	b.n	8002a56 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002b7c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002b7e:	f000 fa19 	bl	8002fb4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002b82:	f000 fd81 	bl	8003688 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002b86:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	3738      	adds	r7, #56	@ 0x38
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	e000ed04 	.word	0xe000ed04

08002b94 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b090      	sub	sp, #64	@ 0x40
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
 8002ba0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8002ba6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d10b      	bne.n	8002bc4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8002bac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bb0:	f383 8811 	msr	BASEPRI, r3
 8002bb4:	f3bf 8f6f 	isb	sy
 8002bb8:	f3bf 8f4f 	dsb	sy
 8002bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002bbe:	bf00      	nop
 8002bc0:	bf00      	nop
 8002bc2:	e7fd      	b.n	8002bc0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d103      	bne.n	8002bd2 <xQueueGenericSendFromISR+0x3e>
 8002bca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <xQueueGenericSendFromISR+0x42>
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e000      	b.n	8002bd8 <xQueueGenericSendFromISR+0x44>
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d10b      	bne.n	8002bf4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8002bdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002be0:	f383 8811 	msr	BASEPRI, r3
 8002be4:	f3bf 8f6f 	isb	sy
 8002be8:	f3bf 8f4f 	dsb	sy
 8002bec:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002bee:	bf00      	nop
 8002bf0:	bf00      	nop
 8002bf2:	e7fd      	b.n	8002bf0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d103      	bne.n	8002c02 <xQueueGenericSendFromISR+0x6e>
 8002bfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002bfc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bfe:	2b01      	cmp	r3, #1
 8002c00:	d101      	bne.n	8002c06 <xQueueGenericSendFromISR+0x72>
 8002c02:	2301      	movs	r3, #1
 8002c04:	e000      	b.n	8002c08 <xQueueGenericSendFromISR+0x74>
 8002c06:	2300      	movs	r3, #0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d10b      	bne.n	8002c24 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8002c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c10:	f383 8811 	msr	BASEPRI, r3
 8002c14:	f3bf 8f6f 	isb	sy
 8002c18:	f3bf 8f4f 	dsb	sy
 8002c1c:	623b      	str	r3, [r7, #32]
}
 8002c1e:	bf00      	nop
 8002c20:	bf00      	nop
 8002c22:	e7fd      	b.n	8002c20 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002c24:	f001 ff6c 	bl	8004b00 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002c28:	f3ef 8211 	mrs	r2, BASEPRI
 8002c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002c30:	f383 8811 	msr	BASEPRI, r3
 8002c34:	f3bf 8f6f 	isb	sy
 8002c38:	f3bf 8f4f 	dsb	sy
 8002c3c:	61fa      	str	r2, [r7, #28]
 8002c3e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002c40:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002c42:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002c44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c46:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d302      	bcc.n	8002c56 <xQueueGenericSendFromISR+0xc2>
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	2b02      	cmp	r3, #2
 8002c54:	d12f      	bne.n	8002cb6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002c56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c58:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002c5c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002c66:	683a      	ldr	r2, [r7, #0]
 8002c68:	68b9      	ldr	r1, [r7, #8]
 8002c6a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8002c6c:	f000 f912 	bl	8002e94 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002c70:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8002c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c78:	d112      	bne.n	8002ca0 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002c7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d016      	beq.n	8002cb0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002c82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002c84:	3324      	adds	r3, #36	@ 0x24
 8002c86:	4618      	mov	r0, r3
 8002c88:	f000 ff24 	bl	8003ad4 <xTaskRemoveFromEventList>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d00e      	beq.n	8002cb0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d00b      	beq.n	8002cb0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	601a      	str	r2, [r3, #0]
 8002c9e:	e007      	b.n	8002cb0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002ca0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	b2db      	uxtb	r3, r3
 8002ca8:	b25a      	sxtb	r2, r3
 8002caa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8002cb4:	e001      	b.n	8002cba <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002cba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cbc:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002cc4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002cc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	3740      	adds	r7, #64	@ 0x40
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}

08002cd0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b08c      	sub	sp, #48	@ 0x30
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d10b      	bne.n	8002d02 <xQueueReceive+0x32>
	__asm volatile
 8002cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cee:	f383 8811 	msr	BASEPRI, r3
 8002cf2:	f3bf 8f6f 	isb	sy
 8002cf6:	f3bf 8f4f 	dsb	sy
 8002cfa:	623b      	str	r3, [r7, #32]
}
 8002cfc:	bf00      	nop
 8002cfe:	bf00      	nop
 8002d00:	e7fd      	b.n	8002cfe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002d02:	68bb      	ldr	r3, [r7, #8]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d103      	bne.n	8002d10 <xQueueReceive+0x40>
 8002d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d101      	bne.n	8002d14 <xQueueReceive+0x44>
 8002d10:	2301      	movs	r3, #1
 8002d12:	e000      	b.n	8002d16 <xQueueReceive+0x46>
 8002d14:	2300      	movs	r3, #0
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d10b      	bne.n	8002d32 <xQueueReceive+0x62>
	__asm volatile
 8002d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d1e:	f383 8811 	msr	BASEPRI, r3
 8002d22:	f3bf 8f6f 	isb	sy
 8002d26:	f3bf 8f4f 	dsb	sy
 8002d2a:	61fb      	str	r3, [r7, #28]
}
 8002d2c:	bf00      	nop
 8002d2e:	bf00      	nop
 8002d30:	e7fd      	b.n	8002d2e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002d32:	f001 f88f 	bl	8003e54 <xTaskGetSchedulerState>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d102      	bne.n	8002d42 <xQueueReceive+0x72>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d101      	bne.n	8002d46 <xQueueReceive+0x76>
 8002d42:	2301      	movs	r3, #1
 8002d44:	e000      	b.n	8002d48 <xQueueReceive+0x78>
 8002d46:	2300      	movs	r3, #0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d10b      	bne.n	8002d64 <xQueueReceive+0x94>
	__asm volatile
 8002d4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d50:	f383 8811 	msr	BASEPRI, r3
 8002d54:	f3bf 8f6f 	isb	sy
 8002d58:	f3bf 8f4f 	dsb	sy
 8002d5c:	61bb      	str	r3, [r7, #24]
}
 8002d5e:	bf00      	nop
 8002d60:	bf00      	nop
 8002d62:	e7fd      	b.n	8002d60 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002d64:	f001 fe0a 	bl	800497c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002d68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d6c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d01f      	beq.n	8002db4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002d74:	68b9      	ldr	r1, [r7, #8]
 8002d76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002d78:	f000 f8f6 	bl	8002f68 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002d7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d7e:	1e5a      	subs	r2, r3, #1
 8002d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d82:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d86:	691b      	ldr	r3, [r3, #16]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d00f      	beq.n	8002dac <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d8e:	3310      	adds	r3, #16
 8002d90:	4618      	mov	r0, r3
 8002d92:	f000 fe9f 	bl	8003ad4 <xTaskRemoveFromEventList>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d007      	beq.n	8002dac <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002d9c:	4b3c      	ldr	r3, [pc, #240]	@ (8002e90 <xQueueReceive+0x1c0>)
 8002d9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002da2:	601a      	str	r2, [r3, #0]
 8002da4:	f3bf 8f4f 	dsb	sy
 8002da8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002dac:	f001 fe16 	bl	80049dc <vPortExitCritical>
				return pdPASS;
 8002db0:	2301      	movs	r3, #1
 8002db2:	e069      	b.n	8002e88 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d103      	bne.n	8002dc2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002dba:	f001 fe0f 	bl	80049dc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	e062      	b.n	8002e88 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002dc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d106      	bne.n	8002dd6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002dc8:	f107 0310 	add.w	r3, r7, #16
 8002dcc:	4618      	mov	r0, r3
 8002dce:	f000 fee5 	bl	8003b9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002dd6:	f001 fe01 	bl	80049dc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002dda:	f000 fc47 	bl	800366c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002dde:	f001 fdcd 	bl	800497c <vPortEnterCritical>
 8002de2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002de4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002de8:	b25b      	sxtb	r3, r3
 8002dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dee:	d103      	bne.n	8002df8 <xQueueReceive+0x128>
 8002df0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002df2:	2200      	movs	r2, #0
 8002df4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002df8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dfa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002dfe:	b25b      	sxtb	r3, r3
 8002e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e04:	d103      	bne.n	8002e0e <xQueueReceive+0x13e>
 8002e06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002e0e:	f001 fde5 	bl	80049dc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002e12:	1d3a      	adds	r2, r7, #4
 8002e14:	f107 0310 	add.w	r3, r7, #16
 8002e18:	4611      	mov	r1, r2
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f000 fed4 	bl	8003bc8 <xTaskCheckForTimeOut>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d123      	bne.n	8002e6e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002e26:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002e28:	f000 f916 	bl	8003058 <prvIsQueueEmpty>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d017      	beq.n	8002e62 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e34:	3324      	adds	r3, #36	@ 0x24
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	4611      	mov	r1, r2
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f000 fdf8 	bl	8003a30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002e40:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002e42:	f000 f8b7 	bl	8002fb4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002e46:	f000 fc1f 	bl	8003688 <xTaskResumeAll>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d189      	bne.n	8002d64 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8002e50:	4b0f      	ldr	r3, [pc, #60]	@ (8002e90 <xQueueReceive+0x1c0>)
 8002e52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002e56:	601a      	str	r2, [r3, #0]
 8002e58:	f3bf 8f4f 	dsb	sy
 8002e5c:	f3bf 8f6f 	isb	sy
 8002e60:	e780      	b.n	8002d64 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002e62:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002e64:	f000 f8a6 	bl	8002fb4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002e68:	f000 fc0e 	bl	8003688 <xTaskResumeAll>
 8002e6c:	e77a      	b.n	8002d64 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002e6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002e70:	f000 f8a0 	bl	8002fb4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002e74:	f000 fc08 	bl	8003688 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002e78:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002e7a:	f000 f8ed 	bl	8003058 <prvIsQueueEmpty>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	f43f af6f 	beq.w	8002d64 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002e86:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3730      	adds	r7, #48	@ 0x30
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	e000ed04 	.word	0xe000ed04

08002e94 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b086      	sub	sp, #24
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	60f8      	str	r0, [r7, #12]
 8002e9c:	60b9      	str	r1, [r7, #8]
 8002e9e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ea8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d10d      	bne.n	8002ece <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d14d      	bne.n	8002f56 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f000 ffe6 	bl	8003e90 <xTaskPriorityDisinherit>
 8002ec4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	609a      	str	r2, [r3, #8]
 8002ecc:	e043      	b.n	8002f56 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d119      	bne.n	8002f08 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6858      	ldr	r0, [r3, #4]
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002edc:	461a      	mov	r2, r3
 8002ede:	68b9      	ldr	r1, [r7, #8]
 8002ee0:	f002 f866 	bl	8004fb0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	685a      	ldr	r2, [r3, #4]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eec:	441a      	add	r2, r3
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	685a      	ldr	r2, [r3, #4]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	429a      	cmp	r2, r3
 8002efc:	d32b      	bcc.n	8002f56 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681a      	ldr	r2, [r3, #0]
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	605a      	str	r2, [r3, #4]
 8002f06:	e026      	b.n	8002f56 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	68d8      	ldr	r0, [r3, #12]
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f10:	461a      	mov	r2, r3
 8002f12:	68b9      	ldr	r1, [r7, #8]
 8002f14:	f002 f84c 	bl	8004fb0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	68da      	ldr	r2, [r3, #12]
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f20:	425b      	negs	r3, r3
 8002f22:	441a      	add	r2, r3
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	68da      	ldr	r2, [r3, #12]
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d207      	bcs.n	8002f44 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	689a      	ldr	r2, [r3, #8]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3c:	425b      	negs	r3, r3
 8002f3e:	441a      	add	r2, r3
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2b02      	cmp	r3, #2
 8002f48:	d105      	bne.n	8002f56 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d002      	beq.n	8002f56 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	3b01      	subs	r3, #1
 8002f54:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8002f56:	693b      	ldr	r3, [r7, #16]
 8002f58:	1c5a      	adds	r2, r3, #1
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8002f5e:	697b      	ldr	r3, [r7, #20]
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3718      	adds	r7, #24
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}

08002f68 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
 8002f70:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d018      	beq.n	8002fac <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	68da      	ldr	r2, [r3, #12]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f82:	441a      	add	r2, r3
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	68da      	ldr	r2, [r3, #12]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d303      	bcc.n	8002f9c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	68d9      	ldr	r1, [r3, #12]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	6838      	ldr	r0, [r7, #0]
 8002fa8:	f002 f802 	bl	8004fb0 <memcpy>
	}
}
 8002fac:	bf00      	nop
 8002fae:	3708      	adds	r7, #8
 8002fb0:	46bd      	mov	sp, r7
 8002fb2:	bd80      	pop	{r7, pc}

08002fb4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002fbc:	f001 fcde 	bl	800497c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002fc6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002fc8:	e011      	b.n	8002fee <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d012      	beq.n	8002ff8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	3324      	adds	r3, #36	@ 0x24
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f000 fd7c 	bl	8003ad4 <xTaskRemoveFromEventList>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d001      	beq.n	8002fe6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8002fe2:	f000 fe55 	bl	8003c90 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8002fe6:	7bfb      	ldrb	r3, [r7, #15]
 8002fe8:	3b01      	subs	r3, #1
 8002fea:	b2db      	uxtb	r3, r3
 8002fec:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002fee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	dce9      	bgt.n	8002fca <prvUnlockQueue+0x16>
 8002ff6:	e000      	b.n	8002ffa <prvUnlockQueue+0x46>
					break;
 8002ff8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	22ff      	movs	r2, #255	@ 0xff
 8002ffe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003002:	f001 fceb 	bl	80049dc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003006:	f001 fcb9 	bl	800497c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003010:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003012:	e011      	b.n	8003038 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	691b      	ldr	r3, [r3, #16]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d012      	beq.n	8003042 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	3310      	adds	r3, #16
 8003020:	4618      	mov	r0, r3
 8003022:	f000 fd57 	bl	8003ad4 <xTaskRemoveFromEventList>
 8003026:	4603      	mov	r3, r0
 8003028:	2b00      	cmp	r3, #0
 800302a:	d001      	beq.n	8003030 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800302c:	f000 fe30 	bl	8003c90 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003030:	7bbb      	ldrb	r3, [r7, #14]
 8003032:	3b01      	subs	r3, #1
 8003034:	b2db      	uxtb	r3, r3
 8003036:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003038:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800303c:	2b00      	cmp	r3, #0
 800303e:	dce9      	bgt.n	8003014 <prvUnlockQueue+0x60>
 8003040:	e000      	b.n	8003044 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003042:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	22ff      	movs	r2, #255	@ 0xff
 8003048:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800304c:	f001 fcc6 	bl	80049dc <vPortExitCritical>
}
 8003050:	bf00      	nop
 8003052:	3710      	adds	r7, #16
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}

08003058 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003060:	f001 fc8c 	bl	800497c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003068:	2b00      	cmp	r3, #0
 800306a:	d102      	bne.n	8003072 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800306c:	2301      	movs	r3, #1
 800306e:	60fb      	str	r3, [r7, #12]
 8003070:	e001      	b.n	8003076 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003072:	2300      	movs	r3, #0
 8003074:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003076:	f001 fcb1 	bl	80049dc <vPortExitCritical>

	return xReturn;
 800307a:	68fb      	ldr	r3, [r7, #12]
}
 800307c:	4618      	mov	r0, r3
 800307e:	3710      	adds	r7, #16
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b084      	sub	sp, #16
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800308c:	f001 fc76 	bl	800497c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003098:	429a      	cmp	r2, r3
 800309a:	d102      	bne.n	80030a2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800309c:	2301      	movs	r3, #1
 800309e:	60fb      	str	r3, [r7, #12]
 80030a0:	e001      	b.n	80030a6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80030a2:	2300      	movs	r3, #0
 80030a4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80030a6:	f001 fc99 	bl	80049dc <vPortExitCritical>

	return xReturn;
 80030aa:	68fb      	ldr	r3, [r7, #12]
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	3710      	adds	r7, #16
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}

080030b4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80030b4:	b480      	push	{r7}
 80030b6:	b085      	sub	sp, #20
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
 80030bc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80030be:	2300      	movs	r3, #0
 80030c0:	60fb      	str	r3, [r7, #12]
 80030c2:	e014      	b.n	80030ee <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80030c4:	4a0e      	ldr	r2, [pc, #56]	@ (8003100 <vQueueAddToRegistry+0x4c>)
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d10b      	bne.n	80030e8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80030d0:	490b      	ldr	r1, [pc, #44]	@ (8003100 <vQueueAddToRegistry+0x4c>)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	683a      	ldr	r2, [r7, #0]
 80030d6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80030da:	4a09      	ldr	r2, [pc, #36]	@ (8003100 <vQueueAddToRegistry+0x4c>)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	00db      	lsls	r3, r3, #3
 80030e0:	4413      	add	r3, r2
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80030e6:	e006      	b.n	80030f6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	3301      	adds	r3, #1
 80030ec:	60fb      	str	r3, [r7, #12]
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2b07      	cmp	r3, #7
 80030f2:	d9e7      	bls.n	80030c4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80030f4:	bf00      	nop
 80030f6:	bf00      	nop
 80030f8:	3714      	adds	r7, #20
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bc80      	pop	{r7}
 80030fe:	4770      	bx	lr
 8003100:	20000784 	.word	0x20000784

08003104 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003104:	b580      	push	{r7, lr}
 8003106:	b086      	sub	sp, #24
 8003108:	af00      	add	r7, sp, #0
 800310a:	60f8      	str	r0, [r7, #12]
 800310c:	60b9      	str	r1, [r7, #8]
 800310e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003114:	f001 fc32 	bl	800497c <vPortEnterCritical>
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800311e:	b25b      	sxtb	r3, r3
 8003120:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003124:	d103      	bne.n	800312e <vQueueWaitForMessageRestricted+0x2a>
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	2200      	movs	r2, #0
 800312a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003134:	b25b      	sxtb	r3, r3
 8003136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800313a:	d103      	bne.n	8003144 <vQueueWaitForMessageRestricted+0x40>
 800313c:	697b      	ldr	r3, [r7, #20]
 800313e:	2200      	movs	r2, #0
 8003140:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003144:	f001 fc4a 	bl	80049dc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800314c:	2b00      	cmp	r3, #0
 800314e:	d106      	bne.n	800315e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	3324      	adds	r3, #36	@ 0x24
 8003154:	687a      	ldr	r2, [r7, #4]
 8003156:	68b9      	ldr	r1, [r7, #8]
 8003158:	4618      	mov	r0, r3
 800315a:	f000 fc8f 	bl	8003a7c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800315e:	6978      	ldr	r0, [r7, #20]
 8003160:	f7ff ff28 	bl	8002fb4 <prvUnlockQueue>
	}
 8003164:	bf00      	nop
 8003166:	3718      	adds	r7, #24
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}

0800316c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800316c:	b580      	push	{r7, lr}
 800316e:	b08e      	sub	sp, #56	@ 0x38
 8003170:	af04      	add	r7, sp, #16
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]
 8003178:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800317a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800317c:	2b00      	cmp	r3, #0
 800317e:	d10b      	bne.n	8003198 <xTaskCreateStatic+0x2c>
	__asm volatile
 8003180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003184:	f383 8811 	msr	BASEPRI, r3
 8003188:	f3bf 8f6f 	isb	sy
 800318c:	f3bf 8f4f 	dsb	sy
 8003190:	623b      	str	r3, [r7, #32]
}
 8003192:	bf00      	nop
 8003194:	bf00      	nop
 8003196:	e7fd      	b.n	8003194 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003198:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800319a:	2b00      	cmp	r3, #0
 800319c:	d10b      	bne.n	80031b6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800319e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031a2:	f383 8811 	msr	BASEPRI, r3
 80031a6:	f3bf 8f6f 	isb	sy
 80031aa:	f3bf 8f4f 	dsb	sy
 80031ae:	61fb      	str	r3, [r7, #28]
}
 80031b0:	bf00      	nop
 80031b2:	bf00      	nop
 80031b4:	e7fd      	b.n	80031b2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80031b6:	2354      	movs	r3, #84	@ 0x54
 80031b8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	2b54      	cmp	r3, #84	@ 0x54
 80031be:	d00b      	beq.n	80031d8 <xTaskCreateStatic+0x6c>
	__asm volatile
 80031c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031c4:	f383 8811 	msr	BASEPRI, r3
 80031c8:	f3bf 8f6f 	isb	sy
 80031cc:	f3bf 8f4f 	dsb	sy
 80031d0:	61bb      	str	r3, [r7, #24]
}
 80031d2:	bf00      	nop
 80031d4:	bf00      	nop
 80031d6:	e7fd      	b.n	80031d4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80031d8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80031da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d01e      	beq.n	800321e <xTaskCreateStatic+0xb2>
 80031e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d01b      	beq.n	800321e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80031e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031e8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80031ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80031ee:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80031f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031f2:	2202      	movs	r2, #2
 80031f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80031f8:	2300      	movs	r3, #0
 80031fa:	9303      	str	r3, [sp, #12]
 80031fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031fe:	9302      	str	r3, [sp, #8]
 8003200:	f107 0314 	add.w	r3, r7, #20
 8003204:	9301      	str	r3, [sp, #4]
 8003206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003208:	9300      	str	r3, [sp, #0]
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	68b9      	ldr	r1, [r7, #8]
 8003210:	68f8      	ldr	r0, [r7, #12]
 8003212:	f000 f850 	bl	80032b6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003216:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8003218:	f000 f8d6 	bl	80033c8 <prvAddNewTaskToReadyList>
 800321c:	e001      	b.n	8003222 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800321e:	2300      	movs	r3, #0
 8003220:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003222:	697b      	ldr	r3, [r7, #20]
	}
 8003224:	4618      	mov	r0, r3
 8003226:	3728      	adds	r7, #40	@ 0x28
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}

0800322c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800322c:	b580      	push	{r7, lr}
 800322e:	b08c      	sub	sp, #48	@ 0x30
 8003230:	af04      	add	r7, sp, #16
 8003232:	60f8      	str	r0, [r7, #12]
 8003234:	60b9      	str	r1, [r7, #8]
 8003236:	603b      	str	r3, [r7, #0]
 8003238:	4613      	mov	r3, r2
 800323a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800323c:	88fb      	ldrh	r3, [r7, #6]
 800323e:	009b      	lsls	r3, r3, #2
 8003240:	4618      	mov	r0, r3
 8003242:	f001 fc9d 	bl	8004b80 <pvPortMalloc>
 8003246:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003248:	697b      	ldr	r3, [r7, #20]
 800324a:	2b00      	cmp	r3, #0
 800324c:	d00e      	beq.n	800326c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800324e:	2054      	movs	r0, #84	@ 0x54
 8003250:	f001 fc96 	bl	8004b80 <pvPortMalloc>
 8003254:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d003      	beq.n	8003264 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800325c:	69fb      	ldr	r3, [r7, #28]
 800325e:	697a      	ldr	r2, [r7, #20]
 8003260:	631a      	str	r2, [r3, #48]	@ 0x30
 8003262:	e005      	b.n	8003270 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003264:	6978      	ldr	r0, [r7, #20]
 8003266:	f001 fd59 	bl	8004d1c <vPortFree>
 800326a:	e001      	b.n	8003270 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800326c:	2300      	movs	r3, #0
 800326e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003270:	69fb      	ldr	r3, [r7, #28]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d017      	beq.n	80032a6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8003276:	69fb      	ldr	r3, [r7, #28]
 8003278:	2200      	movs	r2, #0
 800327a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800327e:	88fa      	ldrh	r2, [r7, #6]
 8003280:	2300      	movs	r3, #0
 8003282:	9303      	str	r3, [sp, #12]
 8003284:	69fb      	ldr	r3, [r7, #28]
 8003286:	9302      	str	r3, [sp, #8]
 8003288:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800328a:	9301      	str	r3, [sp, #4]
 800328c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800328e:	9300      	str	r3, [sp, #0]
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	68b9      	ldr	r1, [r7, #8]
 8003294:	68f8      	ldr	r0, [r7, #12]
 8003296:	f000 f80e 	bl	80032b6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800329a:	69f8      	ldr	r0, [r7, #28]
 800329c:	f000 f894 	bl	80033c8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80032a0:	2301      	movs	r3, #1
 80032a2:	61bb      	str	r3, [r7, #24]
 80032a4:	e002      	b.n	80032ac <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80032a6:	f04f 33ff 	mov.w	r3, #4294967295
 80032aa:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80032ac:	69bb      	ldr	r3, [r7, #24]
	}
 80032ae:	4618      	mov	r0, r3
 80032b0:	3720      	adds	r7, #32
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}

080032b6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80032b6:	b580      	push	{r7, lr}
 80032b8:	b088      	sub	sp, #32
 80032ba:	af00      	add	r7, sp, #0
 80032bc:	60f8      	str	r0, [r7, #12]
 80032be:	60b9      	str	r1, [r7, #8]
 80032c0:	607a      	str	r2, [r7, #4]
 80032c2:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80032c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032c6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80032ce:	3b01      	subs	r3, #1
 80032d0:	009b      	lsls	r3, r3, #2
 80032d2:	4413      	add	r3, r2
 80032d4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80032d6:	69bb      	ldr	r3, [r7, #24]
 80032d8:	f023 0307 	bic.w	r3, r3, #7
 80032dc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80032de:	69bb      	ldr	r3, [r7, #24]
 80032e0:	f003 0307 	and.w	r3, r3, #7
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d00b      	beq.n	8003300 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80032e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80032ec:	f383 8811 	msr	BASEPRI, r3
 80032f0:	f3bf 8f6f 	isb	sy
 80032f4:	f3bf 8f4f 	dsb	sy
 80032f8:	617b      	str	r3, [r7, #20]
}
 80032fa:	bf00      	nop
 80032fc:	bf00      	nop
 80032fe:	e7fd      	b.n	80032fc <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d01f      	beq.n	8003346 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003306:	2300      	movs	r3, #0
 8003308:	61fb      	str	r3, [r7, #28]
 800330a:	e012      	b.n	8003332 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800330c:	68ba      	ldr	r2, [r7, #8]
 800330e:	69fb      	ldr	r3, [r7, #28]
 8003310:	4413      	add	r3, r2
 8003312:	7819      	ldrb	r1, [r3, #0]
 8003314:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	4413      	add	r3, r2
 800331a:	3334      	adds	r3, #52	@ 0x34
 800331c:	460a      	mov	r2, r1
 800331e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003320:	68ba      	ldr	r2, [r7, #8]
 8003322:	69fb      	ldr	r3, [r7, #28]
 8003324:	4413      	add	r3, r2
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d006      	beq.n	800333a <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800332c:	69fb      	ldr	r3, [r7, #28]
 800332e:	3301      	adds	r3, #1
 8003330:	61fb      	str	r3, [r7, #28]
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	2b0f      	cmp	r3, #15
 8003336:	d9e9      	bls.n	800330c <prvInitialiseNewTask+0x56>
 8003338:	e000      	b.n	800333c <prvInitialiseNewTask+0x86>
			{
				break;
 800333a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800333c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800333e:	2200      	movs	r2, #0
 8003340:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003344:	e003      	b.n	800334e <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003348:	2200      	movs	r2, #0
 800334a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800334e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003350:	2b06      	cmp	r3, #6
 8003352:	d901      	bls.n	8003358 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003354:	2306      	movs	r3, #6
 8003356:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800335a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800335c:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800335e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003360:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003362:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8003364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003366:	2200      	movs	r2, #0
 8003368:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800336a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800336c:	3304      	adds	r3, #4
 800336e:	4618      	mov	r0, r3
 8003370:	f7ff f93b 	bl	80025ea <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003376:	3318      	adds	r3, #24
 8003378:	4618      	mov	r0, r3
 800337a:	f7ff f936 	bl	80025ea <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800337e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003380:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003382:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003384:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003386:	f1c3 0207 	rsb	r2, r3, #7
 800338a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800338c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800338e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003390:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003392:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003396:	2200      	movs	r2, #0
 8003398:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800339a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800339c:	2200      	movs	r2, #0
 800339e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80033a2:	683a      	ldr	r2, [r7, #0]
 80033a4:	68f9      	ldr	r1, [r7, #12]
 80033a6:	69b8      	ldr	r0, [r7, #24]
 80033a8:	f001 f9fa 	bl	80047a0 <pxPortInitialiseStack>
 80033ac:	4602      	mov	r2, r0
 80033ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033b0:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80033b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d002      	beq.n	80033be <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80033b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80033ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80033bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80033be:	bf00      	nop
 80033c0:	3720      	adds	r7, #32
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
	...

080033c8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b082      	sub	sp, #8
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80033d0:	f001 fad4 	bl	800497c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80033d4:	4b2a      	ldr	r3, [pc, #168]	@ (8003480 <prvAddNewTaskToReadyList+0xb8>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	3301      	adds	r3, #1
 80033da:	4a29      	ldr	r2, [pc, #164]	@ (8003480 <prvAddNewTaskToReadyList+0xb8>)
 80033dc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80033de:	4b29      	ldr	r3, [pc, #164]	@ (8003484 <prvAddNewTaskToReadyList+0xbc>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d109      	bne.n	80033fa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80033e6:	4a27      	ldr	r2, [pc, #156]	@ (8003484 <prvAddNewTaskToReadyList+0xbc>)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80033ec:	4b24      	ldr	r3, [pc, #144]	@ (8003480 <prvAddNewTaskToReadyList+0xb8>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d110      	bne.n	8003416 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80033f4:	f000 fc70 	bl	8003cd8 <prvInitialiseTaskLists>
 80033f8:	e00d      	b.n	8003416 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80033fa:	4b23      	ldr	r3, [pc, #140]	@ (8003488 <prvAddNewTaskToReadyList+0xc0>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d109      	bne.n	8003416 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003402:	4b20      	ldr	r3, [pc, #128]	@ (8003484 <prvAddNewTaskToReadyList+0xbc>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800340c:	429a      	cmp	r2, r3
 800340e:	d802      	bhi.n	8003416 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003410:	4a1c      	ldr	r2, [pc, #112]	@ (8003484 <prvAddNewTaskToReadyList+0xbc>)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003416:	4b1d      	ldr	r3, [pc, #116]	@ (800348c <prvAddNewTaskToReadyList+0xc4>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	3301      	adds	r3, #1
 800341c:	4a1b      	ldr	r2, [pc, #108]	@ (800348c <prvAddNewTaskToReadyList+0xc4>)
 800341e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003424:	2201      	movs	r2, #1
 8003426:	409a      	lsls	r2, r3
 8003428:	4b19      	ldr	r3, [pc, #100]	@ (8003490 <prvAddNewTaskToReadyList+0xc8>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4313      	orrs	r3, r2
 800342e:	4a18      	ldr	r2, [pc, #96]	@ (8003490 <prvAddNewTaskToReadyList+0xc8>)
 8003430:	6013      	str	r3, [r2, #0]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003436:	4613      	mov	r3, r2
 8003438:	009b      	lsls	r3, r3, #2
 800343a:	4413      	add	r3, r2
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	4a15      	ldr	r2, [pc, #84]	@ (8003494 <prvAddNewTaskToReadyList+0xcc>)
 8003440:	441a      	add	r2, r3
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	3304      	adds	r3, #4
 8003446:	4619      	mov	r1, r3
 8003448:	4610      	mov	r0, r2
 800344a:	f7ff f8da 	bl	8002602 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800344e:	f001 fac5 	bl	80049dc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003452:	4b0d      	ldr	r3, [pc, #52]	@ (8003488 <prvAddNewTaskToReadyList+0xc0>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d00e      	beq.n	8003478 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800345a:	4b0a      	ldr	r3, [pc, #40]	@ (8003484 <prvAddNewTaskToReadyList+0xbc>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003464:	429a      	cmp	r2, r3
 8003466:	d207      	bcs.n	8003478 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003468:	4b0b      	ldr	r3, [pc, #44]	@ (8003498 <prvAddNewTaskToReadyList+0xd0>)
 800346a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800346e:	601a      	str	r2, [r3, #0]
 8003470:	f3bf 8f4f 	dsb	sy
 8003474:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003478:	bf00      	nop
 800347a:	3708      	adds	r7, #8
 800347c:	46bd      	mov	sp, r7
 800347e:	bd80      	pop	{r7, pc}
 8003480:	200008c4 	.word	0x200008c4
 8003484:	200007c4 	.word	0x200007c4
 8003488:	200008d0 	.word	0x200008d0
 800348c:	200008e0 	.word	0x200008e0
 8003490:	200008cc 	.word	0x200008cc
 8003494:	200007c8 	.word	0x200007c8
 8003498:	e000ed04 	.word	0xe000ed04

0800349c <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800349c:	b580      	push	{r7, lr}
 800349e:	b08a      	sub	sp, #40	@ 0x28
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 80034a6:	2300      	movs	r3, #0
 80034a8:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d10b      	bne.n	80034c8 <vTaskDelayUntil+0x2c>
	__asm volatile
 80034b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034b4:	f383 8811 	msr	BASEPRI, r3
 80034b8:	f3bf 8f6f 	isb	sy
 80034bc:	f3bf 8f4f 	dsb	sy
 80034c0:	617b      	str	r3, [r7, #20]
}
 80034c2:	bf00      	nop
 80034c4:	bf00      	nop
 80034c6:	e7fd      	b.n	80034c4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d10b      	bne.n	80034e6 <vTaskDelayUntil+0x4a>
	__asm volatile
 80034ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034d2:	f383 8811 	msr	BASEPRI, r3
 80034d6:	f3bf 8f6f 	isb	sy
 80034da:	f3bf 8f4f 	dsb	sy
 80034de:	613b      	str	r3, [r7, #16]
}
 80034e0:	bf00      	nop
 80034e2:	bf00      	nop
 80034e4:	e7fd      	b.n	80034e2 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 80034e6:	4b2a      	ldr	r3, [pc, #168]	@ (8003590 <vTaskDelayUntil+0xf4>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d00b      	beq.n	8003506 <vTaskDelayUntil+0x6a>
	__asm volatile
 80034ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80034f2:	f383 8811 	msr	BASEPRI, r3
 80034f6:	f3bf 8f6f 	isb	sy
 80034fa:	f3bf 8f4f 	dsb	sy
 80034fe:	60fb      	str	r3, [r7, #12]
}
 8003500:	bf00      	nop
 8003502:	bf00      	nop
 8003504:	e7fd      	b.n	8003502 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 8003506:	f000 f8b1 	bl	800366c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800350a:	4b22      	ldr	r3, [pc, #136]	@ (8003594 <vTaskDelayUntil+0xf8>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	683a      	ldr	r2, [r7, #0]
 8003516:	4413      	add	r3, r2
 8003518:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	6a3a      	ldr	r2, [r7, #32]
 8003520:	429a      	cmp	r2, r3
 8003522:	d20b      	bcs.n	800353c <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	69fa      	ldr	r2, [r7, #28]
 800352a:	429a      	cmp	r2, r3
 800352c:	d211      	bcs.n	8003552 <vTaskDelayUntil+0xb6>
 800352e:	69fa      	ldr	r2, [r7, #28]
 8003530:	6a3b      	ldr	r3, [r7, #32]
 8003532:	429a      	cmp	r2, r3
 8003534:	d90d      	bls.n	8003552 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 8003536:	2301      	movs	r3, #1
 8003538:	627b      	str	r3, [r7, #36]	@ 0x24
 800353a:	e00a      	b.n	8003552 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	69fa      	ldr	r2, [r7, #28]
 8003542:	429a      	cmp	r2, r3
 8003544:	d303      	bcc.n	800354e <vTaskDelayUntil+0xb2>
 8003546:	69fa      	ldr	r2, [r7, #28]
 8003548:	6a3b      	ldr	r3, [r7, #32]
 800354a:	429a      	cmp	r2, r3
 800354c:	d901      	bls.n	8003552 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800354e:	2301      	movs	r3, #1
 8003550:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	69fa      	ldr	r2, [r7, #28]
 8003556:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8003558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800355a:	2b00      	cmp	r3, #0
 800355c:	d006      	beq.n	800356c <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800355e:	69fa      	ldr	r2, [r7, #28]
 8003560:	6a3b      	ldr	r3, [r7, #32]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	2100      	movs	r1, #0
 8003566:	4618      	mov	r0, r3
 8003568:	f000 fd1a 	bl	8003fa0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800356c:	f000 f88c 	bl	8003688 <xTaskResumeAll>
 8003570:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d107      	bne.n	8003588 <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 8003578:	4b07      	ldr	r3, [pc, #28]	@ (8003598 <vTaskDelayUntil+0xfc>)
 800357a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800357e:	601a      	str	r2, [r3, #0]
 8003580:	f3bf 8f4f 	dsb	sy
 8003584:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003588:	bf00      	nop
 800358a:	3728      	adds	r7, #40	@ 0x28
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}
 8003590:	200008ec 	.word	0x200008ec
 8003594:	200008c8 	.word	0x200008c8
 8003598:	e000ed04 	.word	0xe000ed04

0800359c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b08a      	sub	sp, #40	@ 0x28
 80035a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80035a2:	2300      	movs	r3, #0
 80035a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80035a6:	2300      	movs	r3, #0
 80035a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80035aa:	463a      	mov	r2, r7
 80035ac:	1d39      	adds	r1, r7, #4
 80035ae:	f107 0308 	add.w	r3, r7, #8
 80035b2:	4618      	mov	r0, r3
 80035b4:	f7fc fdcc 	bl	8000150 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80035b8:	6839      	ldr	r1, [r7, #0]
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	68ba      	ldr	r2, [r7, #8]
 80035be:	9202      	str	r2, [sp, #8]
 80035c0:	9301      	str	r3, [sp, #4]
 80035c2:	2300      	movs	r3, #0
 80035c4:	9300      	str	r3, [sp, #0]
 80035c6:	2300      	movs	r3, #0
 80035c8:	460a      	mov	r2, r1
 80035ca:	4922      	ldr	r1, [pc, #136]	@ (8003654 <vTaskStartScheduler+0xb8>)
 80035cc:	4822      	ldr	r0, [pc, #136]	@ (8003658 <vTaskStartScheduler+0xbc>)
 80035ce:	f7ff fdcd 	bl	800316c <xTaskCreateStatic>
 80035d2:	4603      	mov	r3, r0
 80035d4:	4a21      	ldr	r2, [pc, #132]	@ (800365c <vTaskStartScheduler+0xc0>)
 80035d6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80035d8:	4b20      	ldr	r3, [pc, #128]	@ (800365c <vTaskStartScheduler+0xc0>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d002      	beq.n	80035e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80035e0:	2301      	movs	r3, #1
 80035e2:	617b      	str	r3, [r7, #20]
 80035e4:	e001      	b.n	80035ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80035e6:	2300      	movs	r3, #0
 80035e8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d102      	bne.n	80035f6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80035f0:	f000 fd3c 	bl	800406c <xTimerCreateTimerTask>
 80035f4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d116      	bne.n	800362a <vTaskStartScheduler+0x8e>
	__asm volatile
 80035fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003600:	f383 8811 	msr	BASEPRI, r3
 8003604:	f3bf 8f6f 	isb	sy
 8003608:	f3bf 8f4f 	dsb	sy
 800360c:	613b      	str	r3, [r7, #16]
}
 800360e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003610:	4b13      	ldr	r3, [pc, #76]	@ (8003660 <vTaskStartScheduler+0xc4>)
 8003612:	f04f 32ff 	mov.w	r2, #4294967295
 8003616:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003618:	4b12      	ldr	r3, [pc, #72]	@ (8003664 <vTaskStartScheduler+0xc8>)
 800361a:	2201      	movs	r2, #1
 800361c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800361e:	4b12      	ldr	r3, [pc, #72]	@ (8003668 <vTaskStartScheduler+0xcc>)
 8003620:	2200      	movs	r2, #0
 8003622:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003624:	f001 f938 	bl	8004898 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003628:	e00f      	b.n	800364a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800362a:	697b      	ldr	r3, [r7, #20]
 800362c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003630:	d10b      	bne.n	800364a <vTaskStartScheduler+0xae>
	__asm volatile
 8003632:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003636:	f383 8811 	msr	BASEPRI, r3
 800363a:	f3bf 8f6f 	isb	sy
 800363e:	f3bf 8f4f 	dsb	sy
 8003642:	60fb      	str	r3, [r7, #12]
}
 8003644:	bf00      	nop
 8003646:	bf00      	nop
 8003648:	e7fd      	b.n	8003646 <vTaskStartScheduler+0xaa>
}
 800364a:	bf00      	nop
 800364c:	3718      	adds	r7, #24
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	08004ffc 	.word	0x08004ffc
 8003658:	08003ca9 	.word	0x08003ca9
 800365c:	200008e8 	.word	0x200008e8
 8003660:	200008e4 	.word	0x200008e4
 8003664:	200008d0 	.word	0x200008d0
 8003668:	200008c8 	.word	0x200008c8

0800366c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800366c:	b480      	push	{r7}
 800366e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003670:	4b04      	ldr	r3, [pc, #16]	@ (8003684 <vTaskSuspendAll+0x18>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	3301      	adds	r3, #1
 8003676:	4a03      	ldr	r2, [pc, #12]	@ (8003684 <vTaskSuspendAll+0x18>)
 8003678:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800367a:	bf00      	nop
 800367c:	46bd      	mov	sp, r7
 800367e:	bc80      	pop	{r7}
 8003680:	4770      	bx	lr
 8003682:	bf00      	nop
 8003684:	200008ec 	.word	0x200008ec

08003688 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b084      	sub	sp, #16
 800368c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800368e:	2300      	movs	r3, #0
 8003690:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003692:	2300      	movs	r3, #0
 8003694:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003696:	4b42      	ldr	r3, [pc, #264]	@ (80037a0 <xTaskResumeAll+0x118>)
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d10b      	bne.n	80036b6 <xTaskResumeAll+0x2e>
	__asm volatile
 800369e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036a2:	f383 8811 	msr	BASEPRI, r3
 80036a6:	f3bf 8f6f 	isb	sy
 80036aa:	f3bf 8f4f 	dsb	sy
 80036ae:	603b      	str	r3, [r7, #0]
}
 80036b0:	bf00      	nop
 80036b2:	bf00      	nop
 80036b4:	e7fd      	b.n	80036b2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80036b6:	f001 f961 	bl	800497c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80036ba:	4b39      	ldr	r3, [pc, #228]	@ (80037a0 <xTaskResumeAll+0x118>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	3b01      	subs	r3, #1
 80036c0:	4a37      	ldr	r2, [pc, #220]	@ (80037a0 <xTaskResumeAll+0x118>)
 80036c2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80036c4:	4b36      	ldr	r3, [pc, #216]	@ (80037a0 <xTaskResumeAll+0x118>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d161      	bne.n	8003790 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80036cc:	4b35      	ldr	r3, [pc, #212]	@ (80037a4 <xTaskResumeAll+0x11c>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d05d      	beq.n	8003790 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80036d4:	e02e      	b.n	8003734 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80036d6:	4b34      	ldr	r3, [pc, #208]	@ (80037a8 <xTaskResumeAll+0x120>)
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	3318      	adds	r3, #24
 80036e2:	4618      	mov	r0, r3
 80036e4:	f7fe ffe8 	bl	80026b8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	3304      	adds	r3, #4
 80036ec:	4618      	mov	r0, r3
 80036ee:	f7fe ffe3 	bl	80026b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036f6:	2201      	movs	r2, #1
 80036f8:	409a      	lsls	r2, r3
 80036fa:	4b2c      	ldr	r3, [pc, #176]	@ (80037ac <xTaskResumeAll+0x124>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	4313      	orrs	r3, r2
 8003700:	4a2a      	ldr	r2, [pc, #168]	@ (80037ac <xTaskResumeAll+0x124>)
 8003702:	6013      	str	r3, [r2, #0]
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003708:	4613      	mov	r3, r2
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	4413      	add	r3, r2
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	4a27      	ldr	r2, [pc, #156]	@ (80037b0 <xTaskResumeAll+0x128>)
 8003712:	441a      	add	r2, r3
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	3304      	adds	r3, #4
 8003718:	4619      	mov	r1, r3
 800371a:	4610      	mov	r0, r2
 800371c:	f7fe ff71 	bl	8002602 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003724:	4b23      	ldr	r3, [pc, #140]	@ (80037b4 <xTaskResumeAll+0x12c>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800372a:	429a      	cmp	r2, r3
 800372c:	d302      	bcc.n	8003734 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800372e:	4b22      	ldr	r3, [pc, #136]	@ (80037b8 <xTaskResumeAll+0x130>)
 8003730:	2201      	movs	r2, #1
 8003732:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003734:	4b1c      	ldr	r3, [pc, #112]	@ (80037a8 <xTaskResumeAll+0x120>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d1cc      	bne.n	80036d6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	2b00      	cmp	r3, #0
 8003740:	d001      	beq.n	8003746 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003742:	f000 fb67 	bl	8003e14 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003746:	4b1d      	ldr	r3, [pc, #116]	@ (80037bc <xTaskResumeAll+0x134>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d010      	beq.n	8003774 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003752:	f000 f857 	bl	8003804 <xTaskIncrementTick>
 8003756:	4603      	mov	r3, r0
 8003758:	2b00      	cmp	r3, #0
 800375a:	d002      	beq.n	8003762 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800375c:	4b16      	ldr	r3, [pc, #88]	@ (80037b8 <xTaskResumeAll+0x130>)
 800375e:	2201      	movs	r2, #1
 8003760:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	3b01      	subs	r3, #1
 8003766:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d1f1      	bne.n	8003752 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800376e:	4b13      	ldr	r3, [pc, #76]	@ (80037bc <xTaskResumeAll+0x134>)
 8003770:	2200      	movs	r2, #0
 8003772:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003774:	4b10      	ldr	r3, [pc, #64]	@ (80037b8 <xTaskResumeAll+0x130>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d009      	beq.n	8003790 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800377c:	2301      	movs	r3, #1
 800377e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003780:	4b0f      	ldr	r3, [pc, #60]	@ (80037c0 <xTaskResumeAll+0x138>)
 8003782:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003786:	601a      	str	r2, [r3, #0]
 8003788:	f3bf 8f4f 	dsb	sy
 800378c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003790:	f001 f924 	bl	80049dc <vPortExitCritical>

	return xAlreadyYielded;
 8003794:	68bb      	ldr	r3, [r7, #8]
}
 8003796:	4618      	mov	r0, r3
 8003798:	3710      	adds	r7, #16
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	200008ec 	.word	0x200008ec
 80037a4:	200008c4 	.word	0x200008c4
 80037a8:	20000884 	.word	0x20000884
 80037ac:	200008cc 	.word	0x200008cc
 80037b0:	200007c8 	.word	0x200007c8
 80037b4:	200007c4 	.word	0x200007c4
 80037b8:	200008d8 	.word	0x200008d8
 80037bc:	200008d4 	.word	0x200008d4
 80037c0:	e000ed04 	.word	0xe000ed04

080037c4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80037ca:	4b04      	ldr	r3, [pc, #16]	@ (80037dc <xTaskGetTickCount+0x18>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80037d0:	687b      	ldr	r3, [r7, #4]
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	370c      	adds	r7, #12
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bc80      	pop	{r7}
 80037da:	4770      	bx	lr
 80037dc:	200008c8 	.word	0x200008c8

080037e0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b082      	sub	sp, #8
 80037e4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80037e6:	f001 f98b 	bl	8004b00 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80037ea:	2300      	movs	r3, #0
 80037ec:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80037ee:	4b04      	ldr	r3, [pc, #16]	@ (8003800 <xTaskGetTickCountFromISR+0x20>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80037f4:	683b      	ldr	r3, [r7, #0]
}
 80037f6:	4618      	mov	r0, r3
 80037f8:	3708      	adds	r7, #8
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}
 80037fe:	bf00      	nop
 8003800:	200008c8 	.word	0x200008c8

08003804 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b086      	sub	sp, #24
 8003808:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800380a:	2300      	movs	r3, #0
 800380c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800380e:	4b4f      	ldr	r3, [pc, #316]	@ (800394c <xTaskIncrementTick+0x148>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	2b00      	cmp	r3, #0
 8003814:	f040 808f 	bne.w	8003936 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003818:	4b4d      	ldr	r3, [pc, #308]	@ (8003950 <xTaskIncrementTick+0x14c>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	3301      	adds	r3, #1
 800381e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003820:	4a4b      	ldr	r2, [pc, #300]	@ (8003950 <xTaskIncrementTick+0x14c>)
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d121      	bne.n	8003870 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800382c:	4b49      	ldr	r3, [pc, #292]	@ (8003954 <xTaskIncrementTick+0x150>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00b      	beq.n	800384e <xTaskIncrementTick+0x4a>
	__asm volatile
 8003836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800383a:	f383 8811 	msr	BASEPRI, r3
 800383e:	f3bf 8f6f 	isb	sy
 8003842:	f3bf 8f4f 	dsb	sy
 8003846:	603b      	str	r3, [r7, #0]
}
 8003848:	bf00      	nop
 800384a:	bf00      	nop
 800384c:	e7fd      	b.n	800384a <xTaskIncrementTick+0x46>
 800384e:	4b41      	ldr	r3, [pc, #260]	@ (8003954 <xTaskIncrementTick+0x150>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	60fb      	str	r3, [r7, #12]
 8003854:	4b40      	ldr	r3, [pc, #256]	@ (8003958 <xTaskIncrementTick+0x154>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a3e      	ldr	r2, [pc, #248]	@ (8003954 <xTaskIncrementTick+0x150>)
 800385a:	6013      	str	r3, [r2, #0]
 800385c:	4a3e      	ldr	r2, [pc, #248]	@ (8003958 <xTaskIncrementTick+0x154>)
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6013      	str	r3, [r2, #0]
 8003862:	4b3e      	ldr	r3, [pc, #248]	@ (800395c <xTaskIncrementTick+0x158>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	3301      	adds	r3, #1
 8003868:	4a3c      	ldr	r2, [pc, #240]	@ (800395c <xTaskIncrementTick+0x158>)
 800386a:	6013      	str	r3, [r2, #0]
 800386c:	f000 fad2 	bl	8003e14 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003870:	4b3b      	ldr	r3, [pc, #236]	@ (8003960 <xTaskIncrementTick+0x15c>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	693a      	ldr	r2, [r7, #16]
 8003876:	429a      	cmp	r2, r3
 8003878:	d348      	bcc.n	800390c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800387a:	4b36      	ldr	r3, [pc, #216]	@ (8003954 <xTaskIncrementTick+0x150>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d104      	bne.n	800388e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003884:	4b36      	ldr	r3, [pc, #216]	@ (8003960 <xTaskIncrementTick+0x15c>)
 8003886:	f04f 32ff 	mov.w	r2, #4294967295
 800388a:	601a      	str	r2, [r3, #0]
					break;
 800388c:	e03e      	b.n	800390c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800388e:	4b31      	ldr	r3, [pc, #196]	@ (8003954 <xTaskIncrementTick+0x150>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	68db      	ldr	r3, [r3, #12]
 8003894:	68db      	ldr	r3, [r3, #12]
 8003896:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800389e:	693a      	ldr	r2, [r7, #16]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	429a      	cmp	r2, r3
 80038a4:	d203      	bcs.n	80038ae <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80038a6:	4a2e      	ldr	r2, [pc, #184]	@ (8003960 <xTaskIncrementTick+0x15c>)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80038ac:	e02e      	b.n	800390c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	3304      	adds	r3, #4
 80038b2:	4618      	mov	r0, r3
 80038b4:	f7fe ff00 	bl	80026b8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d004      	beq.n	80038ca <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80038c0:	68bb      	ldr	r3, [r7, #8]
 80038c2:	3318      	adds	r3, #24
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7fe fef7 	bl	80026b8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80038ca:	68bb      	ldr	r3, [r7, #8]
 80038cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038ce:	2201      	movs	r2, #1
 80038d0:	409a      	lsls	r2, r3
 80038d2:	4b24      	ldr	r3, [pc, #144]	@ (8003964 <xTaskIncrementTick+0x160>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	4313      	orrs	r3, r2
 80038d8:	4a22      	ldr	r2, [pc, #136]	@ (8003964 <xTaskIncrementTick+0x160>)
 80038da:	6013      	str	r3, [r2, #0]
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038e0:	4613      	mov	r3, r2
 80038e2:	009b      	lsls	r3, r3, #2
 80038e4:	4413      	add	r3, r2
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	4a1f      	ldr	r2, [pc, #124]	@ (8003968 <xTaskIncrementTick+0x164>)
 80038ea:	441a      	add	r2, r3
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	3304      	adds	r3, #4
 80038f0:	4619      	mov	r1, r3
 80038f2:	4610      	mov	r0, r2
 80038f4:	f7fe fe85 	bl	8002602 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80038f8:	68bb      	ldr	r3, [r7, #8]
 80038fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038fc:	4b1b      	ldr	r3, [pc, #108]	@ (800396c <xTaskIncrementTick+0x168>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003902:	429a      	cmp	r2, r3
 8003904:	d3b9      	bcc.n	800387a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003906:	2301      	movs	r3, #1
 8003908:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800390a:	e7b6      	b.n	800387a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800390c:	4b17      	ldr	r3, [pc, #92]	@ (800396c <xTaskIncrementTick+0x168>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003912:	4915      	ldr	r1, [pc, #84]	@ (8003968 <xTaskIncrementTick+0x164>)
 8003914:	4613      	mov	r3, r2
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	4413      	add	r3, r2
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	440b      	add	r3, r1
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	2b01      	cmp	r3, #1
 8003922:	d901      	bls.n	8003928 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003924:	2301      	movs	r3, #1
 8003926:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003928:	4b11      	ldr	r3, [pc, #68]	@ (8003970 <xTaskIncrementTick+0x16c>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d007      	beq.n	8003940 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003930:	2301      	movs	r3, #1
 8003932:	617b      	str	r3, [r7, #20]
 8003934:	e004      	b.n	8003940 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003936:	4b0f      	ldr	r3, [pc, #60]	@ (8003974 <xTaskIncrementTick+0x170>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	3301      	adds	r3, #1
 800393c:	4a0d      	ldr	r2, [pc, #52]	@ (8003974 <xTaskIncrementTick+0x170>)
 800393e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003940:	697b      	ldr	r3, [r7, #20]
}
 8003942:	4618      	mov	r0, r3
 8003944:	3718      	adds	r7, #24
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	200008ec 	.word	0x200008ec
 8003950:	200008c8 	.word	0x200008c8
 8003954:	2000087c 	.word	0x2000087c
 8003958:	20000880 	.word	0x20000880
 800395c:	200008dc 	.word	0x200008dc
 8003960:	200008e4 	.word	0x200008e4
 8003964:	200008cc 	.word	0x200008cc
 8003968:	200007c8 	.word	0x200007c8
 800396c:	200007c4 	.word	0x200007c4
 8003970:	200008d8 	.word	0x200008d8
 8003974:	200008d4 	.word	0x200008d4

08003978 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003978:	b480      	push	{r7}
 800397a:	b087      	sub	sp, #28
 800397c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800397e:	4b27      	ldr	r3, [pc, #156]	@ (8003a1c <vTaskSwitchContext+0xa4>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d003      	beq.n	800398e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003986:	4b26      	ldr	r3, [pc, #152]	@ (8003a20 <vTaskSwitchContext+0xa8>)
 8003988:	2201      	movs	r2, #1
 800398a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800398c:	e040      	b.n	8003a10 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800398e:	4b24      	ldr	r3, [pc, #144]	@ (8003a20 <vTaskSwitchContext+0xa8>)
 8003990:	2200      	movs	r2, #0
 8003992:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003994:	4b23      	ldr	r3, [pc, #140]	@ (8003a24 <vTaskSwitchContext+0xac>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	fab3 f383 	clz	r3, r3
 80039a0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80039a2:	7afb      	ldrb	r3, [r7, #11]
 80039a4:	f1c3 031f 	rsb	r3, r3, #31
 80039a8:	617b      	str	r3, [r7, #20]
 80039aa:	491f      	ldr	r1, [pc, #124]	@ (8003a28 <vTaskSwitchContext+0xb0>)
 80039ac:	697a      	ldr	r2, [r7, #20]
 80039ae:	4613      	mov	r3, r2
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	4413      	add	r3, r2
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	440b      	add	r3, r1
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d10b      	bne.n	80039d6 <vTaskSwitchContext+0x5e>
	__asm volatile
 80039be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039c2:	f383 8811 	msr	BASEPRI, r3
 80039c6:	f3bf 8f6f 	isb	sy
 80039ca:	f3bf 8f4f 	dsb	sy
 80039ce:	607b      	str	r3, [r7, #4]
}
 80039d0:	bf00      	nop
 80039d2:	bf00      	nop
 80039d4:	e7fd      	b.n	80039d2 <vTaskSwitchContext+0x5a>
 80039d6:	697a      	ldr	r2, [r7, #20]
 80039d8:	4613      	mov	r3, r2
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	4413      	add	r3, r2
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	4a11      	ldr	r2, [pc, #68]	@ (8003a28 <vTaskSwitchContext+0xb0>)
 80039e2:	4413      	add	r3, r2
 80039e4:	613b      	str	r3, [r7, #16]
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	685a      	ldr	r2, [r3, #4]
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	605a      	str	r2, [r3, #4]
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	685a      	ldr	r2, [r3, #4]
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	3308      	adds	r3, #8
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d104      	bne.n	8003a06 <vTaskSwitchContext+0x8e>
 80039fc:	693b      	ldr	r3, [r7, #16]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	685a      	ldr	r2, [r3, #4]
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	605a      	str	r2, [r3, #4]
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	68db      	ldr	r3, [r3, #12]
 8003a0c:	4a07      	ldr	r2, [pc, #28]	@ (8003a2c <vTaskSwitchContext+0xb4>)
 8003a0e:	6013      	str	r3, [r2, #0]
}
 8003a10:	bf00      	nop
 8003a12:	371c      	adds	r7, #28
 8003a14:	46bd      	mov	sp, r7
 8003a16:	bc80      	pop	{r7}
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	200008ec 	.word	0x200008ec
 8003a20:	200008d8 	.word	0x200008d8
 8003a24:	200008cc 	.word	0x200008cc
 8003a28:	200007c8 	.word	0x200007c8
 8003a2c:	200007c4 	.word	0x200007c4

08003a30 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
 8003a38:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d10b      	bne.n	8003a58 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a44:	f383 8811 	msr	BASEPRI, r3
 8003a48:	f3bf 8f6f 	isb	sy
 8003a4c:	f3bf 8f4f 	dsb	sy
 8003a50:	60fb      	str	r3, [r7, #12]
}
 8003a52:	bf00      	nop
 8003a54:	bf00      	nop
 8003a56:	e7fd      	b.n	8003a54 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003a58:	4b07      	ldr	r3, [pc, #28]	@ (8003a78 <vTaskPlaceOnEventList+0x48>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	3318      	adds	r3, #24
 8003a5e:	4619      	mov	r1, r3
 8003a60:	6878      	ldr	r0, [r7, #4]
 8003a62:	f7fe fdf1 	bl	8002648 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003a66:	2101      	movs	r1, #1
 8003a68:	6838      	ldr	r0, [r7, #0]
 8003a6a:	f000 fa99 	bl	8003fa0 <prvAddCurrentTaskToDelayedList>
}
 8003a6e:	bf00      	nop
 8003a70:	3710      	adds	r7, #16
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	200007c4 	.word	0x200007c4

08003a7c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b086      	sub	sp, #24
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	60b9      	str	r1, [r7, #8]
 8003a86:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d10b      	bne.n	8003aa6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a92:	f383 8811 	msr	BASEPRI, r3
 8003a96:	f3bf 8f6f 	isb	sy
 8003a9a:	f3bf 8f4f 	dsb	sy
 8003a9e:	617b      	str	r3, [r7, #20]
}
 8003aa0:	bf00      	nop
 8003aa2:	bf00      	nop
 8003aa4:	e7fd      	b.n	8003aa2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8003ad0 <vTaskPlaceOnEventListRestricted+0x54>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	3318      	adds	r3, #24
 8003aac:	4619      	mov	r1, r3
 8003aae:	68f8      	ldr	r0, [r7, #12]
 8003ab0:	f7fe fda7 	bl	8002602 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d002      	beq.n	8003ac0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003aba:	f04f 33ff 	mov.w	r3, #4294967295
 8003abe:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003ac0:	6879      	ldr	r1, [r7, #4]
 8003ac2:	68b8      	ldr	r0, [r7, #8]
 8003ac4:	f000 fa6c 	bl	8003fa0 <prvAddCurrentTaskToDelayedList>
	}
 8003ac8:	bf00      	nop
 8003aca:	3718      	adds	r7, #24
 8003acc:	46bd      	mov	sp, r7
 8003ace:	bd80      	pop	{r7, pc}
 8003ad0:	200007c4 	.word	0x200007c4

08003ad4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b086      	sub	sp, #24
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d10b      	bne.n	8003b02 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003aea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003aee:	f383 8811 	msr	BASEPRI, r3
 8003af2:	f3bf 8f6f 	isb	sy
 8003af6:	f3bf 8f4f 	dsb	sy
 8003afa:	60fb      	str	r3, [r7, #12]
}
 8003afc:	bf00      	nop
 8003afe:	bf00      	nop
 8003b00:	e7fd      	b.n	8003afe <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003b02:	693b      	ldr	r3, [r7, #16]
 8003b04:	3318      	adds	r3, #24
 8003b06:	4618      	mov	r0, r3
 8003b08:	f7fe fdd6 	bl	80026b8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b0c:	4b1d      	ldr	r3, [pc, #116]	@ (8003b84 <xTaskRemoveFromEventList+0xb0>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d11c      	bne.n	8003b4e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003b14:	693b      	ldr	r3, [r7, #16]
 8003b16:	3304      	adds	r3, #4
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f7fe fdcd 	bl	80026b8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b22:	2201      	movs	r2, #1
 8003b24:	409a      	lsls	r2, r3
 8003b26:	4b18      	ldr	r3, [pc, #96]	@ (8003b88 <xTaskRemoveFromEventList+0xb4>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	4a16      	ldr	r2, [pc, #88]	@ (8003b88 <xTaskRemoveFromEventList+0xb4>)
 8003b2e:	6013      	str	r3, [r2, #0]
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b34:	4613      	mov	r3, r2
 8003b36:	009b      	lsls	r3, r3, #2
 8003b38:	4413      	add	r3, r2
 8003b3a:	009b      	lsls	r3, r3, #2
 8003b3c:	4a13      	ldr	r2, [pc, #76]	@ (8003b8c <xTaskRemoveFromEventList+0xb8>)
 8003b3e:	441a      	add	r2, r3
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	3304      	adds	r3, #4
 8003b44:	4619      	mov	r1, r3
 8003b46:	4610      	mov	r0, r2
 8003b48:	f7fe fd5b 	bl	8002602 <vListInsertEnd>
 8003b4c:	e005      	b.n	8003b5a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	3318      	adds	r3, #24
 8003b52:	4619      	mov	r1, r3
 8003b54:	480e      	ldr	r0, [pc, #56]	@ (8003b90 <xTaskRemoveFromEventList+0xbc>)
 8003b56:	f7fe fd54 	bl	8002602 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003b5a:	693b      	ldr	r3, [r7, #16]
 8003b5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8003b94 <xTaskRemoveFromEventList+0xc0>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b64:	429a      	cmp	r2, r3
 8003b66:	d905      	bls.n	8003b74 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8003b98 <xTaskRemoveFromEventList+0xc4>)
 8003b6e:	2201      	movs	r2, #1
 8003b70:	601a      	str	r2, [r3, #0]
 8003b72:	e001      	b.n	8003b78 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003b74:	2300      	movs	r3, #0
 8003b76:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003b78:	697b      	ldr	r3, [r7, #20]
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3718      	adds	r7, #24
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	200008ec 	.word	0x200008ec
 8003b88:	200008cc 	.word	0x200008cc
 8003b8c:	200007c8 	.word	0x200007c8
 8003b90:	20000884 	.word	0x20000884
 8003b94:	200007c4 	.word	0x200007c4
 8003b98:	200008d8 	.word	0x200008d8

08003b9c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b083      	sub	sp, #12
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003ba4:	4b06      	ldr	r3, [pc, #24]	@ (8003bc0 <vTaskInternalSetTimeOutState+0x24>)
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003bac:	4b05      	ldr	r3, [pc, #20]	@ (8003bc4 <vTaskInternalSetTimeOutState+0x28>)
 8003bae:	681a      	ldr	r2, [r3, #0]
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	605a      	str	r2, [r3, #4]
}
 8003bb4:	bf00      	nop
 8003bb6:	370c      	adds	r7, #12
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bc80      	pop	{r7}
 8003bbc:	4770      	bx	lr
 8003bbe:	bf00      	nop
 8003bc0:	200008dc 	.word	0x200008dc
 8003bc4:	200008c8 	.word	0x200008c8

08003bc8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b088      	sub	sp, #32
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d10b      	bne.n	8003bf0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003bd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bdc:	f383 8811 	msr	BASEPRI, r3
 8003be0:	f3bf 8f6f 	isb	sy
 8003be4:	f3bf 8f4f 	dsb	sy
 8003be8:	613b      	str	r3, [r7, #16]
}
 8003bea:	bf00      	nop
 8003bec:	bf00      	nop
 8003bee:	e7fd      	b.n	8003bec <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d10b      	bne.n	8003c0e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003bf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bfa:	f383 8811 	msr	BASEPRI, r3
 8003bfe:	f3bf 8f6f 	isb	sy
 8003c02:	f3bf 8f4f 	dsb	sy
 8003c06:	60fb      	str	r3, [r7, #12]
}
 8003c08:	bf00      	nop
 8003c0a:	bf00      	nop
 8003c0c:	e7fd      	b.n	8003c0a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003c0e:	f000 feb5 	bl	800497c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003c12:	4b1d      	ldr	r3, [pc, #116]	@ (8003c88 <xTaskCheckForTimeOut+0xc0>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	69ba      	ldr	r2, [r7, #24]
 8003c1e:	1ad3      	subs	r3, r2, r3
 8003c20:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c2a:	d102      	bne.n	8003c32 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	61fb      	str	r3, [r7, #28]
 8003c30:	e023      	b.n	8003c7a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	4b15      	ldr	r3, [pc, #84]	@ (8003c8c <xTaskCheckForTimeOut+0xc4>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	429a      	cmp	r2, r3
 8003c3c:	d007      	beq.n	8003c4e <xTaskCheckForTimeOut+0x86>
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	69ba      	ldr	r2, [r7, #24]
 8003c44:	429a      	cmp	r2, r3
 8003c46:	d302      	bcc.n	8003c4e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	61fb      	str	r3, [r7, #28]
 8003c4c:	e015      	b.n	8003c7a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	697a      	ldr	r2, [r7, #20]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d20b      	bcs.n	8003c70 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	1ad2      	subs	r2, r2, r3
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f7ff ff99 	bl	8003b9c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	61fb      	str	r3, [r7, #28]
 8003c6e:	e004      	b.n	8003c7a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	2200      	movs	r2, #0
 8003c74:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003c76:	2301      	movs	r3, #1
 8003c78:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003c7a:	f000 feaf 	bl	80049dc <vPortExitCritical>

	return xReturn;
 8003c7e:	69fb      	ldr	r3, [r7, #28]
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3720      	adds	r7, #32
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	200008c8 	.word	0x200008c8
 8003c8c:	200008dc 	.word	0x200008dc

08003c90 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003c90:	b480      	push	{r7}
 8003c92:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003c94:	4b03      	ldr	r3, [pc, #12]	@ (8003ca4 <vTaskMissedYield+0x14>)
 8003c96:	2201      	movs	r2, #1
 8003c98:	601a      	str	r2, [r3, #0]
}
 8003c9a:	bf00      	nop
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	bc80      	pop	{r7}
 8003ca0:	4770      	bx	lr
 8003ca2:	bf00      	nop
 8003ca4:	200008d8 	.word	0x200008d8

08003ca8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b082      	sub	sp, #8
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003cb0:	f000 f852 	bl	8003d58 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003cb4:	4b06      	ldr	r3, [pc, #24]	@ (8003cd0 <prvIdleTask+0x28>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d9f9      	bls.n	8003cb0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003cbc:	4b05      	ldr	r3, [pc, #20]	@ (8003cd4 <prvIdleTask+0x2c>)
 8003cbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cc2:	601a      	str	r2, [r3, #0]
 8003cc4:	f3bf 8f4f 	dsb	sy
 8003cc8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003ccc:	e7f0      	b.n	8003cb0 <prvIdleTask+0x8>
 8003cce:	bf00      	nop
 8003cd0:	200007c8 	.word	0x200007c8
 8003cd4:	e000ed04 	.word	0xe000ed04

08003cd8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b082      	sub	sp, #8
 8003cdc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003cde:	2300      	movs	r3, #0
 8003ce0:	607b      	str	r3, [r7, #4]
 8003ce2:	e00c      	b.n	8003cfe <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003ce4:	687a      	ldr	r2, [r7, #4]
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	4413      	add	r3, r2
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	4a12      	ldr	r2, [pc, #72]	@ (8003d38 <prvInitialiseTaskLists+0x60>)
 8003cf0:	4413      	add	r3, r2
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	f7fe fc5a 	bl	80025ac <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	3301      	adds	r3, #1
 8003cfc:	607b      	str	r3, [r7, #4]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2b06      	cmp	r3, #6
 8003d02:	d9ef      	bls.n	8003ce4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003d04:	480d      	ldr	r0, [pc, #52]	@ (8003d3c <prvInitialiseTaskLists+0x64>)
 8003d06:	f7fe fc51 	bl	80025ac <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003d0a:	480d      	ldr	r0, [pc, #52]	@ (8003d40 <prvInitialiseTaskLists+0x68>)
 8003d0c:	f7fe fc4e 	bl	80025ac <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003d10:	480c      	ldr	r0, [pc, #48]	@ (8003d44 <prvInitialiseTaskLists+0x6c>)
 8003d12:	f7fe fc4b 	bl	80025ac <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003d16:	480c      	ldr	r0, [pc, #48]	@ (8003d48 <prvInitialiseTaskLists+0x70>)
 8003d18:	f7fe fc48 	bl	80025ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003d1c:	480b      	ldr	r0, [pc, #44]	@ (8003d4c <prvInitialiseTaskLists+0x74>)
 8003d1e:	f7fe fc45 	bl	80025ac <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003d22:	4b0b      	ldr	r3, [pc, #44]	@ (8003d50 <prvInitialiseTaskLists+0x78>)
 8003d24:	4a05      	ldr	r2, [pc, #20]	@ (8003d3c <prvInitialiseTaskLists+0x64>)
 8003d26:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003d28:	4b0a      	ldr	r3, [pc, #40]	@ (8003d54 <prvInitialiseTaskLists+0x7c>)
 8003d2a:	4a05      	ldr	r2, [pc, #20]	@ (8003d40 <prvInitialiseTaskLists+0x68>)
 8003d2c:	601a      	str	r2, [r3, #0]
}
 8003d2e:	bf00      	nop
 8003d30:	3708      	adds	r7, #8
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bd80      	pop	{r7, pc}
 8003d36:	bf00      	nop
 8003d38:	200007c8 	.word	0x200007c8
 8003d3c:	20000854 	.word	0x20000854
 8003d40:	20000868 	.word	0x20000868
 8003d44:	20000884 	.word	0x20000884
 8003d48:	20000898 	.word	0x20000898
 8003d4c:	200008b0 	.word	0x200008b0
 8003d50:	2000087c 	.word	0x2000087c
 8003d54:	20000880 	.word	0x20000880

08003d58 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b082      	sub	sp, #8
 8003d5c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003d5e:	e019      	b.n	8003d94 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003d60:	f000 fe0c 	bl	800497c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d64:	4b10      	ldr	r3, [pc, #64]	@ (8003da8 <prvCheckTasksWaitingTermination+0x50>)
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	3304      	adds	r3, #4
 8003d70:	4618      	mov	r0, r3
 8003d72:	f7fe fca1 	bl	80026b8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003d76:	4b0d      	ldr	r3, [pc, #52]	@ (8003dac <prvCheckTasksWaitingTermination+0x54>)
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	3b01      	subs	r3, #1
 8003d7c:	4a0b      	ldr	r2, [pc, #44]	@ (8003dac <prvCheckTasksWaitingTermination+0x54>)
 8003d7e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003d80:	4b0b      	ldr	r3, [pc, #44]	@ (8003db0 <prvCheckTasksWaitingTermination+0x58>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	3b01      	subs	r3, #1
 8003d86:	4a0a      	ldr	r2, [pc, #40]	@ (8003db0 <prvCheckTasksWaitingTermination+0x58>)
 8003d88:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003d8a:	f000 fe27 	bl	80049dc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003d8e:	6878      	ldr	r0, [r7, #4]
 8003d90:	f000 f810 	bl	8003db4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003d94:	4b06      	ldr	r3, [pc, #24]	@ (8003db0 <prvCheckTasksWaitingTermination+0x58>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d1e1      	bne.n	8003d60 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003d9c:	bf00      	nop
 8003d9e:	bf00      	nop
 8003da0:	3708      	adds	r7, #8
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}
 8003da6:	bf00      	nop
 8003da8:	20000898 	.word	0x20000898
 8003dac:	200008c4 	.word	0x200008c4
 8003db0:	200008ac 	.word	0x200008ac

08003db4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b084      	sub	sp, #16
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d108      	bne.n	8003dd8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f000 ffa6 	bl	8004d1c <vPortFree>
				vPortFree( pxTCB );
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	f000 ffa3 	bl	8004d1c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003dd6:	e019      	b.n	8003e0c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003dde:	2b01      	cmp	r3, #1
 8003de0:	d103      	bne.n	8003dea <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8003de2:	6878      	ldr	r0, [r7, #4]
 8003de4:	f000 ff9a 	bl	8004d1c <vPortFree>
	}
 8003de8:	e010      	b.n	8003e0c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003df0:	2b02      	cmp	r3, #2
 8003df2:	d00b      	beq.n	8003e0c <prvDeleteTCB+0x58>
	__asm volatile
 8003df4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003df8:	f383 8811 	msr	BASEPRI, r3
 8003dfc:	f3bf 8f6f 	isb	sy
 8003e00:	f3bf 8f4f 	dsb	sy
 8003e04:	60fb      	str	r3, [r7, #12]
}
 8003e06:	bf00      	nop
 8003e08:	bf00      	nop
 8003e0a:	e7fd      	b.n	8003e08 <prvDeleteTCB+0x54>
	}
 8003e0c:	bf00      	nop
 8003e0e:	3710      	adds	r7, #16
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}

08003e14 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e1a:	4b0c      	ldr	r3, [pc, #48]	@ (8003e4c <prvResetNextTaskUnblockTime+0x38>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d104      	bne.n	8003e2e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003e24:	4b0a      	ldr	r3, [pc, #40]	@ (8003e50 <prvResetNextTaskUnblockTime+0x3c>)
 8003e26:	f04f 32ff 	mov.w	r2, #4294967295
 8003e2a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003e2c:	e008      	b.n	8003e40 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e2e:	4b07      	ldr	r3, [pc, #28]	@ (8003e4c <prvResetNextTaskUnblockTime+0x38>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	4a04      	ldr	r2, [pc, #16]	@ (8003e50 <prvResetNextTaskUnblockTime+0x3c>)
 8003e3e:	6013      	str	r3, [r2, #0]
}
 8003e40:	bf00      	nop
 8003e42:	370c      	adds	r7, #12
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bc80      	pop	{r7}
 8003e48:	4770      	bx	lr
 8003e4a:	bf00      	nop
 8003e4c:	2000087c 	.word	0x2000087c
 8003e50:	200008e4 	.word	0x200008e4

08003e54 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8003e88 <xTaskGetSchedulerState+0x34>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d102      	bne.n	8003e68 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003e62:	2301      	movs	r3, #1
 8003e64:	607b      	str	r3, [r7, #4]
 8003e66:	e008      	b.n	8003e7a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e68:	4b08      	ldr	r3, [pc, #32]	@ (8003e8c <xTaskGetSchedulerState+0x38>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d102      	bne.n	8003e76 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003e70:	2302      	movs	r3, #2
 8003e72:	607b      	str	r3, [r7, #4]
 8003e74:	e001      	b.n	8003e7a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003e76:	2300      	movs	r3, #0
 8003e78:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003e7a:	687b      	ldr	r3, [r7, #4]
	}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bc80      	pop	{r7}
 8003e84:	4770      	bx	lr
 8003e86:	bf00      	nop
 8003e88:	200008d0 	.word	0x200008d0
 8003e8c:	200008ec 	.word	0x200008ec

08003e90 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003e90:	b580      	push	{r7, lr}
 8003e92:	b086      	sub	sp, #24
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d070      	beq.n	8003f88 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003ea6:	4b3b      	ldr	r3, [pc, #236]	@ (8003f94 <xTaskPriorityDisinherit+0x104>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	693a      	ldr	r2, [r7, #16]
 8003eac:	429a      	cmp	r2, r3
 8003eae:	d00b      	beq.n	8003ec8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8003eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eb4:	f383 8811 	msr	BASEPRI, r3
 8003eb8:	f3bf 8f6f 	isb	sy
 8003ebc:	f3bf 8f4f 	dsb	sy
 8003ec0:	60fb      	str	r3, [r7, #12]
}
 8003ec2:	bf00      	nop
 8003ec4:	bf00      	nop
 8003ec6:	e7fd      	b.n	8003ec4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d10b      	bne.n	8003ee8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8003ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ed4:	f383 8811 	msr	BASEPRI, r3
 8003ed8:	f3bf 8f6f 	isb	sy
 8003edc:	f3bf 8f4f 	dsb	sy
 8003ee0:	60bb      	str	r3, [r7, #8]
}
 8003ee2:	bf00      	nop
 8003ee4:	bf00      	nop
 8003ee6:	e7fd      	b.n	8003ee4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8003ee8:	693b      	ldr	r3, [r7, #16]
 8003eea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003eec:	1e5a      	subs	r2, r3, #1
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003efa:	429a      	cmp	r2, r3
 8003efc:	d044      	beq.n	8003f88 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003efe:	693b      	ldr	r3, [r7, #16]
 8003f00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d140      	bne.n	8003f88 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003f06:	693b      	ldr	r3, [r7, #16]
 8003f08:	3304      	adds	r3, #4
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f7fe fbd4 	bl	80026b8 <uxListRemove>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d115      	bne.n	8003f42 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f1a:	491f      	ldr	r1, [pc, #124]	@ (8003f98 <xTaskPriorityDisinherit+0x108>)
 8003f1c:	4613      	mov	r3, r2
 8003f1e:	009b      	lsls	r3, r3, #2
 8003f20:	4413      	add	r3, r2
 8003f22:	009b      	lsls	r3, r3, #2
 8003f24:	440b      	add	r3, r1
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d10a      	bne.n	8003f42 <xTaskPriorityDisinherit+0xb2>
 8003f2c:	693b      	ldr	r3, [r7, #16]
 8003f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f30:	2201      	movs	r2, #1
 8003f32:	fa02 f303 	lsl.w	r3, r2, r3
 8003f36:	43da      	mvns	r2, r3
 8003f38:	4b18      	ldr	r3, [pc, #96]	@ (8003f9c <xTaskPriorityDisinherit+0x10c>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	4a17      	ldr	r2, [pc, #92]	@ (8003f9c <xTaskPriorityDisinherit+0x10c>)
 8003f40:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f4e:	f1c3 0207 	rsb	r2, r3, #7
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003f56:	693b      	ldr	r3, [r7, #16]
 8003f58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f5a:	2201      	movs	r2, #1
 8003f5c:	409a      	lsls	r2, r3
 8003f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8003f9c <xTaskPriorityDisinherit+0x10c>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4313      	orrs	r3, r2
 8003f64:	4a0d      	ldr	r2, [pc, #52]	@ (8003f9c <xTaskPriorityDisinherit+0x10c>)
 8003f66:	6013      	str	r3, [r2, #0]
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	4413      	add	r3, r2
 8003f72:	009b      	lsls	r3, r3, #2
 8003f74:	4a08      	ldr	r2, [pc, #32]	@ (8003f98 <xTaskPriorityDisinherit+0x108>)
 8003f76:	441a      	add	r2, r3
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	3304      	adds	r3, #4
 8003f7c:	4619      	mov	r1, r3
 8003f7e:	4610      	mov	r0, r2
 8003f80:	f7fe fb3f 	bl	8002602 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003f84:	2301      	movs	r3, #1
 8003f86:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003f88:	697b      	ldr	r3, [r7, #20]
	}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3718      	adds	r7, #24
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	200007c4 	.word	0x200007c4
 8003f98:	200007c8 	.word	0x200007c8
 8003f9c:	200008cc 	.word	0x200008cc

08003fa0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
 8003fa8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003faa:	4b29      	ldr	r3, [pc, #164]	@ (8004050 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003fb0:	4b28      	ldr	r3, [pc, #160]	@ (8004054 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	3304      	adds	r3, #4
 8003fb6:	4618      	mov	r0, r3
 8003fb8:	f7fe fb7e 	bl	80026b8 <uxListRemove>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d10b      	bne.n	8003fda <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8003fc2:	4b24      	ldr	r3, [pc, #144]	@ (8004054 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fc8:	2201      	movs	r2, #1
 8003fca:	fa02 f303 	lsl.w	r3, r2, r3
 8003fce:	43da      	mvns	r2, r3
 8003fd0:	4b21      	ldr	r3, [pc, #132]	@ (8004058 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	4a20      	ldr	r2, [pc, #128]	@ (8004058 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003fd8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fe0:	d10a      	bne.n	8003ff8 <prvAddCurrentTaskToDelayedList+0x58>
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d007      	beq.n	8003ff8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003fe8:	4b1a      	ldr	r3, [pc, #104]	@ (8004054 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	3304      	adds	r3, #4
 8003fee:	4619      	mov	r1, r3
 8003ff0:	481a      	ldr	r0, [pc, #104]	@ (800405c <prvAddCurrentTaskToDelayedList+0xbc>)
 8003ff2:	f7fe fb06 	bl	8002602 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8003ff6:	e026      	b.n	8004046 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003ff8:	68fa      	ldr	r2, [r7, #12]
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4413      	add	r3, r2
 8003ffe:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004000:	4b14      	ldr	r3, [pc, #80]	@ (8004054 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	68ba      	ldr	r2, [r7, #8]
 8004006:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004008:	68ba      	ldr	r2, [r7, #8]
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	429a      	cmp	r2, r3
 800400e:	d209      	bcs.n	8004024 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004010:	4b13      	ldr	r3, [pc, #76]	@ (8004060 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	4b0f      	ldr	r3, [pc, #60]	@ (8004054 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	3304      	adds	r3, #4
 800401a:	4619      	mov	r1, r3
 800401c:	4610      	mov	r0, r2
 800401e:	f7fe fb13 	bl	8002648 <vListInsert>
}
 8004022:	e010      	b.n	8004046 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004024:	4b0f      	ldr	r3, [pc, #60]	@ (8004064 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	4b0a      	ldr	r3, [pc, #40]	@ (8004054 <prvAddCurrentTaskToDelayedList+0xb4>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	3304      	adds	r3, #4
 800402e:	4619      	mov	r1, r3
 8004030:	4610      	mov	r0, r2
 8004032:	f7fe fb09 	bl	8002648 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004036:	4b0c      	ldr	r3, [pc, #48]	@ (8004068 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	68ba      	ldr	r2, [r7, #8]
 800403c:	429a      	cmp	r2, r3
 800403e:	d202      	bcs.n	8004046 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004040:	4a09      	ldr	r2, [pc, #36]	@ (8004068 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004042:	68bb      	ldr	r3, [r7, #8]
 8004044:	6013      	str	r3, [r2, #0]
}
 8004046:	bf00      	nop
 8004048:	3710      	adds	r7, #16
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}
 800404e:	bf00      	nop
 8004050:	200008c8 	.word	0x200008c8
 8004054:	200007c4 	.word	0x200007c4
 8004058:	200008cc 	.word	0x200008cc
 800405c:	200008b0 	.word	0x200008b0
 8004060:	20000880 	.word	0x20000880
 8004064:	2000087c 	.word	0x2000087c
 8004068:	200008e4 	.word	0x200008e4

0800406c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b08a      	sub	sp, #40	@ 0x28
 8004070:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004072:	2300      	movs	r3, #0
 8004074:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004076:	f000 fb53 	bl	8004720 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800407a:	4b1d      	ldr	r3, [pc, #116]	@ (80040f0 <xTimerCreateTimerTask+0x84>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d021      	beq.n	80040c6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004082:	2300      	movs	r3, #0
 8004084:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004086:	2300      	movs	r3, #0
 8004088:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800408a:	1d3a      	adds	r2, r7, #4
 800408c:	f107 0108 	add.w	r1, r7, #8
 8004090:	f107 030c 	add.w	r3, r7, #12
 8004094:	4618      	mov	r0, r3
 8004096:	f7fc f873 	bl	8000180 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800409a:	6879      	ldr	r1, [r7, #4]
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	68fa      	ldr	r2, [r7, #12]
 80040a0:	9202      	str	r2, [sp, #8]
 80040a2:	9301      	str	r3, [sp, #4]
 80040a4:	2302      	movs	r3, #2
 80040a6:	9300      	str	r3, [sp, #0]
 80040a8:	2300      	movs	r3, #0
 80040aa:	460a      	mov	r2, r1
 80040ac:	4911      	ldr	r1, [pc, #68]	@ (80040f4 <xTimerCreateTimerTask+0x88>)
 80040ae:	4812      	ldr	r0, [pc, #72]	@ (80040f8 <xTimerCreateTimerTask+0x8c>)
 80040b0:	f7ff f85c 	bl	800316c <xTaskCreateStatic>
 80040b4:	4603      	mov	r3, r0
 80040b6:	4a11      	ldr	r2, [pc, #68]	@ (80040fc <xTimerCreateTimerTask+0x90>)
 80040b8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80040ba:	4b10      	ldr	r3, [pc, #64]	@ (80040fc <xTimerCreateTimerTask+0x90>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d001      	beq.n	80040c6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80040c2:	2301      	movs	r3, #1
 80040c4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d10b      	bne.n	80040e4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80040cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80040d0:	f383 8811 	msr	BASEPRI, r3
 80040d4:	f3bf 8f6f 	isb	sy
 80040d8:	f3bf 8f4f 	dsb	sy
 80040dc:	613b      	str	r3, [r7, #16]
}
 80040de:	bf00      	nop
 80040e0:	bf00      	nop
 80040e2:	e7fd      	b.n	80040e0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80040e4:	697b      	ldr	r3, [r7, #20]
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	3718      	adds	r7, #24
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd80      	pop	{r7, pc}
 80040ee:	bf00      	nop
 80040f0:	20000920 	.word	0x20000920
 80040f4:	08005004 	.word	0x08005004
 80040f8:	080042f5 	.word	0x080042f5
 80040fc:	20000924 	.word	0x20000924

08004100 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8004100:	b580      	push	{r7, lr}
 8004102:	b088      	sub	sp, #32
 8004104:	af02      	add	r7, sp, #8
 8004106:	60f8      	str	r0, [r7, #12]
 8004108:	60b9      	str	r1, [r7, #8]
 800410a:	607a      	str	r2, [r7, #4]
 800410c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800410e:	2028      	movs	r0, #40	@ 0x28
 8004110:	f000 fd36 	bl	8004b80 <pvPortMalloc>
 8004114:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8004116:	697b      	ldr	r3, [r7, #20]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d00d      	beq.n	8004138 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8004124:	697b      	ldr	r3, [r7, #20]
 8004126:	9301      	str	r3, [sp, #4]
 8004128:	6a3b      	ldr	r3, [r7, #32]
 800412a:	9300      	str	r3, [sp, #0]
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	68b9      	ldr	r1, [r7, #8]
 8004132:	68f8      	ldr	r0, [r7, #12]
 8004134:	f000 f805 	bl	8004142 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8004138:	697b      	ldr	r3, [r7, #20]
	}
 800413a:	4618      	mov	r0, r3
 800413c:	3718      	adds	r7, #24
 800413e:	46bd      	mov	sp, r7
 8004140:	bd80      	pop	{r7, pc}

08004142 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8004142:	b580      	push	{r7, lr}
 8004144:	b086      	sub	sp, #24
 8004146:	af00      	add	r7, sp, #0
 8004148:	60f8      	str	r0, [r7, #12]
 800414a:	60b9      	str	r1, [r7, #8]
 800414c:	607a      	str	r2, [r7, #4]
 800414e:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d10b      	bne.n	800416e <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8004156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800415a:	f383 8811 	msr	BASEPRI, r3
 800415e:	f3bf 8f6f 	isb	sy
 8004162:	f3bf 8f4f 	dsb	sy
 8004166:	617b      	str	r3, [r7, #20]
}
 8004168:	bf00      	nop
 800416a:	bf00      	nop
 800416c:	e7fd      	b.n	800416a <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800416e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004170:	2b00      	cmp	r3, #0
 8004172:	d01e      	beq.n	80041b2 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8004174:	f000 fad4 	bl	8004720 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8004178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800417a:	68fa      	ldr	r2, [r7, #12]
 800417c:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800417e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004180:	68ba      	ldr	r2, [r7, #8]
 8004182:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8004184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004186:	683a      	ldr	r2, [r7, #0]
 8004188:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800418a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800418c:	6a3a      	ldr	r2, [r7, #32]
 800418e:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8004190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004192:	3304      	adds	r3, #4
 8004194:	4618      	mov	r0, r3
 8004196:	f7fe fa28 	bl	80025ea <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d008      	beq.n	80041b2 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 80041a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80041a6:	f043 0304 	orr.w	r3, r3, #4
 80041aa:	b2da      	uxtb	r2, r3
 80041ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 80041b2:	bf00      	nop
 80041b4:	3718      	adds	r7, #24
 80041b6:	46bd      	mov	sp, r7
 80041b8:	bd80      	pop	{r7, pc}
	...

080041bc <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b08a      	sub	sp, #40	@ 0x28
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	60f8      	str	r0, [r7, #12]
 80041c4:	60b9      	str	r1, [r7, #8]
 80041c6:	607a      	str	r2, [r7, #4]
 80041c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80041ca:	2300      	movs	r3, #0
 80041cc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d10b      	bne.n	80041ec <xTimerGenericCommand+0x30>
	__asm volatile
 80041d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041d8:	f383 8811 	msr	BASEPRI, r3
 80041dc:	f3bf 8f6f 	isb	sy
 80041e0:	f3bf 8f4f 	dsb	sy
 80041e4:	623b      	str	r3, [r7, #32]
}
 80041e6:	bf00      	nop
 80041e8:	bf00      	nop
 80041ea:	e7fd      	b.n	80041e8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80041ec:	4b19      	ldr	r3, [pc, #100]	@ (8004254 <xTimerGenericCommand+0x98>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d02a      	beq.n	800424a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	2b05      	cmp	r3, #5
 8004204:	dc18      	bgt.n	8004238 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004206:	f7ff fe25 	bl	8003e54 <xTaskGetSchedulerState>
 800420a:	4603      	mov	r3, r0
 800420c:	2b02      	cmp	r3, #2
 800420e:	d109      	bne.n	8004224 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004210:	4b10      	ldr	r3, [pc, #64]	@ (8004254 <xTimerGenericCommand+0x98>)
 8004212:	6818      	ldr	r0, [r3, #0]
 8004214:	f107 0114 	add.w	r1, r7, #20
 8004218:	2300      	movs	r3, #0
 800421a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800421c:	f7fe fbb8 	bl	8002990 <xQueueGenericSend>
 8004220:	6278      	str	r0, [r7, #36]	@ 0x24
 8004222:	e012      	b.n	800424a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004224:	4b0b      	ldr	r3, [pc, #44]	@ (8004254 <xTimerGenericCommand+0x98>)
 8004226:	6818      	ldr	r0, [r3, #0]
 8004228:	f107 0114 	add.w	r1, r7, #20
 800422c:	2300      	movs	r3, #0
 800422e:	2200      	movs	r2, #0
 8004230:	f7fe fbae 	bl	8002990 <xQueueGenericSend>
 8004234:	6278      	str	r0, [r7, #36]	@ 0x24
 8004236:	e008      	b.n	800424a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004238:	4b06      	ldr	r3, [pc, #24]	@ (8004254 <xTimerGenericCommand+0x98>)
 800423a:	6818      	ldr	r0, [r3, #0]
 800423c:	f107 0114 	add.w	r1, r7, #20
 8004240:	2300      	movs	r3, #0
 8004242:	683a      	ldr	r2, [r7, #0]
 8004244:	f7fe fca6 	bl	8002b94 <xQueueGenericSendFromISR>
 8004248:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800424a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800424c:	4618      	mov	r0, r3
 800424e:	3728      	adds	r7, #40	@ 0x28
 8004250:	46bd      	mov	sp, r7
 8004252:	bd80      	pop	{r7, pc}
 8004254:	20000920 	.word	0x20000920

08004258 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b088      	sub	sp, #32
 800425c:	af02      	add	r7, sp, #8
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004262:	4b23      	ldr	r3, [pc, #140]	@ (80042f0 <prvProcessExpiredTimer+0x98>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	68db      	ldr	r3, [r3, #12]
 800426a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800426c:	697b      	ldr	r3, [r7, #20]
 800426e:	3304      	adds	r3, #4
 8004270:	4618      	mov	r0, r3
 8004272:	f7fe fa21 	bl	80026b8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800427c:	f003 0304 	and.w	r3, r3, #4
 8004280:	2b00      	cmp	r3, #0
 8004282:	d023      	beq.n	80042cc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	699a      	ldr	r2, [r3, #24]
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	18d1      	adds	r1, r2, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	683a      	ldr	r2, [r7, #0]
 8004290:	6978      	ldr	r0, [r7, #20]
 8004292:	f000 f8d3 	bl	800443c <prvInsertTimerInActiveList>
 8004296:	4603      	mov	r3, r0
 8004298:	2b00      	cmp	r3, #0
 800429a:	d020      	beq.n	80042de <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800429c:	2300      	movs	r3, #0
 800429e:	9300      	str	r3, [sp, #0]
 80042a0:	2300      	movs	r3, #0
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	2100      	movs	r1, #0
 80042a6:	6978      	ldr	r0, [r7, #20]
 80042a8:	f7ff ff88 	bl	80041bc <xTimerGenericCommand>
 80042ac:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d114      	bne.n	80042de <prvProcessExpiredTimer+0x86>
	__asm volatile
 80042b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042b8:	f383 8811 	msr	BASEPRI, r3
 80042bc:	f3bf 8f6f 	isb	sy
 80042c0:	f3bf 8f4f 	dsb	sy
 80042c4:	60fb      	str	r3, [r7, #12]
}
 80042c6:	bf00      	nop
 80042c8:	bf00      	nop
 80042ca:	e7fd      	b.n	80042c8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80042d2:	f023 0301 	bic.w	r3, r3, #1
 80042d6:	b2da      	uxtb	r2, r3
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	6a1b      	ldr	r3, [r3, #32]
 80042e2:	6978      	ldr	r0, [r7, #20]
 80042e4:	4798      	blx	r3
}
 80042e6:	bf00      	nop
 80042e8:	3718      	adds	r7, #24
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	20000918 	.word	0x20000918

080042f4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80042fc:	f107 0308 	add.w	r3, r7, #8
 8004300:	4618      	mov	r0, r3
 8004302:	f000 f859 	bl	80043b8 <prvGetNextExpireTime>
 8004306:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	4619      	mov	r1, r3
 800430c:	68f8      	ldr	r0, [r7, #12]
 800430e:	f000 f805 	bl	800431c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004312:	f000 f8d5 	bl	80044c0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004316:	bf00      	nop
 8004318:	e7f0      	b.n	80042fc <prvTimerTask+0x8>
	...

0800431c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004326:	f7ff f9a1 	bl	800366c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800432a:	f107 0308 	add.w	r3, r7, #8
 800432e:	4618      	mov	r0, r3
 8004330:	f000 f864 	bl	80043fc <prvSampleTimeNow>
 8004334:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d130      	bne.n	800439e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d10a      	bne.n	8004358 <prvProcessTimerOrBlockTask+0x3c>
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	429a      	cmp	r2, r3
 8004348:	d806      	bhi.n	8004358 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800434a:	f7ff f99d 	bl	8003688 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800434e:	68f9      	ldr	r1, [r7, #12]
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f7ff ff81 	bl	8004258 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004356:	e024      	b.n	80043a2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d008      	beq.n	8004370 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800435e:	4b13      	ldr	r3, [pc, #76]	@ (80043ac <prvProcessTimerOrBlockTask+0x90>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d101      	bne.n	800436c <prvProcessTimerOrBlockTask+0x50>
 8004368:	2301      	movs	r3, #1
 800436a:	e000      	b.n	800436e <prvProcessTimerOrBlockTask+0x52>
 800436c:	2300      	movs	r3, #0
 800436e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004370:	4b0f      	ldr	r3, [pc, #60]	@ (80043b0 <prvProcessTimerOrBlockTask+0x94>)
 8004372:	6818      	ldr	r0, [r3, #0]
 8004374:	687a      	ldr	r2, [r7, #4]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	1ad3      	subs	r3, r2, r3
 800437a:	683a      	ldr	r2, [r7, #0]
 800437c:	4619      	mov	r1, r3
 800437e:	f7fe fec1 	bl	8003104 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004382:	f7ff f981 	bl	8003688 <xTaskResumeAll>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10a      	bne.n	80043a2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800438c:	4b09      	ldr	r3, [pc, #36]	@ (80043b4 <prvProcessTimerOrBlockTask+0x98>)
 800438e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004392:	601a      	str	r2, [r3, #0]
 8004394:	f3bf 8f4f 	dsb	sy
 8004398:	f3bf 8f6f 	isb	sy
}
 800439c:	e001      	b.n	80043a2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800439e:	f7ff f973 	bl	8003688 <xTaskResumeAll>
}
 80043a2:	bf00      	nop
 80043a4:	3710      	adds	r7, #16
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	bf00      	nop
 80043ac:	2000091c 	.word	0x2000091c
 80043b0:	20000920 	.word	0x20000920
 80043b4:	e000ed04 	.word	0xe000ed04

080043b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80043b8:	b480      	push	{r7}
 80043ba:	b085      	sub	sp, #20
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80043c0:	4b0d      	ldr	r3, [pc, #52]	@ (80043f8 <prvGetNextExpireTime+0x40>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d101      	bne.n	80043ce <prvGetNextExpireTime+0x16>
 80043ca:	2201      	movs	r2, #1
 80043cc:	e000      	b.n	80043d0 <prvGetNextExpireTime+0x18>
 80043ce:	2200      	movs	r2, #0
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d105      	bne.n	80043e8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80043dc:	4b06      	ldr	r3, [pc, #24]	@ (80043f8 <prvGetNextExpireTime+0x40>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	60fb      	str	r3, [r7, #12]
 80043e6:	e001      	b.n	80043ec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80043e8:	2300      	movs	r3, #0
 80043ea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80043ec:	68fb      	ldr	r3, [r7, #12]
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3714      	adds	r7, #20
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bc80      	pop	{r7}
 80043f6:	4770      	bx	lr
 80043f8:	20000918 	.word	0x20000918

080043fc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b084      	sub	sp, #16
 8004400:	af00      	add	r7, sp, #0
 8004402:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004404:	f7ff f9de 	bl	80037c4 <xTaskGetTickCount>
 8004408:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800440a:	4b0b      	ldr	r3, [pc, #44]	@ (8004438 <prvSampleTimeNow+0x3c>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	68fa      	ldr	r2, [r7, #12]
 8004410:	429a      	cmp	r2, r3
 8004412:	d205      	bcs.n	8004420 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004414:	f000 f91e 	bl	8004654 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2201      	movs	r2, #1
 800441c:	601a      	str	r2, [r3, #0]
 800441e:	e002      	b.n	8004426 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8004426:	4a04      	ldr	r2, [pc, #16]	@ (8004438 <prvSampleTimeNow+0x3c>)
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800442c:	68fb      	ldr	r3, [r7, #12]
}
 800442e:	4618      	mov	r0, r3
 8004430:	3710      	adds	r7, #16
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
 8004436:	bf00      	nop
 8004438:	20000928 	.word	0x20000928

0800443c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b086      	sub	sp, #24
 8004440:	af00      	add	r7, sp, #0
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	60b9      	str	r1, [r7, #8]
 8004446:	607a      	str	r2, [r7, #4]
 8004448:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800444a:	2300      	movs	r3, #0
 800444c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	68ba      	ldr	r2, [r7, #8]
 8004452:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	68fa      	ldr	r2, [r7, #12]
 8004458:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800445a:	68ba      	ldr	r2, [r7, #8]
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	429a      	cmp	r2, r3
 8004460:	d812      	bhi.n	8004488 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004462:	687a      	ldr	r2, [r7, #4]
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	1ad2      	subs	r2, r2, r3
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	699b      	ldr	r3, [r3, #24]
 800446c:	429a      	cmp	r2, r3
 800446e:	d302      	bcc.n	8004476 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004470:	2301      	movs	r3, #1
 8004472:	617b      	str	r3, [r7, #20]
 8004474:	e01b      	b.n	80044ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004476:	4b10      	ldr	r3, [pc, #64]	@ (80044b8 <prvInsertTimerInActiveList+0x7c>)
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	3304      	adds	r3, #4
 800447e:	4619      	mov	r1, r3
 8004480:	4610      	mov	r0, r2
 8004482:	f7fe f8e1 	bl	8002648 <vListInsert>
 8004486:	e012      	b.n	80044ae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004488:	687a      	ldr	r2, [r7, #4]
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	429a      	cmp	r2, r3
 800448e:	d206      	bcs.n	800449e <prvInsertTimerInActiveList+0x62>
 8004490:	68ba      	ldr	r2, [r7, #8]
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	429a      	cmp	r2, r3
 8004496:	d302      	bcc.n	800449e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004498:	2301      	movs	r3, #1
 800449a:	617b      	str	r3, [r7, #20]
 800449c:	e007      	b.n	80044ae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800449e:	4b07      	ldr	r3, [pc, #28]	@ (80044bc <prvInsertTimerInActiveList+0x80>)
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	3304      	adds	r3, #4
 80044a6:	4619      	mov	r1, r3
 80044a8:	4610      	mov	r0, r2
 80044aa:	f7fe f8cd 	bl	8002648 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80044ae:	697b      	ldr	r3, [r7, #20]
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3718      	adds	r7, #24
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	2000091c 	.word	0x2000091c
 80044bc:	20000918 	.word	0x20000918

080044c0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b08c      	sub	sp, #48	@ 0x30
 80044c4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80044c6:	e0b2      	b.n	800462e <prvProcessReceivedCommands+0x16e>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	f2c0 80af 	blt.w	800462e <prvProcessReceivedCommands+0x16e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80044d0:	693b      	ldr	r3, [r7, #16]
 80044d2:	627b      	str	r3, [r7, #36]	@ 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80044d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d6:	695b      	ldr	r3, [r3, #20]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d004      	beq.n	80044e6 <prvProcessReceivedCommands+0x26>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80044dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044de:	3304      	adds	r3, #4
 80044e0:	4618      	mov	r0, r3
 80044e2:	f7fe f8e9 	bl	80026b8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80044e6:	1d3b      	adds	r3, r7, #4
 80044e8:	4618      	mov	r0, r3
 80044ea:	f7ff ff87 	bl	80043fc <prvSampleTimeNow>
 80044ee:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	2b09      	cmp	r3, #9
 80044f4:	f200 8098 	bhi.w	8004628 <prvProcessReceivedCommands+0x168>
 80044f8:	a201      	add	r2, pc, #4	@ (adr r2, 8004500 <prvProcessReceivedCommands+0x40>)
 80044fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044fe:	bf00      	nop
 8004500:	08004529 	.word	0x08004529
 8004504:	08004529 	.word	0x08004529
 8004508:	08004529 	.word	0x08004529
 800450c:	0800459f 	.word	0x0800459f
 8004510:	080045b3 	.word	0x080045b3
 8004514:	080045ff 	.word	0x080045ff
 8004518:	08004529 	.word	0x08004529
 800451c:	08004529 	.word	0x08004529
 8004520:	0800459f 	.word	0x0800459f
 8004524:	080045b3 	.word	0x080045b3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800452a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800452e:	f043 0301 	orr.w	r3, r3, #1
 8004532:	b2da      	uxtb	r2, r3
 8004534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004536:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800453a:	68fa      	ldr	r2, [r7, #12]
 800453c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800453e:	699b      	ldr	r3, [r3, #24]
 8004540:	18d1      	adds	r1, r2, r3
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6a3a      	ldr	r2, [r7, #32]
 8004546:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004548:	f7ff ff78 	bl	800443c <prvInsertTimerInActiveList>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d06c      	beq.n	800462c <prvProcessReceivedCommands+0x16c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004554:	6a1b      	ldr	r3, [r3, #32]
 8004556:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004558:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800455a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800455c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004560:	f003 0304 	and.w	r3, r3, #4
 8004564:	2b00      	cmp	r3, #0
 8004566:	d061      	beq.n	800462c <prvProcessReceivedCommands+0x16c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004568:	68fa      	ldr	r2, [r7, #12]
 800456a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800456c:	699b      	ldr	r3, [r3, #24]
 800456e:	441a      	add	r2, r3
 8004570:	2300      	movs	r3, #0
 8004572:	9300      	str	r3, [sp, #0]
 8004574:	2300      	movs	r3, #0
 8004576:	2100      	movs	r1, #0
 8004578:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800457a:	f7ff fe1f 	bl	80041bc <xTimerGenericCommand>
 800457e:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8004580:	69fb      	ldr	r3, [r7, #28]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d152      	bne.n	800462c <prvProcessReceivedCommands+0x16c>
	__asm volatile
 8004586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800458a:	f383 8811 	msr	BASEPRI, r3
 800458e:	f3bf 8f6f 	isb	sy
 8004592:	f3bf 8f4f 	dsb	sy
 8004596:	61bb      	str	r3, [r7, #24]
}
 8004598:	bf00      	nop
 800459a:	bf00      	nop
 800459c:	e7fd      	b.n	800459a <prvProcessReceivedCommands+0xda>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800459e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045a0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80045a4:	f023 0301 	bic.w	r3, r3, #1
 80045a8:	b2da      	uxtb	r2, r3
 80045aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 80045b0:	e03d      	b.n	800462e <prvProcessReceivedCommands+0x16e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80045b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80045b8:	f043 0301 	orr.w	r3, r3, #1
 80045bc:	b2da      	uxtb	r2, r3
 80045be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80045c4:	68fa      	ldr	r2, [r7, #12]
 80045c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80045ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045cc:	699b      	ldr	r3, [r3, #24]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d10b      	bne.n	80045ea <prvProcessReceivedCommands+0x12a>
	__asm volatile
 80045d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045d6:	f383 8811 	msr	BASEPRI, r3
 80045da:	f3bf 8f6f 	isb	sy
 80045de:	f3bf 8f4f 	dsb	sy
 80045e2:	617b      	str	r3, [r7, #20]
}
 80045e4:	bf00      	nop
 80045e6:	bf00      	nop
 80045e8:	e7fd      	b.n	80045e6 <prvProcessReceivedCommands+0x126>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80045ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ec:	699a      	ldr	r2, [r3, #24]
 80045ee:	6a3b      	ldr	r3, [r7, #32]
 80045f0:	18d1      	adds	r1, r2, r3
 80045f2:	6a3b      	ldr	r3, [r7, #32]
 80045f4:	6a3a      	ldr	r2, [r7, #32]
 80045f6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80045f8:	f7ff ff20 	bl	800443c <prvInsertTimerInActiveList>
					break;
 80045fc:	e017      	b.n	800462e <prvProcessReceivedCommands+0x16e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80045fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004600:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004604:	f003 0302 	and.w	r3, r3, #2
 8004608:	2b00      	cmp	r3, #0
 800460a:	d103      	bne.n	8004614 <prvProcessReceivedCommands+0x154>
						{
							vPortFree( pxTimer );
 800460c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800460e:	f000 fb85 	bl	8004d1c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004612:	e00c      	b.n	800462e <prvProcessReceivedCommands+0x16e>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004616:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800461a:	f023 0301 	bic.w	r3, r3, #1
 800461e:	b2da      	uxtb	r2, r3
 8004620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004622:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
					break;
 8004626:	e002      	b.n	800462e <prvProcessReceivedCommands+0x16e>

				default	:
					/* Don't expect to get here. */
					break;
 8004628:	bf00      	nop
 800462a:	e000      	b.n	800462e <prvProcessReceivedCommands+0x16e>
					break;
 800462c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800462e:	4b08      	ldr	r3, [pc, #32]	@ (8004650 <prvProcessReceivedCommands+0x190>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f107 0108 	add.w	r1, r7, #8
 8004636:	2200      	movs	r2, #0
 8004638:	4618      	mov	r0, r3
 800463a:	f7fe fb49 	bl	8002cd0 <xQueueReceive>
 800463e:	4603      	mov	r3, r0
 8004640:	2b00      	cmp	r3, #0
 8004642:	f47f af41 	bne.w	80044c8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004646:	bf00      	nop
 8004648:	bf00      	nop
 800464a:	3728      	adds	r7, #40	@ 0x28
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}
 8004650:	20000920 	.word	0x20000920

08004654 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b088      	sub	sp, #32
 8004658:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800465a:	e049      	b.n	80046f0 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800465c:	4b2e      	ldr	r3, [pc, #184]	@ (8004718 <prvSwitchTimerLists+0xc4>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004666:	4b2c      	ldr	r3, [pc, #176]	@ (8004718 <prvSwitchTimerLists+0xc4>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	68db      	ldr	r3, [r3, #12]
 800466c:	68db      	ldr	r3, [r3, #12]
 800466e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	3304      	adds	r3, #4
 8004674:	4618      	mov	r0, r3
 8004676:	f7fe f81f 	bl	80026b8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	6a1b      	ldr	r3, [r3, #32]
 800467e:	68f8      	ldr	r0, [r7, #12]
 8004680:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004688:	f003 0304 	and.w	r3, r3, #4
 800468c:	2b00      	cmp	r3, #0
 800468e:	d02f      	beq.n	80046f0 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	699b      	ldr	r3, [r3, #24]
 8004694:	693a      	ldr	r2, [r7, #16]
 8004696:	4413      	add	r3, r2
 8004698:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800469a:	68ba      	ldr	r2, [r7, #8]
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	429a      	cmp	r2, r3
 80046a0:	d90e      	bls.n	80046c0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	68ba      	ldr	r2, [r7, #8]
 80046a6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	68fa      	ldr	r2, [r7, #12]
 80046ac:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80046ae:	4b1a      	ldr	r3, [pc, #104]	@ (8004718 <prvSwitchTimerLists+0xc4>)
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	3304      	adds	r3, #4
 80046b6:	4619      	mov	r1, r3
 80046b8:	4610      	mov	r0, r2
 80046ba:	f7fd ffc5 	bl	8002648 <vListInsert>
 80046be:	e017      	b.n	80046f0 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80046c0:	2300      	movs	r3, #0
 80046c2:	9300      	str	r3, [sp, #0]
 80046c4:	2300      	movs	r3, #0
 80046c6:	693a      	ldr	r2, [r7, #16]
 80046c8:	2100      	movs	r1, #0
 80046ca:	68f8      	ldr	r0, [r7, #12]
 80046cc:	f7ff fd76 	bl	80041bc <xTimerGenericCommand>
 80046d0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d10b      	bne.n	80046f0 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80046d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046dc:	f383 8811 	msr	BASEPRI, r3
 80046e0:	f3bf 8f6f 	isb	sy
 80046e4:	f3bf 8f4f 	dsb	sy
 80046e8:	603b      	str	r3, [r7, #0]
}
 80046ea:	bf00      	nop
 80046ec:	bf00      	nop
 80046ee:	e7fd      	b.n	80046ec <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80046f0:	4b09      	ldr	r3, [pc, #36]	@ (8004718 <prvSwitchTimerLists+0xc4>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d1b0      	bne.n	800465c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80046fa:	4b07      	ldr	r3, [pc, #28]	@ (8004718 <prvSwitchTimerLists+0xc4>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004700:	4b06      	ldr	r3, [pc, #24]	@ (800471c <prvSwitchTimerLists+0xc8>)
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a04      	ldr	r2, [pc, #16]	@ (8004718 <prvSwitchTimerLists+0xc4>)
 8004706:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004708:	4a04      	ldr	r2, [pc, #16]	@ (800471c <prvSwitchTimerLists+0xc8>)
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	6013      	str	r3, [r2, #0]
}
 800470e:	bf00      	nop
 8004710:	3718      	adds	r7, #24
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}
 8004716:	bf00      	nop
 8004718:	20000918 	.word	0x20000918
 800471c:	2000091c 	.word	0x2000091c

08004720 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b082      	sub	sp, #8
 8004724:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004726:	f000 f929 	bl	800497c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800472a:	4b15      	ldr	r3, [pc, #84]	@ (8004780 <prvCheckForValidListAndQueue+0x60>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d120      	bne.n	8004774 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004732:	4814      	ldr	r0, [pc, #80]	@ (8004784 <prvCheckForValidListAndQueue+0x64>)
 8004734:	f7fd ff3a 	bl	80025ac <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004738:	4813      	ldr	r0, [pc, #76]	@ (8004788 <prvCheckForValidListAndQueue+0x68>)
 800473a:	f7fd ff37 	bl	80025ac <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800473e:	4b13      	ldr	r3, [pc, #76]	@ (800478c <prvCheckForValidListAndQueue+0x6c>)
 8004740:	4a10      	ldr	r2, [pc, #64]	@ (8004784 <prvCheckForValidListAndQueue+0x64>)
 8004742:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004744:	4b12      	ldr	r3, [pc, #72]	@ (8004790 <prvCheckForValidListAndQueue+0x70>)
 8004746:	4a10      	ldr	r2, [pc, #64]	@ (8004788 <prvCheckForValidListAndQueue+0x68>)
 8004748:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800474a:	2300      	movs	r3, #0
 800474c:	9300      	str	r3, [sp, #0]
 800474e:	4b11      	ldr	r3, [pc, #68]	@ (8004794 <prvCheckForValidListAndQueue+0x74>)
 8004750:	4a11      	ldr	r2, [pc, #68]	@ (8004798 <prvCheckForValidListAndQueue+0x78>)
 8004752:	210c      	movs	r1, #12
 8004754:	200a      	movs	r0, #10
 8004756:	f7fe f843 	bl	80027e0 <xQueueGenericCreateStatic>
 800475a:	4603      	mov	r3, r0
 800475c:	4a08      	ldr	r2, [pc, #32]	@ (8004780 <prvCheckForValidListAndQueue+0x60>)
 800475e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004760:	4b07      	ldr	r3, [pc, #28]	@ (8004780 <prvCheckForValidListAndQueue+0x60>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d005      	beq.n	8004774 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004768:	4b05      	ldr	r3, [pc, #20]	@ (8004780 <prvCheckForValidListAndQueue+0x60>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	490b      	ldr	r1, [pc, #44]	@ (800479c <prvCheckForValidListAndQueue+0x7c>)
 800476e:	4618      	mov	r0, r3
 8004770:	f7fe fca0 	bl	80030b4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004774:	f000 f932 	bl	80049dc <vPortExitCritical>
}
 8004778:	bf00      	nop
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}
 800477e:	bf00      	nop
 8004780:	20000920 	.word	0x20000920
 8004784:	200008f0 	.word	0x200008f0
 8004788:	20000904 	.word	0x20000904
 800478c:	20000918 	.word	0x20000918
 8004790:	2000091c 	.word	0x2000091c
 8004794:	200009a4 	.word	0x200009a4
 8004798:	2000092c 	.word	0x2000092c
 800479c:	0800500c 	.word	0x0800500c

080047a0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80047a0:	b480      	push	{r7}
 80047a2:	b085      	sub	sp, #20
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	60f8      	str	r0, [r7, #12]
 80047a8:	60b9      	str	r1, [r7, #8]
 80047aa:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	3b04      	subs	r3, #4
 80047b0:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80047b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	3b04      	subs	r3, #4
 80047be:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80047c0:	68bb      	ldr	r3, [r7, #8]
 80047c2:	f023 0201 	bic.w	r2, r3, #1
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	3b04      	subs	r3, #4
 80047ce:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80047d0:	4a08      	ldr	r2, [pc, #32]	@ (80047f4 <pxPortInitialiseStack+0x54>)
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	3b14      	subs	r3, #20
 80047da:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80047dc:	687a      	ldr	r2, [r7, #4]
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	3b20      	subs	r3, #32
 80047e6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80047e8:	68fb      	ldr	r3, [r7, #12]
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3714      	adds	r7, #20
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bc80      	pop	{r7}
 80047f2:	4770      	bx	lr
 80047f4:	080047f9 	.word	0x080047f9

080047f8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80047f8:	b480      	push	{r7}
 80047fa:	b085      	sub	sp, #20
 80047fc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 80047fe:	2300      	movs	r3, #0
 8004800:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004802:	4b12      	ldr	r3, [pc, #72]	@ (800484c <prvTaskExitError+0x54>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f1b3 3fff 	cmp.w	r3, #4294967295
 800480a:	d00b      	beq.n	8004824 <prvTaskExitError+0x2c>
	__asm volatile
 800480c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004810:	f383 8811 	msr	BASEPRI, r3
 8004814:	f3bf 8f6f 	isb	sy
 8004818:	f3bf 8f4f 	dsb	sy
 800481c:	60fb      	str	r3, [r7, #12]
}
 800481e:	bf00      	nop
 8004820:	bf00      	nop
 8004822:	e7fd      	b.n	8004820 <prvTaskExitError+0x28>
	__asm volatile
 8004824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004828:	f383 8811 	msr	BASEPRI, r3
 800482c:	f3bf 8f6f 	isb	sy
 8004830:	f3bf 8f4f 	dsb	sy
 8004834:	60bb      	str	r3, [r7, #8]
}
 8004836:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004838:	bf00      	nop
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d0fc      	beq.n	800483a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004840:	bf00      	nop
 8004842:	bf00      	nop
 8004844:	3714      	adds	r7, #20
 8004846:	46bd      	mov	sp, r7
 8004848:	bc80      	pop	{r7}
 800484a:	4770      	bx	lr
 800484c:	2000000c 	.word	0x2000000c

08004850 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004850:	4b07      	ldr	r3, [pc, #28]	@ (8004870 <pxCurrentTCBConst2>)
 8004852:	6819      	ldr	r1, [r3, #0]
 8004854:	6808      	ldr	r0, [r1, #0]
 8004856:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800485a:	f380 8809 	msr	PSP, r0
 800485e:	f3bf 8f6f 	isb	sy
 8004862:	f04f 0000 	mov.w	r0, #0
 8004866:	f380 8811 	msr	BASEPRI, r0
 800486a:	f04e 0e0d 	orr.w	lr, lr, #13
 800486e:	4770      	bx	lr

08004870 <pxCurrentTCBConst2>:
 8004870:	200007c4 	.word	0x200007c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004874:	bf00      	nop
 8004876:	bf00      	nop

08004878 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004878:	4806      	ldr	r0, [pc, #24]	@ (8004894 <prvPortStartFirstTask+0x1c>)
 800487a:	6800      	ldr	r0, [r0, #0]
 800487c:	6800      	ldr	r0, [r0, #0]
 800487e:	f380 8808 	msr	MSP, r0
 8004882:	b662      	cpsie	i
 8004884:	b661      	cpsie	f
 8004886:	f3bf 8f4f 	dsb	sy
 800488a:	f3bf 8f6f 	isb	sy
 800488e:	df00      	svc	0
 8004890:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004892:	bf00      	nop
 8004894:	e000ed08 	.word	0xe000ed08

08004898 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b084      	sub	sp, #16
 800489c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800489e:	4b32      	ldr	r3, [pc, #200]	@ (8004968 <xPortStartScheduler+0xd0>)
 80048a0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	781b      	ldrb	r3, [r3, #0]
 80048a6:	b2db      	uxtb	r3, r3
 80048a8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	22ff      	movs	r2, #255	@ 0xff
 80048ae:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	781b      	ldrb	r3, [r3, #0]
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80048b8:	78fb      	ldrb	r3, [r7, #3]
 80048ba:	b2db      	uxtb	r3, r3
 80048bc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80048c0:	b2da      	uxtb	r2, r3
 80048c2:	4b2a      	ldr	r3, [pc, #168]	@ (800496c <xPortStartScheduler+0xd4>)
 80048c4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80048c6:	4b2a      	ldr	r3, [pc, #168]	@ (8004970 <xPortStartScheduler+0xd8>)
 80048c8:	2207      	movs	r2, #7
 80048ca:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80048cc:	e009      	b.n	80048e2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80048ce:	4b28      	ldr	r3, [pc, #160]	@ (8004970 <xPortStartScheduler+0xd8>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	3b01      	subs	r3, #1
 80048d4:	4a26      	ldr	r2, [pc, #152]	@ (8004970 <xPortStartScheduler+0xd8>)
 80048d6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80048d8:	78fb      	ldrb	r3, [r7, #3]
 80048da:	b2db      	uxtb	r3, r3
 80048dc:	005b      	lsls	r3, r3, #1
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80048e2:	78fb      	ldrb	r3, [r7, #3]
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048ea:	2b80      	cmp	r3, #128	@ 0x80
 80048ec:	d0ef      	beq.n	80048ce <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80048ee:	4b20      	ldr	r3, [pc, #128]	@ (8004970 <xPortStartScheduler+0xd8>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f1c3 0307 	rsb	r3, r3, #7
 80048f6:	2b04      	cmp	r3, #4
 80048f8:	d00b      	beq.n	8004912 <xPortStartScheduler+0x7a>
	__asm volatile
 80048fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048fe:	f383 8811 	msr	BASEPRI, r3
 8004902:	f3bf 8f6f 	isb	sy
 8004906:	f3bf 8f4f 	dsb	sy
 800490a:	60bb      	str	r3, [r7, #8]
}
 800490c:	bf00      	nop
 800490e:	bf00      	nop
 8004910:	e7fd      	b.n	800490e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004912:	4b17      	ldr	r3, [pc, #92]	@ (8004970 <xPortStartScheduler+0xd8>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	021b      	lsls	r3, r3, #8
 8004918:	4a15      	ldr	r2, [pc, #84]	@ (8004970 <xPortStartScheduler+0xd8>)
 800491a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800491c:	4b14      	ldr	r3, [pc, #80]	@ (8004970 <xPortStartScheduler+0xd8>)
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004924:	4a12      	ldr	r2, [pc, #72]	@ (8004970 <xPortStartScheduler+0xd8>)
 8004926:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	b2da      	uxtb	r2, r3
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004930:	4b10      	ldr	r3, [pc, #64]	@ (8004974 <xPortStartScheduler+0xdc>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	4a0f      	ldr	r2, [pc, #60]	@ (8004974 <xPortStartScheduler+0xdc>)
 8004936:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800493a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800493c:	4b0d      	ldr	r3, [pc, #52]	@ (8004974 <xPortStartScheduler+0xdc>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a0c      	ldr	r2, [pc, #48]	@ (8004974 <xPortStartScheduler+0xdc>)
 8004942:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004946:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004948:	f000 f8b8 	bl	8004abc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800494c:	4b0a      	ldr	r3, [pc, #40]	@ (8004978 <xPortStartScheduler+0xe0>)
 800494e:	2200      	movs	r2, #0
 8004950:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004952:	f7ff ff91 	bl	8004878 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004956:	f7ff f80f 	bl	8003978 <vTaskSwitchContext>
	prvTaskExitError();
 800495a:	f7ff ff4d 	bl	80047f8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800495e:	2300      	movs	r3, #0
}
 8004960:	4618      	mov	r0, r3
 8004962:	3710      	adds	r7, #16
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}
 8004968:	e000e400 	.word	0xe000e400
 800496c:	200009ec 	.word	0x200009ec
 8004970:	200009f0 	.word	0x200009f0
 8004974:	e000ed20 	.word	0xe000ed20
 8004978:	2000000c 	.word	0x2000000c

0800497c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800497c:	b480      	push	{r7}
 800497e:	b083      	sub	sp, #12
 8004980:	af00      	add	r7, sp, #0
	__asm volatile
 8004982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004986:	f383 8811 	msr	BASEPRI, r3
 800498a:	f3bf 8f6f 	isb	sy
 800498e:	f3bf 8f4f 	dsb	sy
 8004992:	607b      	str	r3, [r7, #4]
}
 8004994:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004996:	4b0f      	ldr	r3, [pc, #60]	@ (80049d4 <vPortEnterCritical+0x58>)
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	3301      	adds	r3, #1
 800499c:	4a0d      	ldr	r2, [pc, #52]	@ (80049d4 <vPortEnterCritical+0x58>)
 800499e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80049a0:	4b0c      	ldr	r3, [pc, #48]	@ (80049d4 <vPortEnterCritical+0x58>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d110      	bne.n	80049ca <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80049a8:	4b0b      	ldr	r3, [pc, #44]	@ (80049d8 <vPortEnterCritical+0x5c>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	b2db      	uxtb	r3, r3
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d00b      	beq.n	80049ca <vPortEnterCritical+0x4e>
	__asm volatile
 80049b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049b6:	f383 8811 	msr	BASEPRI, r3
 80049ba:	f3bf 8f6f 	isb	sy
 80049be:	f3bf 8f4f 	dsb	sy
 80049c2:	603b      	str	r3, [r7, #0]
}
 80049c4:	bf00      	nop
 80049c6:	bf00      	nop
 80049c8:	e7fd      	b.n	80049c6 <vPortEnterCritical+0x4a>
	}
}
 80049ca:	bf00      	nop
 80049cc:	370c      	adds	r7, #12
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bc80      	pop	{r7}
 80049d2:	4770      	bx	lr
 80049d4:	2000000c 	.word	0x2000000c
 80049d8:	e000ed04 	.word	0xe000ed04

080049dc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80049dc:	b480      	push	{r7}
 80049de:	b083      	sub	sp, #12
 80049e0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80049e2:	4b12      	ldr	r3, [pc, #72]	@ (8004a2c <vPortExitCritical+0x50>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d10b      	bne.n	8004a02 <vPortExitCritical+0x26>
	__asm volatile
 80049ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049ee:	f383 8811 	msr	BASEPRI, r3
 80049f2:	f3bf 8f6f 	isb	sy
 80049f6:	f3bf 8f4f 	dsb	sy
 80049fa:	607b      	str	r3, [r7, #4]
}
 80049fc:	bf00      	nop
 80049fe:	bf00      	nop
 8004a00:	e7fd      	b.n	80049fe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004a02:	4b0a      	ldr	r3, [pc, #40]	@ (8004a2c <vPortExitCritical+0x50>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	3b01      	subs	r3, #1
 8004a08:	4a08      	ldr	r2, [pc, #32]	@ (8004a2c <vPortExitCritical+0x50>)
 8004a0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004a0c:	4b07      	ldr	r3, [pc, #28]	@ (8004a2c <vPortExitCritical+0x50>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d105      	bne.n	8004a20 <vPortExitCritical+0x44>
 8004a14:	2300      	movs	r3, #0
 8004a16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	f383 8811 	msr	BASEPRI, r3
}
 8004a1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004a20:	bf00      	nop
 8004a22:	370c      	adds	r7, #12
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bc80      	pop	{r7}
 8004a28:	4770      	bx	lr
 8004a2a:	bf00      	nop
 8004a2c:	2000000c 	.word	0x2000000c

08004a30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004a30:	f3ef 8009 	mrs	r0, PSP
 8004a34:	f3bf 8f6f 	isb	sy
 8004a38:	4b0d      	ldr	r3, [pc, #52]	@ (8004a70 <pxCurrentTCBConst>)
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004a40:	6010      	str	r0, [r2, #0]
 8004a42:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004a46:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004a4a:	f380 8811 	msr	BASEPRI, r0
 8004a4e:	f7fe ff93 	bl	8003978 <vTaskSwitchContext>
 8004a52:	f04f 0000 	mov.w	r0, #0
 8004a56:	f380 8811 	msr	BASEPRI, r0
 8004a5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004a5e:	6819      	ldr	r1, [r3, #0]
 8004a60:	6808      	ldr	r0, [r1, #0]
 8004a62:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004a66:	f380 8809 	msr	PSP, r0
 8004a6a:	f3bf 8f6f 	isb	sy
 8004a6e:	4770      	bx	lr

08004a70 <pxCurrentTCBConst>:
 8004a70:	200007c4 	.word	0x200007c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004a74:	bf00      	nop
 8004a76:	bf00      	nop

08004a78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b082      	sub	sp, #8
 8004a7c:	af00      	add	r7, sp, #0
	__asm volatile
 8004a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a82:	f383 8811 	msr	BASEPRI, r3
 8004a86:	f3bf 8f6f 	isb	sy
 8004a8a:	f3bf 8f4f 	dsb	sy
 8004a8e:	607b      	str	r3, [r7, #4]
}
 8004a90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004a92:	f7fe feb7 	bl	8003804 <xTaskIncrementTick>
 8004a96:	4603      	mov	r3, r0
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d003      	beq.n	8004aa4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004a9c:	4b06      	ldr	r3, [pc, #24]	@ (8004ab8 <xPortSysTickHandler+0x40>)
 8004a9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004aa2:	601a      	str	r2, [r3, #0]
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	f383 8811 	msr	BASEPRI, r3
}
 8004aae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004ab0:	bf00      	nop
 8004ab2:	3708      	adds	r7, #8
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}
 8004ab8:	e000ed04 	.word	0xe000ed04

08004abc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004abc:	b480      	push	{r7}
 8004abe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004ac0:	4b0a      	ldr	r3, [pc, #40]	@ (8004aec <vPortSetupTimerInterrupt+0x30>)
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004ac6:	4b0a      	ldr	r3, [pc, #40]	@ (8004af0 <vPortSetupTimerInterrupt+0x34>)
 8004ac8:	2200      	movs	r2, #0
 8004aca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004acc:	4b09      	ldr	r3, [pc, #36]	@ (8004af4 <vPortSetupTimerInterrupt+0x38>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a09      	ldr	r2, [pc, #36]	@ (8004af8 <vPortSetupTimerInterrupt+0x3c>)
 8004ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ad6:	099b      	lsrs	r3, r3, #6
 8004ad8:	4a08      	ldr	r2, [pc, #32]	@ (8004afc <vPortSetupTimerInterrupt+0x40>)
 8004ada:	3b01      	subs	r3, #1
 8004adc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004ade:	4b03      	ldr	r3, [pc, #12]	@ (8004aec <vPortSetupTimerInterrupt+0x30>)
 8004ae0:	2207      	movs	r2, #7
 8004ae2:	601a      	str	r2, [r3, #0]
}
 8004ae4:	bf00      	nop
 8004ae6:	46bd      	mov	sp, r7
 8004ae8:	bc80      	pop	{r7}
 8004aea:	4770      	bx	lr
 8004aec:	e000e010 	.word	0xe000e010
 8004af0:	e000e018 	.word	0xe000e018
 8004af4:	20000000 	.word	0x20000000
 8004af8:	10624dd3 	.word	0x10624dd3
 8004afc:	e000e014 	.word	0xe000e014

08004b00 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004b00:	b480      	push	{r7}
 8004b02:	b085      	sub	sp, #20
 8004b04:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004b06:	f3ef 8305 	mrs	r3, IPSR
 8004b0a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	2b0f      	cmp	r3, #15
 8004b10:	d915      	bls.n	8004b3e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004b12:	4a17      	ldr	r2, [pc, #92]	@ (8004b70 <vPortValidateInterruptPriority+0x70>)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	4413      	add	r3, r2
 8004b18:	781b      	ldrb	r3, [r3, #0]
 8004b1a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004b1c:	4b15      	ldr	r3, [pc, #84]	@ (8004b74 <vPortValidateInterruptPriority+0x74>)
 8004b1e:	781b      	ldrb	r3, [r3, #0]
 8004b20:	7afa      	ldrb	r2, [r7, #11]
 8004b22:	429a      	cmp	r2, r3
 8004b24:	d20b      	bcs.n	8004b3e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004b26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b2a:	f383 8811 	msr	BASEPRI, r3
 8004b2e:	f3bf 8f6f 	isb	sy
 8004b32:	f3bf 8f4f 	dsb	sy
 8004b36:	607b      	str	r3, [r7, #4]
}
 8004b38:	bf00      	nop
 8004b3a:	bf00      	nop
 8004b3c:	e7fd      	b.n	8004b3a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004b3e:	4b0e      	ldr	r3, [pc, #56]	@ (8004b78 <vPortValidateInterruptPriority+0x78>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004b46:	4b0d      	ldr	r3, [pc, #52]	@ (8004b7c <vPortValidateInterruptPriority+0x7c>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d90b      	bls.n	8004b66 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b52:	f383 8811 	msr	BASEPRI, r3
 8004b56:	f3bf 8f6f 	isb	sy
 8004b5a:	f3bf 8f4f 	dsb	sy
 8004b5e:	603b      	str	r3, [r7, #0]
}
 8004b60:	bf00      	nop
 8004b62:	bf00      	nop
 8004b64:	e7fd      	b.n	8004b62 <vPortValidateInterruptPriority+0x62>
	}
 8004b66:	bf00      	nop
 8004b68:	3714      	adds	r7, #20
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bc80      	pop	{r7}
 8004b6e:	4770      	bx	lr
 8004b70:	e000e3f0 	.word	0xe000e3f0
 8004b74:	200009ec 	.word	0x200009ec
 8004b78:	e000ed0c 	.word	0xe000ed0c
 8004b7c:	200009f0 	.word	0x200009f0

08004b80 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b08a      	sub	sp, #40	@ 0x28
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004b8c:	f7fe fd6e 	bl	800366c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004b90:	4b5c      	ldr	r3, [pc, #368]	@ (8004d04 <pvPortMalloc+0x184>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d101      	bne.n	8004b9c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004b98:	f000 f924 	bl	8004de4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004b9c:	4b5a      	ldr	r3, [pc, #360]	@ (8004d08 <pvPortMalloc+0x188>)
 8004b9e:	681a      	ldr	r2, [r3, #0]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	4013      	ands	r3, r2
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	f040 8095 	bne.w	8004cd4 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d01e      	beq.n	8004bee <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004bb0:	2208      	movs	r2, #8
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	4413      	add	r3, r2
 8004bb6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f003 0307 	and.w	r3, r3, #7
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d015      	beq.n	8004bee <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f023 0307 	bic.w	r3, r3, #7
 8004bc8:	3308      	adds	r3, #8
 8004bca:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f003 0307 	and.w	r3, r3, #7
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d00b      	beq.n	8004bee <pvPortMalloc+0x6e>
	__asm volatile
 8004bd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bda:	f383 8811 	msr	BASEPRI, r3
 8004bde:	f3bf 8f6f 	isb	sy
 8004be2:	f3bf 8f4f 	dsb	sy
 8004be6:	617b      	str	r3, [r7, #20]
}
 8004be8:	bf00      	nop
 8004bea:	bf00      	nop
 8004bec:	e7fd      	b.n	8004bea <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d06f      	beq.n	8004cd4 <pvPortMalloc+0x154>
 8004bf4:	4b45      	ldr	r3, [pc, #276]	@ (8004d0c <pvPortMalloc+0x18c>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	687a      	ldr	r2, [r7, #4]
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	d86a      	bhi.n	8004cd4 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004bfe:	4b44      	ldr	r3, [pc, #272]	@ (8004d10 <pvPortMalloc+0x190>)
 8004c00:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004c02:	4b43      	ldr	r3, [pc, #268]	@ (8004d10 <pvPortMalloc+0x190>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004c08:	e004      	b.n	8004c14 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c0c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c16:	685b      	ldr	r3, [r3, #4]
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	429a      	cmp	r2, r3
 8004c1c:	d903      	bls.n	8004c26 <pvPortMalloc+0xa6>
 8004c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d1f1      	bne.n	8004c0a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004c26:	4b37      	ldr	r3, [pc, #220]	@ (8004d04 <pvPortMalloc+0x184>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d051      	beq.n	8004cd4 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004c30:	6a3b      	ldr	r3, [r7, #32]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	2208      	movs	r2, #8
 8004c36:	4413      	add	r3, r2
 8004c38:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	6a3b      	ldr	r3, [r7, #32]
 8004c40:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c44:	685a      	ldr	r2, [r3, #4]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	1ad2      	subs	r2, r2, r3
 8004c4a:	2308      	movs	r3, #8
 8004c4c:	005b      	lsls	r3, r3, #1
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d920      	bls.n	8004c94 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004c52:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	4413      	add	r3, r2
 8004c58:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c5a:	69bb      	ldr	r3, [r7, #24]
 8004c5c:	f003 0307 	and.w	r3, r3, #7
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d00b      	beq.n	8004c7c <pvPortMalloc+0xfc>
	__asm volatile
 8004c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c68:	f383 8811 	msr	BASEPRI, r3
 8004c6c:	f3bf 8f6f 	isb	sy
 8004c70:	f3bf 8f4f 	dsb	sy
 8004c74:	613b      	str	r3, [r7, #16]
}
 8004c76:	bf00      	nop
 8004c78:	bf00      	nop
 8004c7a:	e7fd      	b.n	8004c78 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c7e:	685a      	ldr	r2, [r3, #4]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	1ad2      	subs	r2, r2, r3
 8004c84:	69bb      	ldr	r3, [r7, #24]
 8004c86:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004c8e:	69b8      	ldr	r0, [r7, #24]
 8004c90:	f000 f90a 	bl	8004ea8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004c94:	4b1d      	ldr	r3, [pc, #116]	@ (8004d0c <pvPortMalloc+0x18c>)
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	1ad3      	subs	r3, r2, r3
 8004c9e:	4a1b      	ldr	r2, [pc, #108]	@ (8004d0c <pvPortMalloc+0x18c>)
 8004ca0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004ca2:	4b1a      	ldr	r3, [pc, #104]	@ (8004d0c <pvPortMalloc+0x18c>)
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	4b1b      	ldr	r3, [pc, #108]	@ (8004d14 <pvPortMalloc+0x194>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d203      	bcs.n	8004cb6 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004cae:	4b17      	ldr	r3, [pc, #92]	@ (8004d0c <pvPortMalloc+0x18c>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a18      	ldr	r2, [pc, #96]	@ (8004d14 <pvPortMalloc+0x194>)
 8004cb4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb8:	685a      	ldr	r2, [r3, #4]
 8004cba:	4b13      	ldr	r3, [pc, #76]	@ (8004d08 <pvPortMalloc+0x188>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	431a      	orrs	r2, r3
 8004cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8004cca:	4b13      	ldr	r3, [pc, #76]	@ (8004d18 <pvPortMalloc+0x198>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	3301      	adds	r3, #1
 8004cd0:	4a11      	ldr	r2, [pc, #68]	@ (8004d18 <pvPortMalloc+0x198>)
 8004cd2:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004cd4:	f7fe fcd8 	bl	8003688 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	f003 0307 	and.w	r3, r3, #7
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d00b      	beq.n	8004cfa <pvPortMalloc+0x17a>
	__asm volatile
 8004ce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ce6:	f383 8811 	msr	BASEPRI, r3
 8004cea:	f3bf 8f6f 	isb	sy
 8004cee:	f3bf 8f4f 	dsb	sy
 8004cf2:	60fb      	str	r3, [r7, #12]
}
 8004cf4:	bf00      	nop
 8004cf6:	bf00      	nop
 8004cf8:	e7fd      	b.n	8004cf6 <pvPortMalloc+0x176>
	return pvReturn;
 8004cfa:	69fb      	ldr	r3, [r7, #28]
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	3728      	adds	r7, #40	@ 0x28
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}
 8004d04:	200015fc 	.word	0x200015fc
 8004d08:	20001610 	.word	0x20001610
 8004d0c:	20001600 	.word	0x20001600
 8004d10:	200015f4 	.word	0x200015f4
 8004d14:	20001604 	.word	0x20001604
 8004d18:	20001608 	.word	0x20001608

08004d1c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b086      	sub	sp, #24
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d04f      	beq.n	8004dce <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004d2e:	2308      	movs	r3, #8
 8004d30:	425b      	negs	r3, r3
 8004d32:	697a      	ldr	r2, [r7, #20]
 8004d34:	4413      	add	r3, r2
 8004d36:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	685a      	ldr	r2, [r3, #4]
 8004d40:	4b25      	ldr	r3, [pc, #148]	@ (8004dd8 <vPortFree+0xbc>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	4013      	ands	r3, r2
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d10b      	bne.n	8004d62 <vPortFree+0x46>
	__asm volatile
 8004d4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d4e:	f383 8811 	msr	BASEPRI, r3
 8004d52:	f3bf 8f6f 	isb	sy
 8004d56:	f3bf 8f4f 	dsb	sy
 8004d5a:	60fb      	str	r3, [r7, #12]
}
 8004d5c:	bf00      	nop
 8004d5e:	bf00      	nop
 8004d60:	e7fd      	b.n	8004d5e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d00b      	beq.n	8004d82 <vPortFree+0x66>
	__asm volatile
 8004d6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d6e:	f383 8811 	msr	BASEPRI, r3
 8004d72:	f3bf 8f6f 	isb	sy
 8004d76:	f3bf 8f4f 	dsb	sy
 8004d7a:	60bb      	str	r3, [r7, #8]
}
 8004d7c:	bf00      	nop
 8004d7e:	bf00      	nop
 8004d80:	e7fd      	b.n	8004d7e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	685a      	ldr	r2, [r3, #4]
 8004d86:	4b14      	ldr	r3, [pc, #80]	@ (8004dd8 <vPortFree+0xbc>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4013      	ands	r3, r2
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d01e      	beq.n	8004dce <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d11a      	bne.n	8004dce <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	685a      	ldr	r2, [r3, #4]
 8004d9c:	4b0e      	ldr	r3, [pc, #56]	@ (8004dd8 <vPortFree+0xbc>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	43db      	mvns	r3, r3
 8004da2:	401a      	ands	r2, r3
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004da8:	f7fe fc60 	bl	800366c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	685a      	ldr	r2, [r3, #4]
 8004db0:	4b0a      	ldr	r3, [pc, #40]	@ (8004ddc <vPortFree+0xc0>)
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4413      	add	r3, r2
 8004db6:	4a09      	ldr	r2, [pc, #36]	@ (8004ddc <vPortFree+0xc0>)
 8004db8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004dba:	6938      	ldr	r0, [r7, #16]
 8004dbc:	f000 f874 	bl	8004ea8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8004dc0:	4b07      	ldr	r3, [pc, #28]	@ (8004de0 <vPortFree+0xc4>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	3301      	adds	r3, #1
 8004dc6:	4a06      	ldr	r2, [pc, #24]	@ (8004de0 <vPortFree+0xc4>)
 8004dc8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8004dca:	f7fe fc5d 	bl	8003688 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004dce:	bf00      	nop
 8004dd0:	3718      	adds	r7, #24
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}
 8004dd6:	bf00      	nop
 8004dd8:	20001610 	.word	0x20001610
 8004ddc:	20001600 	.word	0x20001600
 8004de0:	2000160c 	.word	0x2000160c

08004de4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004de4:	b480      	push	{r7}
 8004de6:	b085      	sub	sp, #20
 8004de8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004dea:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004dee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004df0:	4b27      	ldr	r3, [pc, #156]	@ (8004e90 <prvHeapInit+0xac>)
 8004df2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	f003 0307 	and.w	r3, r3, #7
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d00c      	beq.n	8004e18 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	3307      	adds	r3, #7
 8004e02:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	f023 0307 	bic.w	r3, r3, #7
 8004e0a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004e0c:	68ba      	ldr	r2, [r7, #8]
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	1ad3      	subs	r3, r2, r3
 8004e12:	4a1f      	ldr	r2, [pc, #124]	@ (8004e90 <prvHeapInit+0xac>)
 8004e14:	4413      	add	r3, r2
 8004e16:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004e1c:	4a1d      	ldr	r2, [pc, #116]	@ (8004e94 <prvHeapInit+0xb0>)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004e22:	4b1c      	ldr	r3, [pc, #112]	@ (8004e94 <prvHeapInit+0xb0>)
 8004e24:	2200      	movs	r2, #0
 8004e26:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	68ba      	ldr	r2, [r7, #8]
 8004e2c:	4413      	add	r3, r2
 8004e2e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004e30:	2208      	movs	r2, #8
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	1a9b      	subs	r3, r3, r2
 8004e36:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f023 0307 	bic.w	r3, r3, #7
 8004e3e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	4a15      	ldr	r2, [pc, #84]	@ (8004e98 <prvHeapInit+0xb4>)
 8004e44:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004e46:	4b14      	ldr	r3, [pc, #80]	@ (8004e98 <prvHeapInit+0xb4>)
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004e4e:	4b12      	ldr	r3, [pc, #72]	@ (8004e98 <prvHeapInit+0xb4>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	2200      	movs	r2, #0
 8004e54:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	68fa      	ldr	r2, [r7, #12]
 8004e5e:	1ad2      	subs	r2, r2, r3
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004e64:	4b0c      	ldr	r3, [pc, #48]	@ (8004e98 <prvHeapInit+0xb4>)
 8004e66:	681a      	ldr	r2, [r3, #0]
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	685b      	ldr	r3, [r3, #4]
 8004e70:	4a0a      	ldr	r2, [pc, #40]	@ (8004e9c <prvHeapInit+0xb8>)
 8004e72:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	4a09      	ldr	r2, [pc, #36]	@ (8004ea0 <prvHeapInit+0xbc>)
 8004e7a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004e7c:	4b09      	ldr	r3, [pc, #36]	@ (8004ea4 <prvHeapInit+0xc0>)
 8004e7e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8004e82:	601a      	str	r2, [r3, #0]
}
 8004e84:	bf00      	nop
 8004e86:	3714      	adds	r7, #20
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bc80      	pop	{r7}
 8004e8c:	4770      	bx	lr
 8004e8e:	bf00      	nop
 8004e90:	200009f4 	.word	0x200009f4
 8004e94:	200015f4 	.word	0x200015f4
 8004e98:	200015fc 	.word	0x200015fc
 8004e9c:	20001604 	.word	0x20001604
 8004ea0:	20001600 	.word	0x20001600
 8004ea4:	20001610 	.word	0x20001610

08004ea8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b085      	sub	sp, #20
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004eb0:	4b27      	ldr	r3, [pc, #156]	@ (8004f50 <prvInsertBlockIntoFreeList+0xa8>)
 8004eb2:	60fb      	str	r3, [r7, #12]
 8004eb4:	e002      	b.n	8004ebc <prvInsertBlockIntoFreeList+0x14>
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	60fb      	str	r3, [r7, #12]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	687a      	ldr	r2, [r7, #4]
 8004ec2:	429a      	cmp	r2, r3
 8004ec4:	d8f7      	bhi.n	8004eb6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	68ba      	ldr	r2, [r7, #8]
 8004ed0:	4413      	add	r3, r2
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	429a      	cmp	r2, r3
 8004ed6:	d108      	bne.n	8004eea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	685a      	ldr	r2, [r3, #4]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	441a      	add	r2, r3
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	68ba      	ldr	r2, [r7, #8]
 8004ef4:	441a      	add	r2, r3
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d118      	bne.n	8004f30 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681a      	ldr	r2, [r3, #0]
 8004f02:	4b14      	ldr	r3, [pc, #80]	@ (8004f54 <prvInsertBlockIntoFreeList+0xac>)
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	429a      	cmp	r2, r3
 8004f08:	d00d      	beq.n	8004f26 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	685a      	ldr	r2, [r3, #4]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	441a      	add	r2, r3
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	681a      	ldr	r2, [r3, #0]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	601a      	str	r2, [r3, #0]
 8004f24:	e008      	b.n	8004f38 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004f26:	4b0b      	ldr	r3, [pc, #44]	@ (8004f54 <prvInsertBlockIntoFreeList+0xac>)
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	601a      	str	r2, [r3, #0]
 8004f2e:	e003      	b.n	8004f38 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d002      	beq.n	8004f46 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f46:	bf00      	nop
 8004f48:	3714      	adds	r7, #20
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bc80      	pop	{r7}
 8004f4e:	4770      	bx	lr
 8004f50:	200015f4 	.word	0x200015f4
 8004f54:	200015fc 	.word	0x200015fc

08004f58 <memset>:
 8004f58:	4603      	mov	r3, r0
 8004f5a:	4402      	add	r2, r0
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d100      	bne.n	8004f62 <memset+0xa>
 8004f60:	4770      	bx	lr
 8004f62:	f803 1b01 	strb.w	r1, [r3], #1
 8004f66:	e7f9      	b.n	8004f5c <memset+0x4>

08004f68 <__libc_init_array>:
 8004f68:	b570      	push	{r4, r5, r6, lr}
 8004f6a:	2600      	movs	r6, #0
 8004f6c:	4d0c      	ldr	r5, [pc, #48]	@ (8004fa0 <__libc_init_array+0x38>)
 8004f6e:	4c0d      	ldr	r4, [pc, #52]	@ (8004fa4 <__libc_init_array+0x3c>)
 8004f70:	1b64      	subs	r4, r4, r5
 8004f72:	10a4      	asrs	r4, r4, #2
 8004f74:	42a6      	cmp	r6, r4
 8004f76:	d109      	bne.n	8004f8c <__libc_init_array+0x24>
 8004f78:	f000 f828 	bl	8004fcc <_init>
 8004f7c:	2600      	movs	r6, #0
 8004f7e:	4d0a      	ldr	r5, [pc, #40]	@ (8004fa8 <__libc_init_array+0x40>)
 8004f80:	4c0a      	ldr	r4, [pc, #40]	@ (8004fac <__libc_init_array+0x44>)
 8004f82:	1b64      	subs	r4, r4, r5
 8004f84:	10a4      	asrs	r4, r4, #2
 8004f86:	42a6      	cmp	r6, r4
 8004f88:	d105      	bne.n	8004f96 <__libc_init_array+0x2e>
 8004f8a:	bd70      	pop	{r4, r5, r6, pc}
 8004f8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f90:	4798      	blx	r3
 8004f92:	3601      	adds	r6, #1
 8004f94:	e7ee      	b.n	8004f74 <__libc_init_array+0xc>
 8004f96:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f9a:	4798      	blx	r3
 8004f9c:	3601      	adds	r6, #1
 8004f9e:	e7f2      	b.n	8004f86 <__libc_init_array+0x1e>
 8004fa0:	08005040 	.word	0x08005040
 8004fa4:	08005040 	.word	0x08005040
 8004fa8:	08005040 	.word	0x08005040
 8004fac:	08005044 	.word	0x08005044

08004fb0 <memcpy>:
 8004fb0:	440a      	add	r2, r1
 8004fb2:	4291      	cmp	r1, r2
 8004fb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8004fb8:	d100      	bne.n	8004fbc <memcpy+0xc>
 8004fba:	4770      	bx	lr
 8004fbc:	b510      	push	{r4, lr}
 8004fbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004fc2:	4291      	cmp	r1, r2
 8004fc4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004fc8:	d1f9      	bne.n	8004fbe <memcpy+0xe>
 8004fca:	bd10      	pop	{r4, pc}

08004fcc <_init>:
 8004fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fce:	bf00      	nop
 8004fd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fd2:	bc08      	pop	{r3}
 8004fd4:	469e      	mov	lr, r3
 8004fd6:	4770      	bx	lr

08004fd8 <_fini>:
 8004fd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004fda:	bf00      	nop
 8004fdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004fde:	bc08      	pop	{r3}
 8004fe0:	469e      	mov	lr, r3
 8004fe2:	4770      	bx	lr
