Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov 28 11:08:54 2024
| Host         : DESKTOP-1M5ID73 running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a50tftg256-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 247
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                    | 154        |
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 11         |
| TIMING-18 | Warning  | Missing input or output delay                   | 4          |
| TIMING-20 | Warning  | Non-clocked latch                               | 78         |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/data_valid_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/data_valid_reg_C/CLR, ad7172_inst/data_valid_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/data_valid_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/data_valid_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_cnt[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_cnt_reg[0]_C/CLR, ad7172_inst/read_cnt_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_cnt[0]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_cnt_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_cnt[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_cnt_reg[1]_C/CLR, ad7172_inst/read_cnt_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_cnt[1]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_cnt_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_cnt[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_cnt_reg[2]_C/CLR, ad7172_inst/read_cnt_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_cnt[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_cnt_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_cnt[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_cnt_reg[3]_C/CLR, ad7172_inst/read_cnt_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_cnt[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_cnt_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_cnt[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_cnt_reg[4]_C/CLR, ad7172_inst/read_cnt_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_cnt[4]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_cnt_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_cnt[5]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_cnt_reg[5]_C/CLR, ad7172_inst/read_cnt_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_cnt[5]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_cnt_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_cnt[6]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_cnt_reg[6]_C/CLR, ad7172_inst/read_cnt_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_cnt[6]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_cnt_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_cnt[7]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_cnt_reg[7]_C/CLR, ad7172_inst/read_cnt_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_cnt[7]_i_4, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_cnt_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_cycle_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_cycle_reg_C/CLR, ad7172_inst/read_cycle_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_cycle_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_cycle_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[0]_C/CLR, ad7172_inst/read_data_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[0]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[10]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[10]_C/CLR, ad7172_inst/read_data_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[10]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#25 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[11]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[11]_C/CLR, ad7172_inst/read_data_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#26 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[11]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#27 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[12]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[12]_C/CLR, ad7172_inst/read_data_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#28 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[12]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#29 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[13]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[13]_C/CLR, ad7172_inst/read_data_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#30 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[13]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#31 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[14]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[14]_C/CLR, ad7172_inst/read_data_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#32 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[14]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#33 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[15]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[15]_C/CLR, ad7172_inst/read_data_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#34 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[15]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#35 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[16]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[16]_C/CLR, ad7172_inst/read_data_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#36 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[16]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#37 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[17]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[17]_C/CLR, ad7172_inst/read_data_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#38 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[17]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#39 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[18]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[18]_C/CLR, ad7172_inst/read_data_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#40 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[18]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#41 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[19]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[19]_C/CLR, ad7172_inst/read_data_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#42 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[19]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#43 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[1]_C/CLR, ad7172_inst/read_data_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#44 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[1]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#45 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[20]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[20]_C/CLR, ad7172_inst/read_data_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#46 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[20]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#47 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[21]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[21]_C/CLR, ad7172_inst/read_data_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#48 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[21]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#49 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[22]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[22]_C/CLR, ad7172_inst/read_data_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#50 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[22]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#51 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[23]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[23]_C/CLR, ad7172_inst/read_data_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#52 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[23]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#53 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[24]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[24]_C/CLR, ad7172_inst/read_data_reg[24]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#54 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[24]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[24]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#55 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[25]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[25]_C/CLR, ad7172_inst/read_data_reg[25]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#56 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[25]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[25]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#57 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[26]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[26]_C/CLR, ad7172_inst/read_data_reg[26]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#58 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[26]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[26]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#59 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[27]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[27]_C/CLR, ad7172_inst/read_data_reg[27]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#60 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[27]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[27]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#61 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[28]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[28]_C/CLR, ad7172_inst/read_data_reg[28]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#62 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[28]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[28]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#63 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[29]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[29]_C/CLR, ad7172_inst/read_data_reg[29]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#64 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[29]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[29]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#65 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[2]_C/CLR, ad7172_inst/read_data_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#66 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#67 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[30]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[30]_C/CLR, ad7172_inst/read_data_reg[30]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#68 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[30]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[30]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#69 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[31]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[31]_C/CLR, ad7172_inst/read_data_reg[31]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#70 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[31]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[31]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#71 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[3]_C/CLR, ad7172_inst/read_data_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#72 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#73 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[4]_C/CLR, ad7172_inst/read_data_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#74 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[4]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#75 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[5]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[5]_C/CLR, ad7172_inst/read_data_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#76 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[5]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#77 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[6]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[6]_C/CLR, ad7172_inst/read_data_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#78 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[6]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#79 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[7]_C/CLR, ad7172_inst/read_data_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#80 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[7]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#81 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[8]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[8]_C/CLR, ad7172_inst/read_data_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#82 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[8]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#83 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[9]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[9]_C/CLR, ad7172_inst/read_data_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#84 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/read_data[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/read_data_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#85 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/sdo_r_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/sdo_r_reg_C/CLR, ad7172_inst/sdo_r_reg_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#86 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/sdo_r_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/sdo_r_reg_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#87 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_cnt[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_cnt_reg[0]_C/CLR, ad7172_inst/send_cnt_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#88 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_cnt[0]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_cnt_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#89 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_cnt[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_cnt_reg[1]_C/CLR, ad7172_inst/send_cnt_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#90 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_cnt[1]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_cnt_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#91 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_cnt[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_cnt_reg[2]_C/CLR, ad7172_inst/send_cnt_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#92 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_cnt[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_cnt_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#93 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_cnt[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_cnt_reg[3]_C/CLR, ad7172_inst/send_cnt_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#94 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_cnt[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_cnt_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#95 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_cnt[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_cnt_reg[4]_C/CLR, ad7172_inst/send_cnt_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#96 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_cnt[4]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_cnt_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#97 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_cnt[5]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_cnt_reg[5]/F1/CLR, ad7172_inst/send_cnt_reg[5]/L7/CLR,
ad7172_inst/send_cnt_reg[5]_C/CLR, ad7172_inst/send_cnt_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#98 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_cnt[5]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_cnt_reg[5]/F2/PRE, ad7172_inst/send_cnt_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#99 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_cnt[6]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_cnt_reg[6]/F1/CLR, ad7172_inst/send_cnt_reg[6]/L7/CLR,
ad7172_inst/send_cnt_reg[6]_C/CLR, ad7172_inst/send_cnt_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#100 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_cnt[6]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_cnt_reg[6]/F2/PRE, ad7172_inst/send_cnt_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#101 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_cnt[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_cnt_reg[7]/F1/CLR, ad7172_inst/send_cnt_reg[7]/L7/CLR,
ad7172_inst/send_cnt_reg[7]_C/CLR, ad7172_inst/send_cnt_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#102 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_cnt[7]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_cnt_reg[7]/F2/PRE, ad7172_inst/send_cnt_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#103 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[0]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[0]_C/CLR, ad7172_inst/send_data_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#104 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[0]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#105 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[10]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[10]_C/CLR, ad7172_inst/send_data_reg[10]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#106 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[10]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[10]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#107 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[11]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[11]_C/CLR, ad7172_inst/send_data_reg[11]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#108 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[11]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[11]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#109 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[12]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[12]_C/CLR, ad7172_inst/send_data_reg[12]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#110 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[12]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[12]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#111 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[13]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[13]_C/CLR, ad7172_inst/send_data_reg[13]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#112 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[13]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[13]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#113 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[14]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[14]_C/CLR, ad7172_inst/send_data_reg[14]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#114 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[14]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[14]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#115 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[15]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[15]_C/CLR, ad7172_inst/send_data_reg[15]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#116 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[15]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[15]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#117 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[16]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[16]_C/CLR, ad7172_inst/send_data_reg[16]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#118 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[16]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[16]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#119 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[17]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[17]_C/CLR, ad7172_inst/send_data_reg[17]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#120 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[17]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[17]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#121 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[18]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[18]_C/CLR, ad7172_inst/send_data_reg[18]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#122 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[18]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[18]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#123 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[19]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[19]_C/CLR, ad7172_inst/send_data_reg[19]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#124 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[19]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[19]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#125 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[1]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[1]_C/CLR, ad7172_inst/send_data_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#126 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[1]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#127 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[20]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[20]_C/CLR, ad7172_inst/send_data_reg[20]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#128 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[20]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[20]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#129 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[21]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[21]_C/CLR, ad7172_inst/send_data_reg[21]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#130 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[21]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[21]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#131 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[22]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[22]_C/CLR, ad7172_inst/send_data_reg[22]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#132 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[22]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[22]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#133 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[23]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[23]_C/CLR, ad7172_inst/send_data_reg[23]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#134 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[23]_i_4, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[23]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#135 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[2]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[2]_C/CLR, ad7172_inst/send_data_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#136 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[2]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#137 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[3]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[3]_C/CLR, ad7172_inst/send_data_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#138 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[3]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#139 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[4]_C/CLR, ad7172_inst/send_data_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#140 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[4]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#141 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[5]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[5]_C/CLR, ad7172_inst/send_data_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#142 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[5]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#143 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[6]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[6]_C/CLR, ad7172_inst/send_data_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#144 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[6]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#145 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[7]_C/CLR, ad7172_inst/send_data_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#146 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[7]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#147 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[8]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[8]_C/CLR, ad7172_inst/send_data_reg[8]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#148 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[8]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[8]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#149 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[9]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[9]_C/CLR, ad7172_inst/send_data_reg[9]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#150 Warning
LUT drives async reset alert  
LUT cell ad7172_inst/send_data[9]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) ad7172_inst/send_data_reg[9]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#151 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#152 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#153 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#154 Warning
LUT drives async reset alert  
LUT cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0] in site SLICE_X43Y42 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1] in site SLICE_X41Y42 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[2] in site SLICE_X42Y43 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3] in site SLICE_X40Y43 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0] in site SLICE_X38Y42 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[1] in site SLICE_X37Y41 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[2] in site SLICE_X41Y40 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3] in site SLICE_X39Y41 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[0] in site SLICE_X34Y39 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1] in site SLICE_X36Y41 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[2] in site SLICE_X36Y43 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on SDI relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on CS_n relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on SCLK relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on SDO relative to clock(s) sys_clk
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch ad7172_inst/data_valid_reg_LDC cannot be properly analyzed as its control pin ad7172_inst/data_valid_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch ad7172_inst/read_cnt_reg[0]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_cnt_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch ad7172_inst/read_cnt_reg[1]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_cnt_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch ad7172_inst/read_cnt_reg[2]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_cnt_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch ad7172_inst/read_cnt_reg[3]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_cnt_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch ad7172_inst/read_cnt_reg[4]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_cnt_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch ad7172_inst/read_cnt_reg[5]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_cnt_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch ad7172_inst/read_cnt_reg[6]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_cnt_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch ad7172_inst/read_cnt_reg[7]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_cnt_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch ad7172_inst/read_cycle_reg_LDC cannot be properly analyzed as its control pin ad7172_inst/read_cycle_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[0]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[10]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[11]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[12]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[13]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[14]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[15]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[16]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[17]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[18]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[19]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[1]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[20]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[21]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[22]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[23]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[24]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[24]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[25]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[25]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[26]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[26]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[27]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[27]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[28]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[28]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[29]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[29]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[2]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[30]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[30]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[31]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[31]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[3]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[4]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[5]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[6]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[7]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[8]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch ad7172_inst/read_data_reg[9]_LDC cannot be properly analyzed as its control pin ad7172_inst/read_data_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch ad7172_inst/sdo_r_reg_LDC cannot be properly analyzed as its control pin ad7172_inst/sdo_r_reg_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch ad7172_inst/send_cnt_reg[0]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_cnt_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch ad7172_inst/send_cnt_reg[1]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_cnt_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch ad7172_inst/send_cnt_reg[2]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_cnt_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch ad7172_inst/send_cnt_reg[3]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_cnt_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch ad7172_inst/send_cnt_reg[4]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_cnt_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#49 Warning
Non-clocked latch  
The latch ad7172_inst/send_cnt_reg[5]/L7 (in ad7172_inst/send_cnt_reg[5] macro) cannot be properly analyzed as its control pin ad7172_inst/send_cnt_reg[5]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#50 Warning
Non-clocked latch  
The latch ad7172_inst/send_cnt_reg[5]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_cnt_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#51 Warning
Non-clocked latch  
The latch ad7172_inst/send_cnt_reg[6]/L7 (in ad7172_inst/send_cnt_reg[6] macro) cannot be properly analyzed as its control pin ad7172_inst/send_cnt_reg[6]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#52 Warning
Non-clocked latch  
The latch ad7172_inst/send_cnt_reg[6]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_cnt_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#53 Warning
Non-clocked latch  
The latch ad7172_inst/send_cnt_reg[7]/L7 (in ad7172_inst/send_cnt_reg[7] macro) cannot be properly analyzed as its control pin ad7172_inst/send_cnt_reg[7]/L7/G is not reached by a timing clock
Related violations: <none>

TIMING-20#54 Warning
Non-clocked latch  
The latch ad7172_inst/send_cnt_reg[7]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_cnt_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#55 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[0]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#56 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[10]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[10]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#57 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[11]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[11]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#58 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[12]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[12]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#59 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[13]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[13]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#60 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[14]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[14]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#61 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[15]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[15]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#62 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[16]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[16]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#63 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[17]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[17]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#64 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[18]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[18]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#65 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[19]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[19]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#66 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[1]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#67 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[20]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[20]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#68 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[21]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[21]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#69 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[22]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[22]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#70 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[23]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[23]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#71 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[2]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#72 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[3]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#73 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[4]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#74 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[5]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#75 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[6]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#76 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[7]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#77 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[8]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[8]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#78 Warning
Non-clocked latch  
The latch ad7172_inst/send_data_reg[9]_LDC cannot be properly analyzed as its control pin ad7172_inst/send_data_reg[9]_LDC/G is not reached by a timing clock
Related violations: <none>


