****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 10.000
	-max_paths 1000
	-sort_by slack
Design : axis_router
Version: T-2022.03-SP5-5
Date   : Wed Mar  5 16:13:55 2025
****************************************


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/rd_ptr_gray_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tvalid[0]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/rd_ptr_gray_reg_1_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/rd_ptr_gray_reg_1_/QN (SDFFR_X1)
                                                         0.098 &    0.098 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U30/ZN (AOI22_X1)
                                                         0.047 &    0.145 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U31/ZN (OAI221_X1)
                                                         0.036 &    0.180 f
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U32/ZN (AOI221_X1)
                                                         0.071 &    0.251 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_OFC0_FE_RN_1/Z (CLKBUF_X1)
                                                         0.064 &    0.316 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/FE_DBTC5_data_buffer_rdempty/ZN (INV_X1)
                                                         0.044 &    0.360 f
  axis_out_tvalid[0] (out)                               0.001 &    0.361 f
  data arrival time                                                 0.361

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.361
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.519


  Startpoint: for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/rd_ptr_gray_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tvalid[4]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/rd_ptr_gray_reg_1_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/rd_ptr_gray_reg_1_/QN (SDFFR_X1)
                                                         0.097 &    0.097 f
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U17/ZN (AOI22_X1)
                                                         0.047 &    0.144 r
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U18/ZN (OAI221_X1)
                                                         0.039 &    0.183 f
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U19/ZN (AOI221_X1)
                                                         0.107 &    0.289 r
  for_outputs_4__shim_out/cross_clock_gen_shim_inst/U3/ZN (INV_X1)
                                                         0.036 &    0.325 f
  axis_out_tvalid[4] (out)                               0.001 &    0.326 f
  data arrival time                                                 0.326

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.326
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.554


  Startpoint: for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_gray_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_in_tready[3]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_gray_reg_1_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_gray_reg_1_/QN (SDFFR_X1)
                                                         0.098 &    0.098 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U23/ZN (AOI22_X1)
                                                         0.047 &    0.145 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U24/ZN (OAI221_X1)
                                                         0.036 &    0.181 f
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U25/ZN (AOI221_X1)
                                                         0.078 &    0.258 r
  for_inputs_3__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/FE_DBTC7_data_buffer_wrfull/ZN (INV_X1)
                                                         0.050 &    0.308 f
  axis_in_tready[3] (out)                                0.005 &    0.314 f
  data arrival time                                                 0.314

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.314
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.566


  Startpoint: for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/rd_ptr_gray_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tvalid[2]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/rd_ptr_gray_reg_1_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/rd_ptr_gray_reg_1_/QN (SDFFR_X1)
                                                         0.097 &    0.097 f
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U17/ZN (AOI22_X1)
                                                         0.046 &    0.144 r
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U18/ZN (OAI221_X1)
                                                         0.035 &    0.179 f
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U19/ZN (AOI221_X1)
                                                         0.101 &    0.280 r
  for_outputs_2__shim_out/cross_clock_gen_shim_inst/U3/ZN (INV_X1)
                                                         0.032 &    0.312 f
  axis_out_tvalid[2] (out)                               0.000 &    0.313 f
  data arrival time                                                 0.313

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.313
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.567


  Startpoint: for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/rd_ptr_gray_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tvalid[3]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/rd_ptr_gray_reg_1_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/rd_ptr_gray_reg_1_/QN (SDFFR_X1)
                                                         0.097 &    0.097 f
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U17/ZN (AOI22_X1)
                                                         0.046 &    0.143 r
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U18/ZN (OAI221_X1)
                                                         0.038 &    0.182 f
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U19/ZN (AOI221_X1)
                                                         0.095 &    0.276 r
  for_outputs_3__shim_out/cross_clock_gen_shim_inst/U3/ZN (INV_X1)
                                                         0.035 &    0.311 f
  axis_out_tvalid[3] (out)                               0.001 &    0.312 f
  data arrival time                                                 0.312

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.312
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.568


  Startpoint: for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_gray_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_in_tready[4]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_gray_reg_1_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_gray_reg_1_/QN (SDFFR_X1)
                                                         0.097 &    0.097 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U23/ZN (AOI22_X1)
                                                         0.046 &    0.144 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U24/ZN (OAI221_X1)
                                                         0.035 &    0.179 f
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U25/ZN (AOI221_X1)
                                                         0.074 &    0.253 r
  for_inputs_4__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/FE_DBTC6_data_buffer_wrfull/ZN (INV_X1)
                                                         0.045 &    0.298 f
  axis_in_tready[4] (out)                                0.011 &    0.310 f
  data arrival time                                                 0.310

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.310
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.570


  Startpoint: for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_gray_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_in_tready[2]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_gray_reg_1_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_gray_reg_1_/QN (SDFFR_X1)
                                                         0.098 &    0.098 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U23/ZN (AOI22_X1)
                                                         0.047 &    0.145 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U24/ZN (OAI221_X1)
                                                         0.039 &    0.184 f
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U25/ZN (AOI221_X1)
                                                         0.078 &    0.261 r
  for_inputs_2__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/FE_DBTC8_data_buffer_wrfull/ZN (INV_X1)
                                                         0.044 &    0.306 f
  axis_in_tready[2] (out)                                0.001 &    0.307 f
  data arrival time                                                 0.307

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.307
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.573


  Startpoint: for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/rd_ptr_gray_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tvalid[1]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/rd_ptr_gray_reg_1_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/rd_ptr_gray_reg_1_/QN (SDFFR_X1)
                                                         0.097 &    0.097 f
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U17/ZN (AOI22_X1)
                                                         0.047 &    0.144 r
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U18/ZN (OAI221_X1)
                                                         0.035 &    0.180 f
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/U19/ZN (AOI221_X1)
                                                         0.093 &    0.272 r
  for_outputs_1__shim_out/cross_clock_gen_shim_inst/U3/ZN (INV_X1)
                                                         0.032 &    0.304 f
  axis_out_tvalid[1] (out)                               0.000 &    0.304 f
  data arrival time                                                 0.304

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.304
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.576


  Startpoint: for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_gray_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_in_tready[0]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_gray_reg_1_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_gray_reg_1_/QN (SDFFR_X1)
                                                         0.097 &    0.097 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U23/ZN (AOI22_X1)
                                                         0.046 &    0.144 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U24/ZN (OAI221_X1)
                                                         0.035 &    0.179 f
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U25/ZN (AOI221_X1)
                                                         0.074 &    0.253 r
  for_inputs_0__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/FE_DBTC10_data_buffer_wrfull/ZN (INV_X1)
                                                         0.041 &    0.293 f
  axis_in_tready[0] (out)                                0.005 &    0.298 f
  data arrival time                                                 0.298

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.298
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.582


  Startpoint: for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_gray_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_in_tready[1]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_gray_reg_1_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/wr_ptr_gray_reg_1_/QN (SDFFR_X1)
                                                         0.097 &    0.097 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U23/ZN (AOI22_X1)
                                                         0.047 &    0.144 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U24/ZN (OAI221_X1)
                                                         0.036 &    0.180 f
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/U25/ZN (AOI221_X1)
                                                         0.075 &    0.255 r
  for_inputs_1__shim_in/cross_clock_gen_shim_inst/single_factor_gen_data_buffer/dcfifo_component/FE_DBTC9_data_buffer_wrfull/ZN (INV_X1)
                                                         0.042 &    0.297 f
  axis_in_tready[1] (out)                                0.001 &    0.298 f
  data arrival time                                                 0.298

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.298
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.582


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_31_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[159]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_31_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_31_/Q (SDFFR_X1)
                                                         0.104 &    0.104 r
  axis_out_tdata[159] (out)                              0.002 &    0.106 r
  data arrival time                                                 0.106

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.106
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.774


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_27_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[155]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_27_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_27_/Q (SDFFR_X1)
                                                         0.101 &    0.101 r
  axis_out_tdata[155] (out)                              0.003 &    0.104 r
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.776


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_13_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[141]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_13_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_13_/Q (SDFFR_X1)
                                                         0.101 &    0.101 r
  axis_out_tdata[141] (out)                              0.003 &    0.104 r
  data arrival time                                                 0.104

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.104
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.776


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_9_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[137]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_9_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_9_/Q (SDFFR_X1)
                                                         0.102 &    0.102 r
  axis_out_tdata[137] (out)                              0.001 &    0.103 r
  data arrival time                                                 0.103

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.103
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.777


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_22_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[150]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_22_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_22_/Q (SDFFR_X1)
                                                         0.100 &    0.100 r
  axis_out_tdata[150] (out)                              0.003 &    0.103 r
  data arrival time                                                 0.103

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.103
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.777


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_24_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[152]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_24_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_24_/Q (SDFFR_X1)
                                                         0.100 &    0.100 r
  axis_out_tdata[152] (out)                              0.003 &    0.103 r
  data arrival time                                                 0.103

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.103
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.777


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_29_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[157]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_29_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_29_/Q (SDFFR_X1)
                                                         0.100 &    0.100 r
  axis_out_tdata[157] (out)                              0.003 &    0.103 r
  data arrival time                                                 0.103

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.103
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.777


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[131]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_3_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_3_/Q (SDFFR_X1)
                                                         0.101 &    0.101 r
  axis_out_tdata[131] (out)                              0.002 &    0.103 r
  data arrival time                                                 0.103

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.103
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.777


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_12_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[140]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_12_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_12_/Q (SDFFR_X1)
                                                         0.100 &    0.100 r
  axis_out_tdata[140] (out)                              0.003 &    0.103 r
  data arrival time                                                 0.103

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.103
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.777


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[132]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_4_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_4_/Q (SDFFR_X1)
                                                         0.100 &    0.100 r
  axis_out_tdata[132] (out)                              0.003 &    0.103 r
  data arrival time                                                 0.103

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.103
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.777


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_14_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[142]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_14_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_14_/Q (SDFFR_X1)
                                                         0.099 &    0.099 r
  axis_out_tdata[142] (out)                              0.003 &    0.102 r
  data arrival time                                                 0.102

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.102
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.778


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_26_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[154]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_26_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_26_/Q (SDFFR_X1)
                                                         0.099 &    0.099 r
  axis_out_tdata[154] (out)                              0.003 &    0.102 r
  data arrival time                                                 0.102

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.102
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.778


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_30_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[158]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_30_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_30_/Q (SDFFR_X1)
                                                         0.099 &    0.099 r
  axis_out_tdata[158] (out)                              0.003 &    0.102 r
  data arrival time                                                 0.102

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.102
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.778


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_11_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[139]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_11_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_11_/Q (SDFFR_X1)
                                                         0.099 &    0.099 r
  axis_out_tdata[139] (out)                              0.003 &    0.102 r
  data arrival time                                                 0.102

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.102
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.778


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_25_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[153]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_25_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_25_/Q (SDFFR_X1)
                                                         0.099 &    0.099 r
  axis_out_tdata[153] (out)                              0.003 &    0.102 r
  data arrival time                                                 0.102

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.102
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.778


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_19_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[147]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_19_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_19_/Q (SDFFR_X1)
                                                         0.099 &    0.099 r
  axis_out_tdata[147] (out)                              0.003 &    0.102 r
  data arrival time                                                 0.102

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.102
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.778


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_7_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[135]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_7_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_7_/Q (SDFFR_X1)
                                                         0.099 &    0.099 r
  axis_out_tdata[135] (out)                              0.003 &    0.102 r
  data arrival time                                                 0.102

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.102
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.778


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_15_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[143]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_15_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_15_/Q (SDFFR_X1)
                                                         0.099 &    0.099 r
  axis_out_tdata[143] (out)                              0.003 &    0.101 r
  data arrival time                                                 0.101

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.101
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.779


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_16_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[144]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_16_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_16_/Q (SDFFR_X1)
                                                         0.099 &    0.099 r
  axis_out_tdata[144] (out)                              0.003 &    0.101 r
  data arrival time                                                 0.101

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.101
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.779


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_8_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[136]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_8_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_8_/Q (SDFFR_X1)
                                                         0.099 &    0.099 r
  axis_out_tdata[136] (out)                              0.003 &    0.101 r
  data arrival time                                                 0.101

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.101
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.779


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[134]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_6_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_6_/Q (SDFFR_X1)
                                                         0.099 &    0.099 r
  axis_out_tdata[134] (out)                              0.003 &    0.101 r
  data arrival time                                                 0.101

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.101
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.779


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[129]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_1_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_1_/Q (SDFFR_X1)
                                                         0.098 &    0.098 r
  axis_out_tdata[129] (out)                              0.003 &    0.101 r
  data arrival time                                                 0.101

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.101
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.779


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_28_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[156]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_28_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_28_/Q (SDFFR_X1)
                                                         0.098 &    0.098 r
  axis_out_tdata[156] (out)                              0.003 &    0.100 r
  data arrival time                                                 0.100

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.100
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.780


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[130]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_2_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_2_/Q (SDFFR_X1)
                                                         0.098 &    0.098 r
  axis_out_tdata[130] (out)                              0.002 &    0.100 r
  data arrival time                                                 0.100

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.100
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.780


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_20_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[148]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_20_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_20_/Q (SDFFR_X1)
                                                         0.098 &    0.098 r
  axis_out_tdata[148] (out)                              0.002 &    0.100 r
  data arrival time                                                 0.100

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.100
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.780


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_23_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[151]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_23_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_23_/Q (SDFFR_X1)
                                                         0.098 &    0.098 r
  axis_out_tdata[151] (out)                              0.003 &    0.100 r
  data arrival time                                                 0.100

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.100
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.780


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_10_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[138]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_10_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_10_/Q (SDFFR_X1)
                                                         0.099 &    0.099 r
  axis_out_tdata[138] (out)                              0.001 &    0.100 r
  data arrival time                                                 0.100

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.100
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.780


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[133]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_5_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_5_/Q (SDFFR_X1)
                                                         0.097 &    0.097 r
  axis_out_tdata[133] (out)                              0.002 &    0.099 r
  data arrival time                                                 0.099

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.099
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.781


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_17_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[145]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_17_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_17_/Q (SDFFR_X1)
                                                         0.097 &    0.097 r
  axis_out_tdata[145] (out)                              0.002 &    0.099 r
  data arrival time                                                 0.099

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.099
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.781


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_18_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[146]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_18_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_18_/Q (SDFFR_X1)
                                                         0.096 &    0.096 r
  axis_out_tdata[146] (out)                              0.002 &    0.099 r
  data arrival time                                                 0.099

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.099
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.781


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_21_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[149]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_21_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_21_/Q (SDFFR_X1)
                                                         0.096 &    0.096 r
  axis_out_tdata[149] (out)                              0.002 &    0.099 r
  data arrival time                                                 0.099

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.099
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.781


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdata[128]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_0_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/single_factor_data_gen_data_buffer/dcfifo_component/q_reg_reg_0_/Q (SDFFR_X1)
                                                         0.097 &    0.097 r
  axis_out_tdata[128] (out)                              0.001 &    0.098 r
  data arrival time                                                 0.098

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.098
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.782


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_4_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdest[19]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_4_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_4_/Q (SDFFR_X1)
                                                         0.091 &    0.091 r
  axis_out_tdest[19] (out)                               0.001 &    0.092 r
  data arrival time                                                 0.092

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.092
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.788


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_3_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdest[18]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_3_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_3_/Q (SDFFR_X1)
                                                         0.091 &    0.091 r
  axis_out_tdest[18] (out)                               0.001 &    0.091 r
  data arrival time                                                 0.091

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.091
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.789


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_1_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdest[16]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_1_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_1_/Q (SDFFR_X1)
                                                         0.090 &    0.090 r
  axis_out_tdest[16] (out)                               0.001 &    0.091 r
  data arrival time                                                 0.091

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.091
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.789


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_2_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tdest[17]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_2_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_2_/Q (SDFFR_X1)
                                                         0.089 &    0.089 r
  axis_out_tdest[17] (out)                               0.001 &    0.090 r
  data arrival time                                                 0.090

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.090
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.790


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_5_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tid[8]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_5_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_5_/Q (SDFFR_X1)
                                                         0.088 &    0.088 r
  axis_out_tid[8] (out)                                  0.000 &    0.089 r
  data arrival time                                                 0.089

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.089
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.791


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_0_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tlast[0]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_0_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_0_/Q (SDFFR_X1)
                                                         0.088 &    0.088 r
  axis_out_tlast[0] (out)                                0.000 &    0.088 r
  data arrival time                                                 0.088

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.088
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.792


  Startpoint: for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_6_
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: axis_out_tid[9]
               (output port clocked by ideal_clock)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                          0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_6_/CK (SDFFR_X1)
                                                         0.000      0.000 r
  for_outputs_0__shim_out/cross_clock_gen_shim_inst/dest_buffer/dcfifo_component/q_reg_reg_6_/Q (SDFFR_X1)
                                                         0.088 &    0.088 r
  axis_out_tid[9] (out)                                  0.000 &    0.088 r
  data arrival time                                                 0.088

  clock ideal_clock (rise edge)                          2.000      2.000
  clock network delay (ideal)                            0.000      2.000
  clock reconvergence pessimism                          0.000      2.000
  clock uncertainty                                     -0.020      1.980
  output external delay                                 -0.100      1.880
  data required time                                                1.880
  ------------------------------------------------------------------------------
  data required time                                                1.880
  data arrival time                                                -0.088
  ------------------------------------------------------------------------------
  slack (MET)                                                       1.792


1
