{% set fname = "project_benches/{{name}}/sim/hdl.compile" %}
{% block description %}
{% endblock %}
{% block contents %}
needs:
# pragma uvmf custom dut_compile_info begin
  - ../rtl/dut.compile
# pragma uvmf custom dut_compile_info end
  - ../tb/testbench/hdl_top.compile
{% endblock %}
