
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: src_req_prev$_DFF_PN0_ (rising edge-triggered flip-flop)
Endpoint: dst_data_reg[30]$_DFFE_PN0P_ (rising edge-triggered flip-flop)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.45    0.00    0.00 ^ src_req_prev$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     1    0.01    0.07    0.43    0.43 v src_req_prev$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         src_req_prev (net)
                  0.07    0.00    0.43 v _300_/A1 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.28    0.71 ^ _300_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _141_ (net)
                  0.07    0.00    0.71 ^ _301_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     5    0.05    0.21    0.23    0.94 ^ _301_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _142_ (net)
                  0.21    0.00    0.94 ^ _345_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_4)
     6    0.37    0.70    0.52    1.46 ^ _345_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_4)
                                         _174_ (net)
                  0.70    0.00    1.46 ^ _369_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
    10    0.43    0.22    0.31    1.77 ^ _369_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_16)
                                         _177_ (net)
                  0.22    0.00    1.77 ^ _373_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    2.00 v _373_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _032_ (net)
                  0.08    0.00    2.00 v dst_data_reg[30]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.00   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
1.8857438564300537

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6735

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.28641122579574585

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9809

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.93e-03   1.81e-04   9.27e-08   2.11e-03  38.5%
Combinational          1.85e-03   1.52e-03   1.12e-07   3.37e-03  61.4%
Clock                  0.00e+00   0.00e+00   3.25e-07   3.25e-07   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.78e-03   1.70e-03   5.30e-07   5.48e-03 100.0%
                          69.0%      31.0%       0.0%
