Fitter Route Stage Report for quartus_compile
Wed Apr  5 00:00:44 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Routing Usage Summary
  3. Route Messages
  4. Estimated Delay Added for Hold Timing Summary
  5. Estimated Delay Added for Hold Timing Details



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+------------------------------+-----------------------------+
; Routing Resource Type        ; Usage                       ;
+------------------------------+-----------------------------+
; Block interconnects          ; 2,523 / 3,375,986 ( < 1 % ) ;
; C27 interconnects            ; 0 / 56,741 ( 0 % )          ;
; C4 interconnects             ; 1,019 / 2,570,048 ( < 1 % ) ;
; Direct links                 ; 586 / 3,375,986 ( < 1 % )   ;
; Global clocks                ; 1 / 32 ( 3 % )              ;
; Periphery clocks             ; 0 / 910 ( 0 % )             ;
; R3 interconnects             ; 721 / 1,214,760 ( < 1 % )   ;
; R32 interconnects            ; 2 / 99,472 ( < 1 % )        ;
; R32/C27 interconnect drivers ; 2 / 385,136 ( < 1 % )       ;
; R6 interconnects             ; 1,109 / 2,336,152 ( < 1 % ) ;
; Regional clock lefts         ; 0 / 16 ( 0 % )              ;
; Regional clock out bottoms   ; 0 / 16 ( 0 % )              ;
; Regional clock out tops      ; 0 / 16 ( 0 % )              ;
; Regional clock rights        ; 0 / 16 ( 0 % )              ;
; Regional clocks              ; 0 / 16 ( 0 % )              ;
; Spine buffers                ; 2 / 704 ( < 1 % )           ;
; Spine clocks                 ; 2 / 1,056 ( < 1 % )         ;
; Spine feedthroughs           ; 0 / 1,024 ( 0 % )           ;
+------------------------------+-----------------------------+


+----------------+
; Route Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Tue Apr  4 23:56:05 2023
    Info: System process ID: 123304
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off quartus_compile -c quartus_compile
Info: Using INI file /home/dirren/IntelHLS/getTanh/test-fpga.prj/quartus/quartus.ini
Info: qfit2_default_script.tcl version: #1
Info: Project  = quartus_compile
Info: Revision = quartus_compile
Info (170193): Fitter routing operations beginning
Info (11888): Total time spent on timing analysis during Routing is 0.37 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:59


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; clock           ; clock                ; 195.1             ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist13_i_rem_lhs_trunc_gettanh19_sel_x_b_7_q[6]                                                                                                                                                                                                                                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist18_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_9_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0]                                                                                                                                                  ; 0.388             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist11_i_rem_lhs_trunc_gettanh19_sel_x_b_5_q[8]                                                                                                                                                                                                                                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist20_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_7_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0]                                                                                                                                                  ; 0.382             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_delay_0[23]                                                                                                                                                                                             ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_q[23]                                                                                                                                                                                                    ; 0.358             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i4_initerations11_push10_gettanh9|thei_llvm_fpga_push_i4_initerations11_push10_gettanh1|fifo|r_data_NO_SHIFT_REG[1]                                                                                                                                                 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_lastiniteration15_gettanh11|thei_llvm_fpga_push_i1_lastiniteration15_gettanh1|staging_reg|r_data[0]                                                                                                                                                               ; 0.307             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist14_i_rem_lhs_trunc_gettanh19_sel_x_b_9_delay_0[5]                                                                                                                                                                                                                                 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist14_i_rem_lhs_trunc_gettanh19_sel_x_b_9_q[5]                                                                                                                                                                                                                                        ; 0.305             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_delay_0[18]                                                                                                                                                                                             ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_q[18]                                                                                                                                                                                                    ; 0.302             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist14_i_first_cleanup_xor_gettanh4_q_19|delays[11][0]                                                                                                                                                                                                                            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist14_i_first_cleanup_xor_gettanh4_q_19|delays[12][0]                                                                                                                                                                                                                             ; 0.302             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_delay_0[17]                                                                                                                                                                                             ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_q[17]                                                                                                                                                                                                    ; 0.299             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_delay_0[12]                                                                                                                                                                                             ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_q[12]                                                                                                                                                                                                    ; 0.299             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_delay_0[19]                                                                                                                                                                                             ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_q[19]                                                                                                                                                                                                    ; 0.298             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_delay_0[15]                                                                                                                                                                                             ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_q[15]                                                                                                                                                                                                    ; 0.295             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_delay_0[14]                                                                                                                                                                                             ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_q[14]                                                                                                                                                                                                    ; 0.291             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_delay_0[13]                                                                                                                                                                                             ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_q[13]                                                                                                                                                                                                    ; 0.291             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_gettanh107|thei_llvm_fpga_push_i1_notexitcond23_gettanh1|fifo|fifo|fifo|data[1][0]                                                                                                                                                                 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_gettanh107|thei_llvm_fpga_push_i1_notexitcond23_gettanh1|fifo|fifo|fifo|data[0][0]                                                                                                                                                                  ; 0.289             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist5_vCount_uid49_lzcShifterZ1_uid10_block_rsrvd_fix_q_1_q[0]                                                                                                                                                                                                    ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist3_vCount_uid82_lzcShifterZ1_uid10_block_rsrvd_fix_q_1_q[4]                                                                                                                                                                                                     ; 0.289             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_delay_0[16]                                                                                                                                                                                             ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist0_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_b_2_q[16]                                                                                                                                                                                                    ; 0.288             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[9]                                                                                                                                                                                                                                                                                                                 ; getTanh_returndata[9]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.288             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist14_i_rem_lhs_trunc_gettanh19_sel_x_b_9_q[4]                                                                                                                                                                                                                                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist26_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_11_shuffle_i_gettanh0_NO_NAME_x_q_1_q[0]                                                                                                                                                 ; 0.285             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist15_i_rem_lhs_trunc_gettanh19_sel_x_b_11_delay_0[3]                                                                                                                                                                                                                                ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist15_i_rem_lhs_trunc_gettanh19_sel_x_b_11_q[3]                                                                                                                                                                                                                                       ; 0.285             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_cmpReg_q[0]                                                                                                                                                                                                    ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist10_i_llvm_fpga_mem_unnamed_gettanh5_gettanh19_out_o_readdata_4_sticky_ena_q[0]                                                                                                                                                                                                 ; 0.282             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[6]                                                                                                                                                                                                                                                                                                                 ; getTanh_returndata[6]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.278             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ; 0.278             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist16_i_rem_lhs_trunc_gettanh19_sel_x_b_12_q[0]                                                                                                                                                                                                                                      ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist17_i_rem_lhs_trunc_gettanh19_sel_x_b_13_q[0]                                                                                                                                                                                                                                       ; 0.275             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                          ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                           ; 0.274             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh40|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh1|source_NO_SHIFT_REG[31]                                                                                                                                          ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[31]                                                                                                                                                                                                                                                                                                                 ; 0.272             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[16]                                                                                                                                                                                                                                                                                                                ; getTanh_returndata[16]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.272             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[7]                                                                                                                                                                                                                                                                                                                 ; getTanh_returndata[7]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 0.271             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist3_sync_together87_aunroll_x_in_i_valid_14|delays[10][0]                                                                                                                                                                                                                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist3_sync_together87_aunroll_x_in_i_valid_14|delays[11][0]                                                                                                                                                                                                                        ; 0.268             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist8_i_masked_gettanh41_q_20|delays[18][0]                                                                                                                                                                                                                                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a16~reg0 ; 0.268             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist16_i_rem_lhs_trunc_gettanh19_sel_x_b_12_q[1]                                                                                                                                                                                                                                      ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist17_i_rem_lhs_trunc_gettanh19_sel_x_b_13_q[1]                                                                                                                                                                                                                                       ; 0.265             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[14]                                                                                                                                                                                                                                                                                                                ; getTanh_returndata[14]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.264             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[25]                                                                                                                                                                                                                                                                                                                ; getTanh_returndata[25]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.262             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist8_i_rem_lhs_trunc_gettanh19_sel_x_b_2_q[0]                                                                                                                                                                                                                                        ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist9_i_rem_lhs_trunc_gettanh19_sel_x_b_3_q[0]                                                                                                                                                                                                                                         ; 0.261             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist9_i_rem_lhs_trunc_gettanh19_sel_x_b_3_q[2]                                                                                                                                                                                                                                        ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist10_i_rem_lhs_trunc_gettanh19_sel_x_b_4_q[2]                                                                                                                                                                                                                                        ; 0.261             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh40|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh1|source_NO_SHIFT_REG[26]                                                                                                                                          ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[26]                                                                                                                                                                                                                                                                                                                 ; 0.261             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist3_sync_together87_aunroll_x_in_i_valid_14|delays[12][0]                                                                                                                                                                                                                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist3_sync_together87_aunroll_x_in_i_valid_14|delays[13][0]                                                                                                                                                                                                                        ; 0.261             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_gettanh107|thei_llvm_fpga_push_i1_notexitcond23_gettanh1|fifo|fifo|fifo|data[2][0]                                                                                                                                                                 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_gettanh107|thei_llvm_fpga_push_i1_notexitcond23_gettanh1|fifo|fifo|fifo|data[1][0]                                                                                                                                                                  ; 0.260             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist11_signX_uid6_block_rsrvd_fix_b_5_delay_1[0]                                                                                                                                                                                                                  ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist11_signX_uid6_block_rsrvd_fix_b_5_delay_2[0]                                                                                                                                                                                                                   ; 0.258             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist10_i_rem_lhs_trunc_gettanh19_sel_x_b_4_q[1]                                                                                                                                                                                                                                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist11_i_rem_lhs_trunc_gettanh19_sel_x_b_5_q[1]                                                                                                                                                                                                                                        ; 0.258             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[24]                                                                                                                                                                                                                                                                                                                ; getTanh_returndata[24]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.255             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_gettanh34|thei_llvm_fpga_push_i1_notexitcond_gettanh1|fifo|fifo|data[1][0]                                                                                                                                                                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_gettanh34|thei_llvm_fpga_push_i1_notexitcond_gettanh1|fifo|fifo|data[0][0]                                                                                                                                                                        ; 0.254             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist24_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_3_shuffle_i_gettanh0_NO_NAME_x_q_1_q[3]                                                                                                                                                 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist23_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_4_shuffle_i_gettanh0_NO_NAME_x_q_1_q[4]                                                                                                                                                  ; 0.254             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                          ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                           ; 0.254             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_gettanh34|thei_llvm_fpga_push_i1_notexitcond_gettanh1|fifo|fifo|data[2][0]                                                                                                                                                                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_gettanh34|thei_llvm_fpga_push_i1_notexitcond_gettanh1|fifo|fifo|data[1][0]                                                                                                                                                                        ; 0.254             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist3_sync_together87_aunroll_x_in_i_valid_14|delays[1][0]                                                                                                                                                                                                                        ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist3_sync_together87_aunroll_x_in_i_valid_14|delays[2][0]                                                                                                                                                                                                                         ; 0.254             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[12]                                                                                                                                                                                                                                                                                                                ; getTanh_returndata[12]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.254             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_gettanh107|thei_llvm_fpga_push_i1_notexitcond23_gettanh1|fifo|fifo|fifo|wptr_copy[1]                                                                                                                                                               ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_gettanh107|thei_llvm_fpga_push_i1_notexitcond23_gettanh1|fifo|fifo|fifo|wptr_copy[2]                                                                                                                                                                ; 0.251             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|oneIsNaN_uid174_i_cmp16_gettanh20_delay|delays[0][0]                                                                                                                                                                                                                                ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|rPostExc_uid202_i_cmp16_gettanh20_delay|delays[0][0]                                                                                                                                                                                                                                 ; 0.251             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist8_i_rem_lhs_trunc_gettanh19_sel_x_b_2_q[4]                                                                                                                                                                                                                                        ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist9_i_rem_lhs_trunc_gettanh19_sel_x_b_3_q[4]                                                                                                                                                                                                                                         ; 0.251             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist9_i_rem_lhs_trunc_gettanh19_sel_x_b_3_q[4]                                                                                                                                                                                                                                        ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist10_i_rem_lhs_trunc_gettanh19_sel_x_b_4_q[4]                                                                                                                                                                                                                                        ; 0.251             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                          ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                                           ; 0.251             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist9_i_rem_lhs_trunc_gettanh19_sel_x_b_3_q[9]                                                                                                                                                                                                                                        ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist10_i_rem_lhs_trunc_gettanh19_sel_x_b_4_q[9]                                                                                                                                                                                                                                        ; 0.251             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist37_i_llvm_fpga_pipeline_keep_going13_gettanh6_out_data_out_3_q[0]                                                                                                                                                                                                                 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i11_fpga_indvars_iv_push8_gettanh112|thei_llvm_fpga_push_i11_fpga_indvars_iv_push8_gettanh1|fifo|r_valid_NO_SHIFT_REG[0]                                                                                                                                             ; 0.250             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0] ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]  ; 0.248             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist3_sync_together87_aunroll_x_in_i_valid_14|delays[4][0]                                                                                                                                                                                                                        ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist3_sync_together87_aunroll_x_in_i_valid_14|delays[5][0]                                                                                                                                                                                                                         ; 0.248             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist3_sync_together87_aunroll_x_in_i_valid_14|delays[11][0]                                                                                                                                                                                                                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist3_sync_together87_aunroll_x_in_i_valid_14|delays[12][0]                                                                                                                                                                                                                        ; 0.248             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist4_sync_together157_aunroll_x_in_i_valid_9|delays[1][0]                                                                                                                                                                                                                            ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist4_sync_together157_aunroll_x_in_i_valid_9|delays[2][0]                                                                                                                                                                                                                             ; 0.248             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_head                    ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]                  ; 0.245             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_gettanh107|thei_llvm_fpga_push_i1_notexitcond23_gettanh1|fifo|fifo|fifo|wptr[3]                                                                                                                                                                    ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_gettanh107|thei_llvm_fpga_push_i1_notexitcond23_gettanh1|fifo|fifo|fifo|wptr[2]                                                                                                                                                                     ; 0.245             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh40|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh1|source_NO_SHIFT_REG[2]                                                                                                                                           ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[2]                                                                                                                                                                                                                                                                                                                  ; 0.245             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5_sr_1_aunroll_x|sr_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thegetTanh_B5_merge_reg_aunroll_x|getTanh_B5_merge_reg_data_reg_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                           ; 0.245             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist1_sync_together87_aunroll_x_in_c0_eni134_1_tpl_15|delays[0][0]                                                                                                                                                                                                                ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist1_sync_together87_aunroll_x_in_c0_eni134_1_tpl_15|delays[1][0]                                                                                                                                                                                                                 ; 0.244             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.upper_zeros                                        ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.count_at_target                                     ; 0.244             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[18]                                                                                                                                                                                                                                                                                                                ; getTanh_returndata[18]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.244             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[17]                                                                                                                                                                                                                                                                                                                ; getTanh_returndata[17]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.244             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh40|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh1|source_NO_SHIFT_REG[5]                                                                                                                                           ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[5]                                                                                                                                                                                                                                                                                                                  ; 0.242             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh40|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh1|source_NO_SHIFT_REG[15]                                                                                                                                          ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[15]                                                                                                                                                                                                                                                                                                                 ; 0.242             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|redist1_fracRnd_uid15_block_rsrvd_fix_merged_bit_select_c_1_q[4]                                                                                                                                                                                                    ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|thei_conv_gettanh13|sticky_uid20_block_rsrvd_fix_delay|delays[0][0]                                                                                                                                                                                                                      ; 0.242             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh40|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh1|source_NO_SHIFT_REG[23]                                                                                                                                          ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[23]                                                                                                                                                                                                                                                                                                                 ; 0.242             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh40|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh1|source_NO_SHIFT_REG[18]                                                                                                                                          ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[18]                                                                                                                                                                                                                                                                                                                 ; 0.242             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                          ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                           ; 0.241             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist5_sync_together157_aunroll_x_in_i_valid_14_delay_3[0]                                                                                                                                                                                                                             ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist5_sync_together157_aunroll_x_in_i_valid_14_q[0]                                                                                                                                                                                                                                    ; 0.241             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh40|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh1|source_NO_SHIFT_REG[27]                                                                                                                                          ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[27]                                                                                                                                                                                                                                                                                                                 ; 0.241             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist12_i_rem_lhs_trunc_gettanh19_sel_x_b_6_q[1]                                                                                                                                                                                                                                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist13_i_rem_lhs_trunc_gettanh19_sel_x_b_7_q[1]                                                                                                                                                                                                                                        ; 0.241             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist3_sync_together157_aunroll_x_in_i_valid_3_delay_1[0]                                                                                                                                                                                                                              ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist3_sync_together157_aunroll_x_in_i_valid_3_q[0]                                                                                                                                                                                                                                     ; 0.241             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|i_masked_gettanh41_delay|delays[0][0]                                                                                                                                                                                                                                               ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist8_i_masked_gettanh41_q_20|delays[0][0]                                                                                                                                                                                                                                         ; 0.241             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|i_masked22_gettanh113_delay|delays[0][0]                                                                                                                                                                                                                                                ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist34_i_masked22_gettanh113_q_14|delays[0][0]                                                                                                                                                                                                                                         ; 0.241             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist1_sync_together87_aunroll_x_in_c0_eni134_1_tpl_15|delays[7][0]                                                                                                                                                                                                                ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist1_sync_together87_aunroll_x_in_c0_eni134_1_tpl_15|delays[8][0]                                                                                                                                                                                                                 ; 0.241             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh40|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh1|source_NO_SHIFT_REG[30]                                                                                                                                          ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[30]                                                                                                                                                                                                                                                                                                                 ; 0.241             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thegetTanh_B5_merge_reg_aunroll_x|getTanh_B5_merge_reg_data_reg_0_x_q[0]                                                                                                                                                                                                                                                                                                                                                          ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist1_sync_together87_aunroll_x_in_c0_eni134_1_tpl_15|delays[0][0]                                                                                                                                                                                                                 ; 0.241             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]                                          ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                                           ; 0.241             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist23_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_4_shuffle_i_gettanh0_NO_NAME_x_q_1_q[4]                                                                                                                                                 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist22_i_llvm_fpga_bit_shuffle_i16_s_s_in_entry_acl_soft_int16_mod_fpgaunique_14s_v16i32_or_i_5_shuffle_i_gettanh0_NO_NAME_x_q_1_q[5]                                                                                                                                                  ; 0.241             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[29]                                                                                                                                                                                                                                                                                                                ; getTanh_returndata[29]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.241             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh40|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh1|source_NO_SHIFT_REG[7]                                                                                                                                           ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[7]                                                                                                                                                                                                                                                                                                                  ; 0.241             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[21]                                                                                                                                                                                                                                                                                                                ; getTanh_returndata[21]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.241             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[13]                                                                                                                                                                                                                                                                                                                ; getTanh_returndata[13]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.238             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[0]         ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_gettanhs_c0_exit32_gettanh0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]          ; 0.238             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist3_sync_together87_aunroll_x_in_i_valid_14|delays[5][0]                                                                                                                                                                                                                        ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist3_sync_together87_aunroll_x_in_i_valid_14|delays[6][0]                                                                                                                                                                                                                         ; 0.238             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|valid_fanout_reg6_q[0]                                                                                                                                                                                                                                                                  ; getTanh_inst|gettanh_internal_inst|local_mem_system_aspace65.local_mem_group[0].bank[0].mem0|pipe_write[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 0.238             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[8]                                          ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body11_gettanhs_c0_exit39_gettanh0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                           ; 0.238             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist40_i_first_cleanup_xor19_gettanh4_q_12_delay_1[0]                                                                                                                                                                                                                                 ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist40_i_first_cleanup_xor19_gettanh4_q_12_delay_2[0]                                                                                                                                                                                                                                  ; 0.238             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh40|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh1|source_NO_SHIFT_REG[14]                                                                                                                                          ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[14]                                                                                                                                                                                                                                                                                                                 ; 0.238             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist8_i_masked_gettanh41_q_20|delays[1][0]                                                                                                                                                                                                                                        ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist8_i_masked_gettanh41_q_20|delays[2][0]                                                                                                                                                                                                                                         ; 0.238             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[26]                                                                                                                                                                                                                                                                                                                ; getTanh_returndata[26]~reg0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 0.238             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh40|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh1|source_NO_SHIFT_REG[29]                                                                                                                                          ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[29]                                                                                                                                                                                                                                                                                                                 ; 0.238             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh40|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh1|source_NO_SHIFT_REG[22]                                                                                                                                          ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[22]                                                                                                                                                                                                                                                                                                                 ; 0.238             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_gettanh34|thei_llvm_fpga_push_i1_notexitcond_gettanh1|fifo|fifo|wptr[3]                                                                                                                                                                          ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond_gettanh34|thei_llvm_fpga_push_i1_notexitcond_gettanh1|fifo|fifo|wptr[2]                                                                                                                                                                           ; 0.238             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh40|thei_llvm_fpga_ffwd_source_f32_unnamed_gettanh6_gettanh1|source_NO_SHIFT_REG[8]                                                                                                                                           ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B4|thebb_getTanh_B4_stall_region|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh0|thei_llvm_fpga_ffwd_dest_f32_acl_7_gettanh1|gen_stallable.data_reg[8]                                                                                                                                                                                                                                                                                                                  ; 0.238             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist13_i_rem_lhs_trunc_gettanh19_sel_x_b_7_q[2]                                                                                                                                                                                                                                       ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B3|thebb_getTanh_B3_stall_region|thei_sfc_s_c0_in_for_body_gettanhs_c0_enter302_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_gettanhs_c0_enter302_gettanh0_aunroll_x|redist14_i_rem_lhs_trunc_gettanh19_sel_x_b_9_delay_0[2]                                                                                                                                                                                                                                  ; 0.238             ;
; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist6_sync_together87_aunroll_x_in_i_valid_33|delays[6][0]                                                                                                                                                                                                                        ; getTanh_inst|gettanh_internal_inst|getTanh_internal|thegetTanh_function|thebb_getTanh_B5|thebb_getTanh_B5_stall_region|thei_sfc_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh1_aunroll_x|thei_sfc_logic_s_c0_in_for_body11_gettanhs_c0_enter353_gettanh0_aunroll_x|redist6_sync_together87_aunroll_x_in_i_valid_33|delays[7][0]                                                                                                                                                                                                                         ; 0.235             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


