// Seed: 2321121112
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wire id_3 = id_2;
  wire id_4;
  ;
endmodule
module module_1 (
    output tri void id_0,
    input tri0 id_1
);
  parameter id_3 = -1;
  parameter id_4 = 1 ? -1'd0 == (id_3) : 1;
  logic id_5;
  ;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    output tri id_0,
    input wire id_1,
    input supply1 id_2,
    output tri id_3,
    output tri0 id_4,
    output tri id_5,
    input tri id_6,
    output uwire id_7,
    input wor id_8,
    output tri0 id_9,
    output supply0 id_10,
    output wor id_11,
    input supply1 id_12,
    input uwire id_13,
    output tri1 id_14,
    input wire id_15,
    output wor id_16,
    input supply1 id_17,
    output wand id_18,
    input tri id_19,
    input supply0 id_20,
    output wire id_21,
    input tri1 id_22,
    input tri0 id_23,
    input wor id_24
);
  logic id_26;
  module_0 modCall_1 (
      id_26,
      id_26
  );
  assign id_4 = 1;
  wire id_27;
endmodule
