Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Dec  7 19:22:09 2024
| Host         : DESKTOP-RDVATL1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file security_system_timing_summary_routed.rpt -pb security_system_timing_summary_routed.pb -rpx security_system_timing_summary_routed.rpx -warn_on_violation
| Design       : security_system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  41          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.389        0.000                      0                   86        0.204        0.000                      0                   86        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.389        0.000                      0                   86        0.204        0.000                      0                   86        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 2.112ns (58.275%)  route 1.512ns (41.725%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clock_IBUF_BUFG
    SLICE_X53Y55         FDCE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  counter_reg[9]/Q
                         net (fo=1, routed)           0.854     6.353    counter_reg_n_0_[9]
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.162 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.162    counter_reg[12]_i_2_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.279    counter_reg[16]_i_2_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.396    counter_reg[20]_i_2_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.711 r  counter_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.658     8.369    counter0[24]
    SLICE_X53Y58         LUT4 (Prop_lut4_I1_O)        0.335     8.704 r  counter[24]_i_1/O
                         net (fo=1, routed)           0.000     8.704    counter[24]_i_1_n_0
    SLICE_X53Y58         FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.441    14.782    clock_IBUF_BUFG
    SLICE_X53Y58         FDCE                                         r  counter_reg[24]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X53Y58         FDCE (Setup_fdce_C_D)        0.075    15.094    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  6.389    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 2.091ns (59.371%)  route 1.431ns (40.629%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clock_IBUF_BUFG
    SLICE_X53Y55         FDCE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  counter_reg[9]/Q
                         net (fo=1, routed)           0.854     6.353    counter_reg_n_0_[9]
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.162 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.162    counter_reg[12]_i_2_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.279    counter_reg[16]_i_2_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.396    counter_reg[20]_i_2_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.719 r  counter_reg[24]_i_2/O[1]
                         net (fo=1, routed)           0.577     8.296    counter0[22]
    SLICE_X53Y58         LUT4 (Prop_lut4_I1_O)        0.306     8.602 r  counter[22]_i_1/O
                         net (fo=1, routed)           0.000     8.602    counter[22]_i_1_n_0
    SLICE_X53Y58         FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.441    14.782    clock_IBUF_BUFG
    SLICE_X53Y58         FDCE                                         r  counter_reg[22]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X53Y58         FDCE (Setup_fdce_C_D)        0.031    15.050    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.506ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.995ns (56.883%)  route 1.512ns (43.117%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clock_IBUF_BUFG
    SLICE_X53Y55         FDCE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  counter_reg[9]/Q
                         net (fo=1, routed)           0.854     6.353    counter_reg_n_0_[9]
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.162 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.162    counter_reg[12]_i_2_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.279    counter_reg[16]_i_2_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.594 r  counter_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.658     8.252    counter0[20]
    SLICE_X53Y57         LUT4 (Prop_lut4_I1_O)        0.335     8.587 r  counter[20]_i_1/O
                         net (fo=1, routed)           0.000     8.587    counter[20]_i_1_n_0
    SLICE_X53Y57         FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.441    14.782    clock_IBUF_BUFG
    SLICE_X53Y57         FDCE                                         r  counter_reg[20]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X53Y57         FDCE (Setup_fdce_C_D)        0.075    15.094    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  6.506    

Slack (MET) :             6.512ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.455ns  (logic 1.976ns (57.189%)  route 1.479ns (42.811%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clock_IBUF_BUFG
    SLICE_X53Y55         FDCE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  counter_reg[9]/Q
                         net (fo=1, routed)           0.854     6.353    counter_reg_n_0_[9]
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.162 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.162    counter_reg[12]_i_2_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.279    counter_reg[16]_i_2_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.396    counter_reg[20]_i_2_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.615 r  counter_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.625     8.240    counter0[21]
    SLICE_X53Y58         LUT4 (Prop_lut4_I1_O)        0.295     8.535 r  counter[21]_i_1/O
                         net (fo=1, routed)           0.000     8.535    counter[21]_i_1_n_0
    SLICE_X53Y58         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.441    14.782    clock_IBUF_BUFG
    SLICE_X53Y58         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X53Y58         FDCE (Setup_fdce_C_D)        0.029    15.048    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.535    
  -------------------------------------------------------------------
                         slack                                  6.512    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.405ns  (logic 1.974ns (57.975%)  route 1.431ns (42.025%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clock_IBUF_BUFG
    SLICE_X53Y55         FDCE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  counter_reg[9]/Q
                         net (fo=1, routed)           0.854     6.353    counter_reg_n_0_[9]
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.162 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.162    counter_reg[12]_i_2_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.279    counter_reg[16]_i_2_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.602 r  counter_reg[20]_i_2/O[1]
                         net (fo=1, routed)           0.577     8.179    counter0[18]
    SLICE_X53Y57         LUT4 (Prop_lut4_I1_O)        0.306     8.485 r  counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.485    counter[18]_i_1_n_0
    SLICE_X53Y57         FDCE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.441    14.782    clock_IBUF_BUFG
    SLICE_X53Y57         FDCE                                         r  counter_reg[18]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X53Y57         FDCE (Setup_fdce_C_D)        0.031    15.050    counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -8.485    
  -------------------------------------------------------------------
                         slack                                  6.565    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.462ns  (logic 1.798ns (51.930%)  route 1.664ns (48.070%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clock_IBUF_BUFG
    SLICE_X53Y55         FDCE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  counter_reg[9]/Q
                         net (fo=1, routed)           0.854     6.353    counter_reg_n_0_[9]
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.162 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.162    counter_reg[12]_i_2_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.401 r  counter_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.811     8.211    counter0[15]
    SLICE_X53Y55         LUT4 (Prop_lut4_I1_O)        0.331     8.542 r  counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.542    counter[15]_i_1_n_0
    SLICE_X53Y55         FDCE                                         r  counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.442    14.783    clock_IBUF_BUFG
    SLICE_X53Y55         FDCE                                         r  counter_reg[15]/C
                         clock pessimism              0.297    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X53Y55         FDCE (Setup_fdce_C_D)        0.075    15.120    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.542    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.629ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 1.859ns (55.688%)  route 1.479ns (44.312%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clock_IBUF_BUFG
    SLICE_X53Y55         FDCE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  counter_reg[9]/Q
                         net (fo=1, routed)           0.854     6.353    counter_reg_n_0_[9]
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.162 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.162    counter_reg[12]_i_2_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.279    counter_reg[16]_i_2_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.498 r  counter_reg[20]_i_2/O[0]
                         net (fo=1, routed)           0.625     8.123    counter0[17]
    SLICE_X53Y57         LUT4 (Prop_lut4_I1_O)        0.295     8.418 r  counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.418    counter[17]_i_1_n_0
    SLICE_X53Y57         FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.441    14.782    clock_IBUF_BUFG
    SLICE_X53Y57         FDCE                                         r  counter_reg[17]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X53Y57         FDCE (Setup_fdce_C_D)        0.029    15.048    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  6.629    

Slack (MET) :             6.636ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.378ns  (logic 2.028ns (60.035%)  route 1.350ns (39.965%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clock_IBUF_BUFG
    SLICE_X53Y55         FDCE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  counter_reg[9]/Q
                         net (fo=1, routed)           0.854     6.353    counter_reg_n_0_[9]
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.162 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.162    counter_reg[12]_i_2_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.279 r  counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.279    counter_reg[16]_i_2_n_0
    SLICE_X52Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.396 r  counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.396    counter_reg[20]_i_2_n_0
    SLICE_X52Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.635 r  counter_reg[24]_i_2/O[2]
                         net (fo=1, routed)           0.496     8.131    counter0[23]
    SLICE_X53Y58         LUT4 (Prop_lut4_I1_O)        0.327     8.458 r  counter[23]_i_1/O
                         net (fo=1, routed)           0.000     8.458    counter[23]_i_1_n_0
    SLICE_X53Y58         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.441    14.782    clock_IBUF_BUFG
    SLICE_X53Y58         FDCE                                         r  counter_reg[23]/C
                         clock pessimism              0.272    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X53Y58         FDCE (Setup_fdce_C_D)        0.075    15.094    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -8.458    
  -------------------------------------------------------------------
                         slack                                  6.636    

Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 1.875ns (56.551%)  route 1.441ns (43.449%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clock_IBUF_BUFG
    SLICE_X53Y55         FDCE                                         r  counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y55         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  counter_reg[9]/Q
                         net (fo=1, routed)           0.854     6.353    counter_reg_n_0_[9]
    SLICE_X52Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.809     7.162 r  counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.162    counter_reg[12]_i_2_n_0
    SLICE_X52Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.477 r  counter_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.587     8.063    counter0[16]
    SLICE_X53Y55         LUT4 (Prop_lut4_I1_O)        0.332     8.395 r  counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.395    counter[16]_i_1_n_0
    SLICE_X53Y55         FDCE                                         r  counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.442    14.783    clock_IBUF_BUFG
    SLICE_X53Y55         FDCE                                         r  counter_reg[16]/C
                         clock pessimism              0.297    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X53Y55         FDCE (Setup_fdce_C_D)        0.075    15.120    counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -8.395    
  -------------------------------------------------------------------
                         slack                                  6.724    

Slack (MET) :             6.745ns  (required time - arrival time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 1.755ns (53.669%)  route 1.515ns (46.331%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clock_IBUF_BUFG
    SLICE_X53Y53         FDCE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  counter_reg[3]/Q
                         net (fo=1, routed)           0.658     6.157    counter_reg_n_0_[3]
    SLICE_X52Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.679     6.836 r  counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.836    counter_reg[4]_i_2_n_0
    SLICE_X52Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.953 r  counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.953    counter_reg[8]_i_2_n_0
    SLICE_X52Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.172 r  counter_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.857     8.029    counter0[9]
    SLICE_X53Y55         LUT4 (Prop_lut4_I1_O)        0.321     8.350 r  counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.350    counter[9]_i_1_n_0
    SLICE_X53Y55         FDCE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.442    14.783    clock_IBUF_BUFG
    SLICE_X53Y55         FDCE                                         r  counter_reg[9]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X53Y55         FDCE (Setup_fdce_C_D)        0.075    15.095    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.745    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 security_triggered_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.527%)  route 0.126ns (40.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    clock_IBUF_BUFG
    SLICE_X51Y57         FDCE                                         r  security_triggered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  security_triggered_reg/Q
                         net (fo=4, routed)           0.126     1.714    security_triggered_reg_n_0
    SLICE_X53Y56         LUT5 (Prop_lut5_I0_O)        0.045     1.759 r  buzzer_i_2/O
                         net (fo=1, routed)           0.000     1.759    buzzer_i_2_n_0
    SLICE_X53Y56         FDPE                                         r  buzzer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.834     1.962    clock_IBUF_BUFG
    SLICE_X53Y56         FDPE                                         r  buzzer_reg/C
                         clock pessimism             -0.499     1.463    
    SLICE_X53Y56         FDPE (Hold_fdpe_C_D)         0.091     1.554    buzzer_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 ir_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            security_triggered_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.688%)  route 0.120ns (39.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    clock_IBUF_BUFG
    SLICE_X51Y57         FDCE                                         r  ir_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  ir_detected_reg/Q
                         net (fo=2, routed)           0.120     1.708    ir_detected_reg_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.753 r  security_triggered_i_1/O
                         net (fo=1, routed)           0.000     1.753    security_triggered_i_1_n_0
    SLICE_X51Y57         FDCE                                         r  security_triggered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.833     1.961    clock_IBUF_BUFG
    SLICE_X51Y57         FDCE                                         r  security_triggered_reg/C
                         clock pessimism             -0.515     1.446    
    SLICE_X51Y57         FDCE (Hold_fdce_C_D)         0.092     1.538    security_triggered_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 lockdown_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.186ns (28.498%)  route 0.467ns (71.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    clock_IBUF_BUFG
    SLICE_X51Y57         FDCE                                         r  lockdown_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  lockdown_mode_reg/Q
                         net (fo=43, routed)          0.467     2.054    lockdown_mode_reg_n_0
    SLICE_X52Y48         LUT6 (Prop_lut6_I5_O)        0.045     2.099 r  led[9]_i_1/O
                         net (fo=1, routed)           0.000     2.099    p_1_in[9]
    SLICE_X52Y48         FDCE                                         r  led_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.838     1.965    clock_IBUF_BUFG
    SLICE_X52Y48         FDCE                                         r  led_reg[9]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X52Y48         FDCE (Hold_fdce_C_D)         0.121     1.842    led_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 prev_mode_switch_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lockdown_mode_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.889%)  route 0.158ns (43.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    clock_IBUF_BUFG
    SLICE_X52Y57         FDCE                                         r  prev_mode_switch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y57         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  prev_mode_switch_reg/Q
                         net (fo=6, routed)           0.158     1.769    prev_mode_switch
    SLICE_X51Y57         LUT5 (Prop_lut5_I0_O)        0.045     1.814 r  lockdown_mode_i_1/O
                         net (fo=1, routed)           0.000     1.814    lockdown_mode_i_1_n_0
    SLICE_X51Y57         FDCE                                         r  lockdown_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.833     1.961    clock_IBUF_BUFG
    SLICE_X51Y57         FDCE                                         r  lockdown_mode_reg/C
                         clock pessimism             -0.499     1.462    
    SLICE_X51Y57         FDCE (Hold_fdce_C_D)         0.092     1.554    lockdown_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ir_detected_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ir_detected_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    clock_IBUF_BUFG
    SLICE_X51Y57         FDCE                                         r  ir_detected_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  ir_detected_reg/Q
                         net (fo=2, routed)           0.167     1.754    ir_detected_reg_n_0
    SLICE_X51Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.799 r  ir_detected_i_1/O
                         net (fo=1, routed)           0.000     1.799    ir_detected_i_1_n_0
    SLICE_X51Y57         FDCE                                         r  ir_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.833     1.961    clock_IBUF_BUFG
    SLICE_X51Y57         FDCE                                         r  ir_detected_reg/C
                         clock pessimism             -0.515     1.446    
    SLICE_X51Y57         FDCE (Hold_fdce_C_D)         0.091     1.537    ir_detected_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 lockdown_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.189ns (45.837%)  route 0.223ns (54.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    clock_IBUF_BUFG
    SLICE_X51Y57         FDCE                                         r  lockdown_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  lockdown_mode_reg/Q
                         net (fo=43, routed)          0.223     1.811    lockdown_mode_reg_n_0
    SLICE_X53Y57         LUT4 (Prop_lut4_I3_O)        0.048     1.859 r  counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.859    counter[19]_i_1_n_0
    SLICE_X53Y57         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.833     1.961    clock_IBUF_BUFG
    SLICE_X53Y57         FDCE                                         r  counter_reg[19]/C
                         clock pessimism             -0.499     1.462    
    SLICE_X53Y57         FDCE (Hold_fdce_C_D)         0.107     1.569    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 lockdown_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.440%)  route 0.223ns (54.560%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    clock_IBUF_BUFG
    SLICE_X51Y57         FDCE                                         r  lockdown_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  lockdown_mode_reg/Q
                         net (fo=43, routed)          0.223     1.811    lockdown_mode_reg_n_0
    SLICE_X53Y57         LUT4 (Prop_lut4_I3_O)        0.045     1.856 r  counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.856    counter[17]_i_1_n_0
    SLICE_X53Y57         FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.833     1.961    clock_IBUF_BUFG
    SLICE_X53Y57         FDCE                                         r  counter_reg[17]/C
                         clock pessimism             -0.499     1.462    
    SLICE_X53Y57         FDCE (Hold_fdce_C_D)         0.091     1.553    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 lockdown_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ext_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.711%)  route 0.249ns (57.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    clock_IBUF_BUFG
    SLICE_X51Y57         FDCE                                         r  lockdown_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  lockdown_mode_reg/Q
                         net (fo=43, routed)          0.249     1.837    lockdown_mode_reg_n_0
    SLICE_X53Y57         LUT4 (Prop_lut4_I0_O)        0.045     1.882 r  led_ext[1]_i_1/O
                         net (fo=1, routed)           0.000     1.882    led_ext[1]_i_1_n_0
    SLICE_X53Y57         FDCE                                         r  led_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.833     1.961    clock_IBUF_BUFG
    SLICE_X53Y57         FDCE                                         r  led_ext_reg[1]/C
                         clock pessimism             -0.499     1.462    
    SLICE_X53Y57         FDCE (Hold_fdce_C_D)         0.107     1.569    led_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 lockdown_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ext_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.711%)  route 0.249ns (57.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    clock_IBUF_BUFG
    SLICE_X51Y57         FDCE                                         r  lockdown_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  lockdown_mode_reg/Q
                         net (fo=43, routed)          0.249     1.837    lockdown_mode_reg_n_0
    SLICE_X53Y57         LUT4 (Prop_lut4_I0_O)        0.045     1.882 r  led_ext[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    led_ext[0]_i_1_n_0
    SLICE_X53Y57         FDCE                                         r  led_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.833     1.961    clock_IBUF_BUFG
    SLICE_X53Y57         FDCE                                         r  led_ext_reg[0]/C
                         clock pessimism             -0.499     1.462    
    SLICE_X53Y57         FDCE (Hold_fdce_C_D)         0.092     1.554    led_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 lockdown_mode_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.187ns (25.281%)  route 0.553ns (74.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    clock_IBUF_BUFG
    SLICE_X51Y57         FDCE                                         r  lockdown_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  lockdown_mode_reg/Q
                         net (fo=43, routed)          0.553     2.140    lockdown_mode_reg_n_0
    SLICE_X52Y48         LUT3 (Prop_lut3_I2_O)        0.046     2.186 r  led[8]_i_1/O
                         net (fo=1, routed)           0.000     2.186    p_1_in[8]
    SLICE_X52Y48         FDCE                                         r  led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.838     1.965    clock_IBUF_BUFG
    SLICE_X52Y48         FDCE                                         r  led_reg[8]/C
                         clock pessimism             -0.244     1.721    
    SLICE_X52Y48         FDCE (Hold_fdce_C_D)         0.131     1.852    led_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.334    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X53Y56   buzzer_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y55   counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y55   counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y55   counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y55   counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y55   counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y55   counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y55   counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y55   counter_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y56   buzzer_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y56   buzzer_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y55   counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y55   counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y55   counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y55   counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y55   counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y55   counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y55   counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y55   counter_reg[12]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y56   buzzer_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X53Y56   buzzer_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y55   counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y55   counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y55   counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y55   counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y55   counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y55   counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y55   counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y55   counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 status_led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.282ns  (logic 3.981ns (42.888%)  route 5.301ns (57.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.572     5.093    clock_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  status_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.456     5.549 r  status_led_reg[2]/Q
                         net (fo=1, routed)           5.301    10.850    status_led_OBUF[2]
    B15                  OBUF (Prop_obuf_I_O)         3.525    14.375 r  status_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.375    status_led[2]
    B15                                                               r  status_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status_led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.067ns  (logic 3.968ns (43.759%)  route 5.100ns (56.241%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.572     5.093    clock_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  status_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.456     5.549 r  status_led_reg[1]/Q
                         net (fo=1, routed)           5.100    10.649    status_led_OBUF[1]
    A16                  OBUF (Prop_obuf_I_O)         3.512    14.161 r  status_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.161    status_led[1]
    A16                                                               r  status_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.569ns  (logic 4.024ns (46.962%)  route 4.545ns (53.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.572     5.093    clock_IBUF_BUFG
    SLICE_X52Y48         FDCE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDCE (Prop_fdce_C_Q)         0.518     5.611 r  led_reg[6]/Q
                         net (fo=1, routed)           4.545    10.156    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    13.662 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.662    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.558ns  (logic 4.019ns (46.956%)  route 4.540ns (53.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.572     5.093    clock_IBUF_BUFG
    SLICE_X52Y48         FDCE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDCE (Prop_fdce_C_Q)         0.518     5.611 r  led_reg[7]/Q
                         net (fo=1, routed)           4.540    10.151    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.652 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.652    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.526ns  (logic 4.153ns (48.710%)  route 4.373ns (51.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.572     5.093    clock_IBUF_BUFG
    SLICE_X52Y48         FDCE                                         r  led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDCE (Prop_fdce_C_Q)         0.478     5.571 r  led_reg[8]/Q
                         net (fo=1, routed)           4.373     9.944    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.675    13.619 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.619    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 status_led_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.452ns  (logic 4.038ns (47.774%)  route 4.414ns (52.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.552     5.073    clock_IBUF_BUFG
    SLICE_X30Y58         FDPE                                         r  status_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y58         FDPE (Prop_fdpe_C_Q)         0.518     5.591 r  status_led_reg[0]/Q
                         net (fo=1, routed)           4.414    10.005    status_led_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.520    13.525 r  status_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.525    status_led[0]
    A14                                                               r  status_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.159ns  (logic 3.970ns (48.663%)  route 4.189ns (51.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.572     5.093    clock_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y48         FDCE (Prop_fdce_C_Q)         0.456     5.549 r  led_reg[5]/Q
                         net (fo=1, routed)           4.189     9.738    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    13.252 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.252    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_ext_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.484ns  (logic 3.964ns (52.966%)  route 3.520ns (47.034%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clock_IBUF_BUFG
    SLICE_X53Y53         FDCE                                         r  led_ext_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  led_ext_reg[2]/Q
                         net (fo=1, routed)           3.520     9.056    led_ext_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.508    12.564 r  led_ext_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.564    led_ext[2]
    J2                                                                r  led_ext[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_ext_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.385ns  (logic 4.082ns (55.269%)  route 3.304ns (44.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clock_IBUF_BUFG
    SLICE_X53Y53         FDCE                                         r  led_ext_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDCE (Prop_fdce_C_Q)         0.419     5.499 r  led_ext_reg[3]/Q
                         net (fo=1, routed)           3.304     8.802    led_ext_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         3.663    12.465 r  led_ext_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.465    led_ext[3]
    G2                                                                r  led_ext[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzzer_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.331ns  (logic 3.965ns (54.081%)  route 3.366ns (45.919%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.559     5.080    clock_IBUF_BUFG
    SLICE_X53Y56         FDPE                                         r  buzzer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDPE (Prop_fdpe_C_Q)         0.456     5.536 r  buzzer_reg/Q
                         net (fo=1, routed)           3.366     8.902    buzzer_OBUF
    H2                   OBUF (Prop_obuf_I_O)         3.509    12.411 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000    12.411    buzzer
    H2                                                                r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[15]_lopt_replica_5/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.380ns (68.124%)  route 0.646ns (31.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.447    clock_IBUF_BUFG
    SLICE_X52Y56         FDCE                                         r  led_reg[15]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  led_reg[15]_lopt_replica_5/Q
                         net (fo=1, routed)           0.646     2.257    led_reg[15]_lopt_replica_5_1
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.474 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.474    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.373ns (67.224%)  route 0.670ns (32.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.567     1.450    clock_IBUF_BUFG
    SLICE_X52Y48         FDCE                                         r  led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDCE (Prop_fdce_C_Q)         0.164     1.614 r  led_reg[9]/Q
                         net (fo=1, routed)           0.670     2.284    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.493 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.493    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.390ns (65.920%)  route 0.719ns (34.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.447    clock_IBUF_BUFG
    SLICE_X52Y53         FDCE                                         r  led_reg[15]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  led_reg[15]_lopt_replica/Q
                         net (fo=1, routed)           0.719     2.330    led_reg[15]_lopt_replica_1
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.556 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.556    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.383ns (63.073%)  route 0.810ns (36.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.447    clock_IBUF_BUFG
    SLICE_X52Y56         FDCE                                         r  led_reg[15]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  led_reg[15]_lopt_replica_3/Q
                         net (fo=1, routed)           0.810     2.421    led_reg[15]_lopt_replica_3_1
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.640 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.640    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.369ns (61.404%)  route 0.860ns (38.596%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.447    clock_IBUF_BUFG
    SLICE_X52Y53         FDCE                                         r  led_reg[15]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y53         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  led_reg[15]_lopt_replica_2/Q
                         net (fo=1, routed)           0.860     2.472    led_reg[15]_lopt_replica_2_1
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.677 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.677    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]_lopt_replica_4/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.372ns (61.022%)  route 0.877ns (38.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.447    clock_IBUF_BUFG
    SLICE_X52Y56         FDCE                                         r  led_reg[15]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  led_reg[15]_lopt_replica_4/Q
                         net (fo=1, routed)           0.877     2.488    led_reg[15]_lopt_replica_4_1
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.696 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.696    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.386ns (57.205%)  route 1.037ns (42.795%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.447    clock_IBUF_BUFG
    SLICE_X52Y56         FDCE                                         r  led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  led_reg[15]/Q
                         net (fo=1, routed)           1.037     2.648    led_OBUF[10]
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.871 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.871    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_ext_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ext[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.434ns  (logic 1.372ns (56.381%)  route 1.062ns (43.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.564     1.447    clock_IBUF_BUFG
    SLICE_X53Y53         FDCE                                         r  led_ext_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y53         FDCE (Prop_fdce_C_Q)         0.128     1.575 r  led_ext_reg[3]/Q
                         net (fo=1, routed)           1.062     2.637    led_ext_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         1.244     3.881 r  led_ext_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.881    led_ext[3]
    G2                                                                r  led_ext[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_ext_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.436ns  (logic 1.398ns (57.402%)  route 1.038ns (42.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    clock_IBUF_BUFG
    SLICE_X53Y57         FDCE                                         r  led_ext_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDCE (Prop_fdce_C_Q)         0.128     1.574 r  led_ext_reg[1]/Q
                         net (fo=1, routed)           1.038     2.612    led_ext_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.270     3.882 r  led_ext_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.882    led_ext[1]
    L2                                                                r  led_ext[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_ext_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ext[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.347ns (54.605%)  route 1.120ns (45.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.563     1.446    clock_IBUF_BUFG
    SLICE_X53Y57         FDCE                                         r  led_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  led_ext_reg[0]/Q
                         net (fo=1, routed)           1.120     2.707    led_ext_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.913 r  led_ext_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.913    led_ext[0]
    J1                                                                r  led_ext[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           136 Endpoints
Min Delay           136 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 code_sw[0]
                            (input port)
  Destination:            led_reg[15]_lopt_replica_5/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.676ns  (logic 1.698ns (22.116%)  route 5.979ns (77.884%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  code_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  code_sw_IBUF[0]_inst/O
                         net (fo=7, routed)           4.130     5.580    code_sw_IBUF[0]
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.124     5.704 f  buzzer_i_3/O
                         net (fo=34, routed)          0.856     6.560    buzzer_i_3_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.684 r  led[15]_i_1/O
                         net (fo=6, routed)           0.992     7.676    p_1_in[15]
    SLICE_X52Y56         FDCE                                         r  led_reg[15]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.442     4.783    clock_IBUF_BUFG
    SLICE_X52Y56         FDCE                                         r  led_reg[15]_lopt_replica_5/C

Slack:                    inf
  Source:                 code_sw[0]
                            (input port)
  Destination:            led_reg[15]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.648ns  (logic 1.698ns (22.200%)  route 5.950ns (77.800%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  code_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  code_sw_IBUF[0]_inst/O
                         net (fo=7, routed)           4.130     5.580    code_sw_IBUF[0]
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.124     5.704 f  buzzer_i_3/O
                         net (fo=34, routed)          0.856     6.560    buzzer_i_3_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.684 r  led[15]_i_1/O
                         net (fo=6, routed)           0.964     7.648    p_1_in[15]
    SLICE_X52Y53         FDCE                                         r  led_reg[15]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.442     4.783    clock_IBUF_BUFG
    SLICE_X52Y53         FDCE                                         r  led_reg[15]_lopt_replica/C

Slack:                    inf
  Source:                 code_sw[0]
                            (input port)
  Destination:            led_reg[15]_lopt_replica_4/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.537ns  (logic 1.698ns (22.524%)  route 5.840ns (77.476%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  code_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  code_sw_IBUF[0]_inst/O
                         net (fo=7, routed)           4.130     5.580    code_sw_IBUF[0]
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.124     5.704 f  buzzer_i_3/O
                         net (fo=34, routed)          0.856     6.560    buzzer_i_3_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.684 r  led[15]_i_1/O
                         net (fo=6, routed)           0.853     7.537    p_1_in[15]
    SLICE_X52Y56         FDCE                                         r  led_reg[15]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.442     4.783    clock_IBUF_BUFG
    SLICE_X52Y56         FDCE                                         r  led_reg[15]_lopt_replica_4/C

Slack:                    inf
  Source:                 code_sw[0]
                            (input port)
  Destination:            led_reg[15]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.495ns  (logic 1.698ns (22.653%)  route 5.797ns (77.347%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  code_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  code_sw_IBUF[0]_inst/O
                         net (fo=7, routed)           4.130     5.580    code_sw_IBUF[0]
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.124     5.704 f  buzzer_i_3/O
                         net (fo=34, routed)          0.856     6.560    buzzer_i_3_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.684 r  led[15]_i_1/O
                         net (fo=6, routed)           0.811     7.495    p_1_in[15]
    SLICE_X52Y53         FDCE                                         r  led_reg[15]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.442     4.783    clock_IBUF_BUFG
    SLICE_X52Y53         FDCE                                         r  led_reg[15]_lopt_replica_2/C

Slack:                    inf
  Source:                 code_sw[0]
                            (input port)
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.407ns  (logic 1.726ns (23.299%)  route 5.681ns (76.701%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  code_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  code_sw_IBUF[0]_inst/O
                         net (fo=7, routed)           4.130     5.580    code_sw_IBUF[0]
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.124     5.704 f  buzzer_i_3/O
                         net (fo=34, routed)          1.551     7.255    buzzer_i_3_n_0
    SLICE_X53Y58         LUT4 (Prop_lut4_I2_O)        0.152     7.407 r  counter[24]_i_1/O
                         net (fo=1, routed)           0.000     7.407    counter[24]_i_1_n_0
    SLICE_X53Y58         FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.441     4.782    clock_IBUF_BUFG
    SLICE_X53Y58         FDCE                                         r  counter_reg[24]/C

Slack:                    inf
  Source:                 code_sw[0]
                            (input port)
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.405ns  (logic 1.726ns (23.305%)  route 5.679ns (76.695%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  code_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  code_sw_IBUF[0]_inst/O
                         net (fo=7, routed)           4.130     5.580    code_sw_IBUF[0]
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.124     5.704 f  buzzer_i_3/O
                         net (fo=34, routed)          1.549     7.253    buzzer_i_3_n_0
    SLICE_X53Y58         LUT4 (Prop_lut4_I2_O)        0.152     7.405 r  counter[23]_i_1/O
                         net (fo=1, routed)           0.000     7.405    counter[23]_i_1_n_0
    SLICE_X53Y58         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.441     4.782    clock_IBUF_BUFG
    SLICE_X53Y58         FDCE                                         r  counter_reg[23]/C

Slack:                    inf
  Source:                 code_sw[0]
                            (input port)
  Destination:            led_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.388ns  (logic 1.698ns (22.978%)  route 5.691ns (77.022%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  code_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  code_sw_IBUF[0]_inst/O
                         net (fo=7, routed)           4.130     5.580    code_sw_IBUF[0]
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.124     5.704 f  buzzer_i_3/O
                         net (fo=34, routed)          0.856     6.560    buzzer_i_3_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.684 r  led[15]_i_1/O
                         net (fo=6, routed)           0.704     7.388    p_1_in[15]
    SLICE_X52Y56         FDCE                                         r  led_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.442     4.783    clock_IBUF_BUFG
    SLICE_X52Y56         FDCE                                         r  led_reg[15]/C

Slack:                    inf
  Source:                 code_sw[0]
                            (input port)
  Destination:            led_reg[15]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.386ns  (logic 1.698ns (22.985%)  route 5.689ns (77.015%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  code_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  code_sw_IBUF[0]_inst/O
                         net (fo=7, routed)           4.130     5.580    code_sw_IBUF[0]
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.124     5.704 f  buzzer_i_3/O
                         net (fo=34, routed)          0.856     6.560    buzzer_i_3_n_0
    SLICE_X51Y55         LUT4 (Prop_lut4_I2_O)        0.124     6.684 r  led[15]_i_1/O
                         net (fo=6, routed)           0.702     7.386    p_1_in[15]
    SLICE_X52Y56         FDCE                                         r  led_reg[15]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.442     4.783    clock_IBUF_BUFG
    SLICE_X52Y56         FDCE                                         r  led_reg[15]_lopt_replica_3/C

Slack:                    inf
  Source:                 code_sw[0]
                            (input port)
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.379ns  (logic 1.698ns (23.008%)  route 5.681ns (76.992%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  code_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  code_sw_IBUF[0]_inst/O
                         net (fo=7, routed)           4.130     5.580    code_sw_IBUF[0]
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.124     5.704 f  buzzer_i_3/O
                         net (fo=34, routed)          1.551     7.255    buzzer_i_3_n_0
    SLICE_X53Y58         LUT4 (Prop_lut4_I2_O)        0.124     7.379 r  counter[22]_i_1/O
                         net (fo=1, routed)           0.000     7.379    counter[22]_i_1_n_0
    SLICE_X53Y58         FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.441     4.782    clock_IBUF_BUFG
    SLICE_X53Y58         FDCE                                         r  counter_reg[22]/C

Slack:                    inf
  Source:                 code_sw[0]
                            (input port)
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.377ns  (logic 1.698ns (23.014%)  route 5.679ns (76.986%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  code_sw[0] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[0]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  code_sw_IBUF[0]_inst/O
                         net (fo=7, routed)           4.130     5.580    code_sw_IBUF[0]
    SLICE_X52Y48         LUT4 (Prop_lut4_I1_O)        0.124     5.704 f  buzzer_i_3/O
                         net (fo=34, routed)          1.549     7.253    buzzer_i_3_n_0
    SLICE_X53Y58         LUT4 (Prop_lut4_I2_O)        0.124     7.377 r  counter[21]_i_1/O
                         net (fo=1, routed)           0.000     7.377    counter[21]_i_1_n_0
    SLICE_X53Y58         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.441     4.782    clock_IBUF_BUFG
    SLICE_X53Y58         FDCE                                         r  counter_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.224ns (28.078%)  route 0.574ns (71.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=48, routed)          0.574     0.799    reset_IBUF
    SLICE_X52Y48         FDCE                                         f  led_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.838     1.965    clock_IBUF_BUFG
    SLICE_X52Y48         FDCE                                         r  led_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.224ns (28.078%)  route 0.574ns (71.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=48, routed)          0.574     0.799    reset_IBUF
    SLICE_X52Y48         FDCE                                         f  led_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.838     1.965    clock_IBUF_BUFG
    SLICE_X52Y48         FDCE                                         r  led_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.224ns (28.078%)  route 0.574ns (71.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=48, routed)          0.574     0.799    reset_IBUF
    SLICE_X52Y48         FDCE                                         f  led_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.838     1.965    clock_IBUF_BUFG
    SLICE_X52Y48         FDCE                                         r  led_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.799ns  (logic 0.224ns (28.078%)  route 0.574ns (71.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=48, routed)          0.574     0.799    reset_IBUF
    SLICE_X52Y48         FDCE                                         f  led_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.838     1.965    clock_IBUF_BUFG
    SLICE_X52Y48         FDCE                                         r  led_reg[9]/C

Slack:                    inf
  Source:                 code_sw[3]
                            (input port)
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.265ns (28.399%)  route 0.669ns (71.601%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 f  code_sw[3] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[3]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 f  code_sw_IBUF[3]_inst/O
                         net (fo=6, routed)           0.669     0.889    code_sw_IBUF[3]
    SLICE_X52Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.934 r  led[7]_i_1/O
                         net (fo=1, routed)           0.000     0.934    p_1_in[7]
    SLICE_X52Y48         FDCE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.838     1.965    clock_IBUF_BUFG
    SLICE_X52Y48         FDCE                                         r  led_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            led_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.224ns (23.988%)  route 0.711ns (76.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=48, routed)          0.711     0.935    reset_IBUF
    SLICE_X51Y48         FDCE                                         f  led_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.838     1.965    clock_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  led_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            status_led_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.224ns (23.988%)  route 0.711ns (76.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=48, routed)          0.711     0.935    reset_IBUF
    SLICE_X51Y48         FDCE                                         f  status_led_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.838     1.965    clock_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  status_led_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            status_led_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.224ns (23.988%)  route 0.711ns (76.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=48, routed)          0.711     0.935    reset_IBUF
    SLICE_X51Y48         FDCE                                         f  status_led_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.838     1.965    clock_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  status_led_reg[2]/C

Slack:                    inf
  Source:                 code_sw[2]
                            (input port)
  Destination:            status_led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.268ns (26.204%)  route 0.754ns (73.796%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  code_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[2]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  code_sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.754     0.976    code_sw_IBUF[2]
    SLICE_X51Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.021 r  status_led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.021    status_led[2]_i_1_n_0
    SLICE_X51Y48         FDCE                                         r  status_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.838     1.965    clock_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  status_led_reg[2]/C

Slack:                    inf
  Source:                 code_sw[2]
                            (input port)
  Destination:            status_led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.268ns (25.360%)  route 0.788ns (74.640%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.965ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 f  code_sw[2] (IN)
                         net (fo=0)                   0.000     0.000    code_sw[2]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 f  code_sw_IBUF[2]_inst/O
                         net (fo=7, routed)           0.788     1.010    code_sw_IBUF[2]
    SLICE_X51Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.055 r  status_led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.055    status_led[1]_i_1_n_0
    SLICE_X51Y48         FDCE                                         r  status_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.838     1.965    clock_IBUF_BUFG
    SLICE_X51Y48         FDCE                                         r  status_led_reg[1]/C





