Analysis & Synthesis report for pico_simpleuart
Mon Mar 18 14:50:09 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |picosoc|picorv32:cpu|mem_wordsize
 11. State Machine - |picosoc|picorv32:cpu|cpu_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated
 18. Source assignments for ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated
 19. Source assignments for picorv32:cpu|altsyncram:cpuregs_rtl_0|altsyncram_j6d1:auto_generated
 20. Source assignments for picorv32:cpu|altsyncram:cpuregs_rtl_1|altsyncram_j6d1:auto_generated
 21. Parameter Settings for User Entity Instance: Top-level Entity: |picosoc
 22. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 23. Parameter Settings for User Entity Instance: picorv32:cpu
 24. Parameter Settings for User Entity Instance: picorv32:cpu|picorv32_pcpi_mul:pcpi_mul
 25. Parameter Settings for User Entity Instance: rom:rom_inst|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: ram:ram_inst|altsyncram:altsyncram_component
 27. Parameter Settings for Inferred Entity Instance: picorv32:cpu|altsyncram:cpuregs_rtl_0
 28. Parameter Settings for Inferred Entity Instance: picorv32:cpu|altsyncram:cpuregs_rtl_1
 29. altpll Parameter Settings by Entity Instance
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "picorv32:cpu"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 18 14:50:09 2019           ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; pico_simpleuart                                 ;
; Top-level Entity Name              ; picosoc                                         ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 3,869                                           ;
;     Total combinational functions  ; 3,726                                           ;
;     Dedicated logic registers      ; 1,425                                           ;
; Total registers                    ; 1425                                            ;
; Total pins                         ; 35                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 264,192                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08SAM153C8G     ;                    ;
; Top-level entity name                                            ; picosoc            ; pico_simpleuart    ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; picosoc.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/91947/Desktop/final/soc_noqsys/picosoc.v                       ;         ;
; picorv32.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v                      ;         ;
; simpleuart.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/91947/Desktop/final/soc_noqsys/simpleuart.v                    ;         ;
; ip/rom.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/91947/Desktop/final/soc_noqsys/ip/rom.v                        ;         ;
; ip/ram.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/91947/Desktop/final/soc_noqsys/ip/ram.v                        ;         ;
; segment.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/91947/Desktop/final/soc_noqsys/segment.v                       ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/91947/Desktop/final/soc_noqsys/pll.v                           ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/91947/Desktop/final/soc_noqsys/db/pll_altpll.v                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_6t91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/91947/Desktop/final/soc_noqsys/db/altsyncram_6t91.tdf          ;         ;
; hx8kdemo_fw.hex                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/91947/Desktop/final/soc_noqsys/hx8kdemo_fw.hex                 ;         ;
; db/altsyncram_bkf1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/91947/Desktop/final/soc_noqsys/db/altsyncram_bkf1.tdf          ;         ;
; db/altsyncram_j6d1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/91947/Desktop/final/soc_noqsys/db/altsyncram_j6d1.tdf          ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,869                                                                           ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 3726                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 1753                                                                            ;
;     -- 3 input functions                    ; 1358                                                                            ;
;     -- <=2 input functions                  ; 615                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 2888                                                                            ;
;     -- arithmetic mode                      ; 838                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 1425                                                                            ;
;     -- Dedicated logic registers            ; 1425                                                                            ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 35                                                                              ;
; Total memory bits                           ; 264192                                                                          ;
;                                             ;                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1677                                                                            ;
; Total fan-out                               ; 18975                                                                           ;
; Average fan-out                             ; 3.55                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                  ; Entity Name       ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------+-------------------+--------------+
; |picosoc                                  ; 3726 (229)          ; 1425 (64)                 ; 264192      ; 0          ; 0            ; 0       ; 0         ; 35   ; 0            ; 0          ; |picosoc                                                                             ; picosoc           ; work         ;
;    |picorv32:cpu|                         ; 3263 (2518)         ; 1229 (774)                ; 2048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |picosoc|picorv32:cpu                                                                ; picorv32          ; work         ;
;       |altsyncram:cpuregs_rtl_0|          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |picosoc|picorv32:cpu|altsyncram:cpuregs_rtl_0                                       ; altsyncram        ; work         ;
;          |altsyncram_j6d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |picosoc|picorv32:cpu|altsyncram:cpuregs_rtl_0|altsyncram_j6d1:auto_generated        ; altsyncram_j6d1   ; work         ;
;       |altsyncram:cpuregs_rtl_1|          ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |picosoc|picorv32:cpu|altsyncram:cpuregs_rtl_1                                       ; altsyncram        ; work         ;
;          |altsyncram_j6d1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |picosoc|picorv32:cpu|altsyncram:cpuregs_rtl_1|altsyncram_j6d1:auto_generated        ; altsyncram_j6d1   ; work         ;
;       |picorv32_pcpi_div:pcpi_div|        ; 352 (352)           ; 200 (200)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |picosoc|picorv32:cpu|picorv32_pcpi_div:pcpi_div                                     ; picorv32_pcpi_div ; work         ;
;       |picorv32_pcpi_mul:pcpi_mul|        ; 393 (393)           ; 255 (255)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |picosoc|picorv32:cpu|picorv32_pcpi_mul:pcpi_mul                                     ; picorv32_pcpi_mul ; work         ;
;    |pll:pll_inst|                         ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |picosoc|pll:pll_inst                                                                ; pll               ; work         ;
;       |altpll:altpll_component|           ; 1 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |picosoc|pll:pll_inst|altpll:altpll_component                                        ; altpll            ; work         ;
;          |pll_altpll:auto_generated|      ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |picosoc|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated              ; pll_altpll        ; work         ;
;    |ram:ram_inst|                         ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |picosoc|ram:ram_inst                                                                ; ram               ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |picosoc|ram:ram_inst|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;          |altsyncram_bkf1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |picosoc|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated ; altsyncram_bkf1   ; work         ;
;    |rom:rom_inst|                         ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |picosoc|rom:rom_inst                                                                ; rom               ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |picosoc|rom:rom_inst|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;          |altsyncram_6t91:auto_generated| ; 0 (0)               ; 0 (0)                     ; 131072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |picosoc|rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated ; altsyncram_6t91   ; work         ;
;    |segment:seg_inst|                     ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |picosoc|segment:seg_inst                                                            ; segment           ; work         ;
;    |simpleuart:simpleuart|                ; 219 (219)           ; 131 (131)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |picosoc|simpleuart:simpleuart                                                       ; simpleuart        ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+
; Name                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF             ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+
; picorv32:cpu|altsyncram:cpuregs_rtl_0|altsyncram_j6d1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None            ;
; picorv32:cpu|altsyncram:cpuregs_rtl_1|altsyncram_j6d1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None            ;
; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 4096         ; 32           ; --           ; --           ; 131072 ; None            ;
; rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 4096         ; 32           ; --           ; --           ; 131072 ; hx8kdemo_fw.hex ;
+----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |picosoc|pll:pll_inst ; pll.v           ;
; Altera ; RAM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |picosoc|ram:ram_inst ; ip/ram.v        ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |picosoc|rom:rom_inst ; ip/rom.v        ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |picosoc|picorv32:cpu|mem_wordsize                    ;
+-----------------+-----------------+-----------------+-----------------+
; Name            ; mem_wordsize.00 ; mem_wordsize.10 ; mem_wordsize.01 ;
+-----------------+-----------------+-----------------+-----------------+
; mem_wordsize.00 ; 0               ; 0               ; 0               ;
; mem_wordsize.01 ; 1               ; 0               ; 1               ;
; mem_wordsize.10 ; 1               ; 1               ; 0               ;
+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |picosoc|picorv32:cpu|cpu_state                                                                                                                                                                                                            ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; Name                       ; cpu_state.cpu_state_trap ; cpu_state.cpu_state_fetch ; cpu_state.cpu_state_ld_rs1 ; cpu_state.cpu_state_ld_rs2 ; cpu_state.cpu_state_exec ; cpu_state.cpu_state_shift ; cpu_state.cpu_state_stmem ; cpu_state.cpu_state_ldmem ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+
; cpu_state.cpu_state_ldmem  ; 0                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 0                         ;
; cpu_state.cpu_state_stmem  ; 0                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 1                         ; 1                         ;
; cpu_state.cpu_state_shift  ; 0                        ; 0                         ; 0                          ; 0                          ; 0                        ; 1                         ; 0                         ; 1                         ;
; cpu_state.cpu_state_exec   ; 0                        ; 0                         ; 0                          ; 0                          ; 1                        ; 0                         ; 0                         ; 1                         ;
; cpu_state.cpu_state_ld_rs2 ; 0                        ; 0                         ; 0                          ; 1                          ; 0                        ; 0                         ; 0                         ; 1                         ;
; cpu_state.cpu_state_ld_rs1 ; 0                        ; 0                         ; 1                          ; 0                          ; 0                        ; 0                         ; 0                         ; 1                         ;
; cpu_state.cpu_state_fetch  ; 0                        ; 1                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 1                         ;
; cpu_state.cpu_state_trap   ; 1                        ; 0                         ; 0                          ; 0                          ; 0                        ; 0                         ; 0                         ; 1                         ;
+----------------------------+--------------------------+---------------------------+----------------------------+----------------------------+--------------------------+---------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
; picorv32:cpu|decoded_imm_uj[0]                                                                                                                          ; Stuck at GND due to stuck port data_in                      ;
; picorv32:cpu|instr_getq                                                                                                                                 ; Stuck at GND due to stuck port data_in                      ;
; picorv32:cpu|instr_setq                                                                                                                                 ; Stuck at GND due to stuck port data_in                      ;
; picorv32:cpu|picorv32_pcpi_mul:pcpi_mul|rdx[0..3,5..7,9..11,13..15,17..19,21..23,25..27,29..31,33..35,37..39,41..43,45..47,49..51,53..55,57..59,61..63] ; Stuck at GND due to stuck port data_in                      ;
; picorv32:cpu|mem_addr[0,1]                                                                                                                              ; Stuck at GND due to stuck port data_in                      ;
; gpio_reg[29]                                                                                                                                            ; Merged with gpio_reg[28]                                    ;
; gpio_reg[31]                                                                                                                                            ; Merged with gpio_reg[30]                                    ;
; picorv32:cpu|decoded_imm_uj[20..30]                                                                                                                     ; Merged with picorv32:cpu|decoded_imm_uj[31]                 ;
; picorv32:cpu|reg_next_pc[0]                                                                                                                             ; Merged with picorv32:cpu|reg_pc[0]                          ;
; picorv32:cpu|picorv32_pcpi_div:pcpi_div|pcpi_ready                                                                                                      ; Merged with picorv32:cpu|picorv32_pcpi_div:pcpi_div|pcpi_wr ;
; picorv32:cpu|picorv32_pcpi_mul:pcpi_mul|pcpi_ready                                                                                                      ; Merged with picorv32:cpu|picorv32_pcpi_mul:pcpi_mul|pcpi_wr ;
; gpio_reg[30]                                                                                                                                            ; Merged with gpio_reg[28]                                    ;
; gpio_reg[28]                                                                                                                                            ; Stuck at GND due to stuck port data_in                      ;
; picorv32:cpu|irq_pending[3..31]                                                                                                                         ; Stuck at GND due to stuck port data_in                      ;
; picorv32:cpu|latched_is_lu                                                                                                                              ; Lost fanout                                                 ;
; picorv32:cpu|is_lbu_lhu_lw                                                                                                                              ; Lost fanout                                                 ;
; simpleuart:simpleuart|send_pattern[9]                                                                                                                   ; Stuck at VCC due to stuck port data_in                      ;
; picorv32:cpu|reg_pc[0]                                                                                                                                  ; Stuck at GND due to stuck port data_in                      ;
; picorv32:cpu|cpu_state.cpu_state_shift                                                                                                                  ; Merged with picorv32:cpu|cpu_state.cpu_state_ld_rs2         ;
; picorv32:cpu|cpu_state.cpu_state_ld_rs2                                                                                                                 ; Stuck at GND due to stuck port data_in                      ;
; segment:seg_inst|seg~0                                                                                                                                  ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~1                                                                                                                                  ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~2                                                                                                                                  ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~3                                                                                                                                  ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~4                                                                                                                                  ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~5                                                                                                                                  ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~6                                                                                                                                  ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~7                                                                                                                                  ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~8                                                                                                                                  ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~9                                                                                                                                  ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~10                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~11                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~12                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~13                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~14                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~15                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~16                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~17                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~18                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~19                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~20                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~21                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~22                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~23                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~24                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~25                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~26                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~27                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~28                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~29                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~30                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~31                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~32                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~33                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~34                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~35                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~36                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~37                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~38                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~39                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~40                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~41                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~42                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~43                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~44                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~45                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~46                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~47                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~48                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~49                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~50                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~51                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~52                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~53                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~54                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~55                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~56                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~57                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~58                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~59                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~60                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~61                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~62                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~63                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~64                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~65                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~66                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~67                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~68                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~69                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~70                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~71                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~72                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~73                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~74                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~75                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~76                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~77                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~78                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~79                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~80                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~81                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~82                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~83                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~84                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~85                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~86                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~87                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~88                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~89                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~90                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~91                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~92                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~93                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~94                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~95                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~96                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~97                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~98                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~99                                                                                                                                 ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~100                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~101                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~102                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~103                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~104                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~105                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~106                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~107                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~108                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~109                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~110                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~111                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~112                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~113                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~114                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~115                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~116                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~117                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~118                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~119                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~120                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~121                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~122                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~123                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~124                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~125                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~126                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~127                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~128                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~129                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~130                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~131                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~132                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~133                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~134                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~135                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~136                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~137                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~138                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~139                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~140                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~141                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~142                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; segment:seg_inst|seg~143                                                                                                                                ; Stuck at GND due to stuck port clock                        ;
; picorv32:cpu|reg_sh[2..4]                                                                                                                               ; Lost fanout                                                 ;
; Total Number of Removed Registers = 254                                                                                                                 ;                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                  ;
+-----------------------------------------+---------------------------+------------------------------------------------------------------------+
; Register name                           ; Reason for Removal        ; Registers Removed due to This Register                                 ;
+-----------------------------------------+---------------------------+------------------------------------------------------------------------+
; picorv32:cpu|cpu_state.cpu_state_ld_rs2 ; Stuck at GND              ; picorv32:cpu|reg_sh[4], picorv32:cpu|reg_sh[3], picorv32:cpu|reg_sh[2] ;
;                                         ; due to stuck port data_in ;                                                                        ;
; picorv32:cpu|mem_addr[0]                ; Stuck at GND              ; gpio_reg[28]                                                           ;
;                                         ; due to stuck port data_in ;                                                                        ;
; picorv32:cpu|latched_is_lu              ; Lost Fanouts              ; picorv32:cpu|is_lbu_lhu_lw                                             ;
+-----------------------------------------+---------------------------+------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1425  ;
; Number of registers using Synchronous Clear  ; 443   ;
; Number of registers using Synchronous Load   ; 272   ;
; Number of registers using Asynchronous Clear ; 1     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1033  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                         ;
+---------------------------------------+----------------------------+
; Register Name                         ; RAM Name                   ;
+---------------------------------------+----------------------------+
; picorv32:cpu|cpuregs_rtl_0_bypass[0]  ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[1]  ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[2]  ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[3]  ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[4]  ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[5]  ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[6]  ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[7]  ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[8]  ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[9]  ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[10] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[11] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[12] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[13] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[14] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[15] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[16] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[17] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[18] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[19] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[20] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[21] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[22] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[23] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[24] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[25] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[26] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[27] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[28] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[29] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[30] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[31] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[32] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[33] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[34] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[35] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[36] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[37] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[38] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[39] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[40] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[41] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_0_bypass[42] ; picorv32:cpu|cpuregs_rtl_0 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[0]  ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[1]  ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[2]  ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[3]  ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[4]  ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[5]  ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[6]  ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[7]  ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[8]  ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[9]  ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[10] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[11] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[12] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[13] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[14] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[15] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[16] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[17] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[18] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[19] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[20] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[21] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[22] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[23] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[24] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[25] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[26] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[27] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[28] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[29] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[30] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[31] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[32] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[33] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[34] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[35] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[36] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[37] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[38] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[39] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[40] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[41] ; picorv32:cpu|cpuregs_rtl_1 ;
; picorv32:cpu|cpuregs_rtl_1_bypass[42] ; picorv32:cpu|cpuregs_rtl_1 ;
+---------------------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |picosoc|picorv32:cpu|reg_pc[16]                                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |picosoc|picorv32:cpu|mem_rdata_q[16]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |picosoc|gpio_reg[24]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |picosoc|gpio_reg[0]                                              ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |picosoc|picorv32:cpu|instr_slti                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |picosoc|picorv32:cpu|mem_wstrb[2]                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |picosoc|simpleuart:simpleuart|cfg_divider[29]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |picosoc|simpleuart:simpleuart|cfg_divider[23]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |picosoc|simpleuart:simpleuart|cfg_divider[14]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |picosoc|simpleuart:simpleuart|cfg_divider[1]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |picosoc|seg_reg[0]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |picosoc|simpleuart:simpleuart|recv_buf_data[2]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |picosoc|seg_reg[22]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |picosoc|gpio_reg[22]                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |picosoc|picorv32:cpu|irq_mask[17]                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |picosoc|picorv32:cpu|pcpi_timeout_counter[2]                     ;
; 3:1                ; 62 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |picosoc|picorv32:cpu|picorv32_pcpi_div:pcpi_div|quotient_msk[17] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |picosoc|seg_reg[13]                                              ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |picosoc|picorv32:cpu|count_instr[3]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |picosoc|picorv32:cpu|picorv32_pcpi_div:pcpi_div|pcpi_rd[14]      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |picosoc|seg_reg[30]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |picosoc|gpio_reg[13]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |picosoc|simpleuart:simpleuart|recv_pattern[2]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |picosoc|picorv32:cpu|reg_sh[1]                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |picosoc|picorv32:cpu|reg_sh[4]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |picosoc|picorv32:cpu|mem_wdata[24]                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |picosoc|picorv32:cpu|timer[7]                                    ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; Yes        ; |picosoc|picorv32:cpu|picorv32_pcpi_div:pcpi_div|divisor[40]      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |picosoc|picorv32:cpu|picorv32_pcpi_div:pcpi_div|dividend[17]     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |picosoc|simpleuart:simpleuart|send_bitcnt[1]                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |picosoc|simpleuart:simpleuart|send_pattern[4]                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |picosoc|simpleuart:simpleuart|send_divcnt[7]                     ;
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |picosoc|picorv32:cpu|reg_next_pc[5]                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |picosoc|picorv32:cpu|decoded_imm[5]                              ;
; 3:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |picosoc|picorv32:cpu|decoded_imm[29]                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |picosoc|picorv32:cpu|latched_rd[4]                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |picosoc|picorv32:cpu|latched_rd[0]                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |picosoc|picorv32:cpu|decoded_imm[2]                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |picosoc|picorv32:cpu|mem_rdata_q[7]                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |picosoc|picorv32:cpu|mem_rdata_q[11]                             ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |picosoc|simpleuart:simpleuart|recv_divcnt[15]                    ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |picosoc|simpleuart:simpleuart|recv_state[0]                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |picosoc|picorv32:cpu|mem_state[1]                                ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |picosoc|picorv32:cpu|alu_out_q[20]                               ;
; 10:1               ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |picosoc|picorv32:cpu|alu_out_q[14]                               ;
; 11:1               ; 4 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |picosoc|picorv32:cpu|alu_out_q[24]                               ;
; 11:1               ; 4 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |picosoc|picorv32:cpu|alu_out_q[4]                                ;
; 12:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |picosoc|picorv32:cpu|reg_op1[30]                                 ;
; 13:1               ; 3 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |picosoc|picorv32:cpu|reg_op1[2]                                  ;
; 13:1               ; 24 bits   ; 192 LEs       ; 120 LEs              ; 72 LEs                 ; Yes        ; |picosoc|picorv32:cpu|reg_op1[5]                                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |picosoc|picorv32:cpu|reg_op2[4]                                  ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |picosoc|picorv32:cpu|alu_out_q[28]                               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |picosoc|picorv32:cpu|alu_out_q[3]                                ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |picosoc|picorv32:cpu|alu_out_q[31]                               ;
; 7:1                ; 27 bits   ; 108 LEs       ; 54 LEs               ; 54 LEs                 ; Yes        ; |picosoc|picorv32:cpu|reg_op2[22]                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |picosoc|picorv32:cpu|mem_rdata_q[21]                             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; Yes        ; |picosoc|picorv32:cpu|decoded_rd[2]                               ;
; 14:1               ; 8 bits    ; 72 LEs        ; 80 LEs               ; -8 LEs                 ; Yes        ; |picosoc|picorv32:cpu|reg_out[8]                                  ;
; 16:1               ; 16 bits   ; 160 LEs       ; 192 LEs              ; -32 LEs                ; Yes        ; |picosoc|picorv32:cpu|reg_out[16]                                 ;
; 16:1               ; 4 bits    ; 40 LEs        ; 44 LEs               ; -4 LEs                 ; Yes        ; |picosoc|picorv32:cpu|reg_out[4]                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 22 LEs               ; -2 LEs                 ; Yes        ; |picosoc|picorv32:cpu|reg_out[1]                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |picosoc|picorv32:cpu|mem_rdata_latched[4]                        ;
; 3:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; No         ; |picosoc|picorv32:cpu|Add7                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |picosoc|picorv32:cpu|cpuregs_rs1[25]                             ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |picosoc|picorv32:cpu|cpuregs_rs2[2]                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |picosoc|picorv32:cpu|Mux70                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |picosoc|picorv32:cpu|Selector41                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |picosoc|picorv32:cpu|Selector44                                  ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |picosoc|picorv32:cpu|Selector131                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |picosoc|picorv32:cpu|Selector155                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |picosoc|mem_rdata[29]                                            ;
; 7:1                ; 20 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |picosoc|mem_rdata[19]                                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |picosoc|mem_rdata[1]                                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |picosoc|picorv32:cpu|mem_wordsize                                ;
; 15:1               ; 3 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; No         ; |picosoc|picorv32:cpu|decoded_rs2                                 ;
; 18:1               ; 3 bits    ; 36 LEs        ; 15 LEs               ; 21 LEs                 ; No         ; |picosoc|picorv32:cpu|cpu_state                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for picorv32:cpu|altsyncram:cpuregs_rtl_0|altsyncram_j6d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for picorv32:cpu|altsyncram:cpuregs_rtl_1|altsyncram_j6d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |picosoc ;
+-------------------+-------+---------------------------------------------+
; Parameter Name    ; Value ; Type                                        ;
+-------------------+-------+---------------------------------------------+
; BARREL_SHIFTER    ; 1     ; Unsigned Binary                             ;
; ENABLE_MULDIV     ; 1     ; Unsigned Binary                             ;
; ENABLE_COMPRESSED ; 1     ; Unsigned Binary                             ;
; ENABLE_COUNTERS   ; 1     ; Unsigned Binary                             ;
; ENABLE_IRQ_QREGS  ; 0     ; Unsigned Binary                             ;
+-------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 83333                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32:cpu                 ;
+----------------------+----------------------------------+-----------------+
; Parameter Name       ; Value                            ; Type            ;
+----------------------+----------------------------------+-----------------+
; ENABLE_COUNTERS      ; 1                                ; Unsigned Binary ;
; ENABLE_COUNTERS64    ; 1                                ; Unsigned Binary ;
; ENABLE_REGS_16_31    ; 1                                ; Unsigned Binary ;
; ENABLE_REGS_DUALPORT ; 1                                ; Unsigned Binary ;
; LATCHED_MEM_RDATA    ; 0                                ; Unsigned Binary ;
; TWO_STAGE_SHIFT      ; 1                                ; Unsigned Binary ;
; BARREL_SHIFTER       ; 1                                ; Unsigned Binary ;
; TWO_CYCLE_COMPARE    ; 0                                ; Unsigned Binary ;
; TWO_CYCLE_ALU        ; 0                                ; Unsigned Binary ;
; COMPRESSED_ISA       ; 1                                ; Unsigned Binary ;
; CATCH_MISALIGN       ; 1                                ; Unsigned Binary ;
; CATCH_ILLINSN        ; 1                                ; Unsigned Binary ;
; ENABLE_PCPI          ; 0                                ; Unsigned Binary ;
; ENABLE_MUL           ; 1                                ; Unsigned Binary ;
; ENABLE_FAST_MUL      ; 0                                ; Unsigned Binary ;
; ENABLE_DIV           ; 1                                ; Unsigned Binary ;
; ENABLE_IRQ           ; 1                                ; Signed Integer  ;
; ENABLE_IRQ_QREGS     ; 0                                ; Unsigned Binary ;
; ENABLE_IRQ_TIMER     ; 1                                ; Unsigned Binary ;
; ENABLE_TRACE         ; 0                                ; Unsigned Binary ;
; REGS_INIT_ZERO       ; 0                                ; Unsigned Binary ;
; MASKED_IRQ           ; 00000000000000000000000000000000 ; Unsigned Binary ;
; LATCHED_IRQ          ; 11111111111111111111111111111111 ; Unsigned Binary ;
; PROGADDR_RESET       ; 00000000000000000000000000000000 ; Unsigned Binary ;
; PROGADDR_IRQ         ; 00000000000000000000000000010000 ; Unsigned Binary ;
; STACKADDR            ; 11111111111111111111111111111111 ; Unsigned Binary ;
+----------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: picorv32:cpu|picorv32_pcpi_mul:pcpi_mul ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; STEPS_AT_ONCE  ; 1     ; Signed Integer                                              ;
; CARRY_CHAIN    ; 4     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; hx8kdemo_fw.hex      ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_6t91      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_bkf1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picorv32:cpu|altsyncram:cpuregs_rtl_0 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 32                   ; Untyped                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                    ;
; NUMWORDS_A                         ; 32                   ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 32                   ; Untyped                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                    ;
; NUMWORDS_B                         ; 32                   ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_j6d1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: picorv32:cpu|altsyncram:cpuregs_rtl_1 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 32                   ; Untyped                    ;
; WIDTHAD_A                          ; 5                    ; Untyped                    ;
; NUMWORDS_A                         ; 32                   ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 32                   ; Untyped                    ;
; WIDTHAD_B                          ; 5                    ; Untyped                    ;
; NUMWORDS_B                         ; 32                   ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_j6d1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 83333                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 4                                            ;
; Entity Instance                           ; rom:rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                          ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; ram:ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 4096                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 1                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; picorv32:cpu|altsyncram:cpuregs_rtl_0        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 32                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 32                                           ;
;     -- NUMWORDS_B                         ; 32                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
; Entity Instance                           ; picorv32:cpu|altsyncram:cpuregs_rtl_1        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                    ;
;     -- WIDTH_A                            ; 32                                           ;
;     -- NUMWORDS_A                         ; 32                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                 ;
;     -- WIDTH_B                            ; 32                                           ;
;     -- NUMWORDS_B                         ; 32                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "picorv32:cpu"                                                                                                                                        ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; mem_instr    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; irq          ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; trap         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_la_read  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_la_write ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_la_addr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_la_wdata ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; mem_la_wstrb ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_valid   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_insn    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_rs1     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_rs2     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; pcpi_wr      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pcpi_rd      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pcpi_wait    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; pcpi_ready   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; eoi          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; trace_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; trace_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 35                          ;
; cycloneiii_ff         ; 1425                        ;
;     CLR               ; 1                           ;
;     ENA               ; 579                         ;
;     ENA SCLR          ; 232                         ;
;     ENA SCLR SLD      ; 58                          ;
;     ENA SLD           ; 164                         ;
;     SCLR              ; 151                         ;
;     SCLR SLD          ; 2                           ;
;     SLD               ; 48                          ;
;     plain             ; 190                         ;
; cycloneiii_lcell_comb ; 3738                        ;
;     arith             ; 838                         ;
;         2 data inputs ; 356                         ;
;         3 data inputs ; 482                         ;
;     normal            ; 2900                        ;
;         0 data inputs ; 16                          ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 217                         ;
;         3 data inputs ; 876                         ;
;         4 data inputs ; 1753                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 16.00                       ;
; Average LUT depth     ; 6.01                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Mar 18 14:49:31 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pico_simpleuart -c pico_simpleuart
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file picosoc.v
    Info (12023): Found entity 1: picosoc File: C:/Users/91947/Desktop/final/soc_noqsys/picosoc.v Line: 20
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(315) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 315
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(386) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 386
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1100) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1100
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1230) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1230
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1230) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1230
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1247) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1247
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1247) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1247
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1293) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1293
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1464) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1464
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1464) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1464
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1476) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1476
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1562) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1562
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1606) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1606
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1606) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1606
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1714) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1714
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1745) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1745
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1815) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1815
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1815) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1815
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1823) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1823
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1823) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1823
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1838) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1838
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1838) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1838
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1863) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1863
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1863) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1863
Warning (10335): Unrecognized synthesis attribute "parallel_case" at picorv32.v(1880) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1880
Warning (10335): Unrecognized synthesis attribute "full_case" at picorv32.v(1880) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1880
Info (12021): Found 8 design units, including 8 entities, in source file picorv32.v
    Info (12023): Found entity 1: picorv32 File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 57
    Info (12023): Found entity 2: picorv32_regs File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 2104
    Info (12023): Found entity 3: picorv32_pcpi_mul File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 2127
    Info (12023): Found entity 4: picorv32_pcpi_fast_mul File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 2248
    Info (12023): Found entity 5: picorv32_pcpi_div File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 2350
    Info (12023): Found entity 6: picorv32_axi File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 2447
    Info (12023): Found entity 7: picorv32_axi_adapter File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 2661
    Info (12023): Found entity 8: picorv32_wb File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 2745
Info (12021): Found 1 design units, including 1 entities, in source file simpleuart.v
    Info (12023): Found entity 1: simpleuart File: C:/Users/91947/Desktop/final/soc_noqsys/simpleuart.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file ip/rom.v
    Info (12023): Found entity 1: rom File: C:/Users/91947/Desktop/final/soc_noqsys/ip/rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ip/ram.v
    Info (12023): Found entity 1: ram File: C:/Users/91947/Desktop/final/soc_noqsys/ip/ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file picosoc_tb.v
    Info (12023): Found entity 1: picosoc_tb File: C:/Users/91947/Desktop/final/soc_noqsys/picosoc_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file segment.v
    Info (12023): Found entity 1: segment File: C:/Users/91947/Desktop/final/soc_noqsys/segment.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: C:/Users/91947/Desktop/final/soc_noqsys/pll.v Line: 39
Info (12127): Elaborating entity "picosoc" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at picosoc.v(57): truncated value with size 4 to match size of target (1) File: C:/Users/91947/Desktop/final/soc_noqsys/picosoc.v Line: 57
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: C:/Users/91947/Desktop/final/soc_noqsys/picosoc.v Line: 92
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: C:/Users/91947/Desktop/final/soc_noqsys/pll.v Line: 103
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: C:/Users/91947/Desktop/final/soc_noqsys/pll.v Line: 103
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: C:/Users/91947/Desktop/final/soc_noqsys/pll.v Line: 103
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "83333"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/91947/Desktop/final/soc_noqsys/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "picorv32" for hierarchy "picorv32:cpu" File: C:/Users/91947/Desktop/final/soc_noqsys/picosoc.v Line: 116
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(165): object "dbg_insn_addr" assigned a value but never read File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 165
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(167): object "dbg_mem_valid" assigned a value but never read File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 167
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(168): object "dbg_mem_instr" assigned a value but never read File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 168
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(169): object "dbg_mem_ready" assigned a value but never read File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 169
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(170): object "dbg_mem_addr" assigned a value but never read File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 170
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(171): object "dbg_mem_wdata" assigned a value but never read File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 171
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(172): object "dbg_mem_wstrb" assigned a value but never read File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 172
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(173): object "dbg_mem_rdata" assigned a value but never read File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 173
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(359): object "mem_busy" assigned a value but never read File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 359
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(679): object "dbg_rs1val" assigned a value but never read File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 679
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(680): object "dbg_rs2val" assigned a value but never read File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 680
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(681): object "dbg_rs1val_valid" assigned a value but never read File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 681
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(682): object "dbg_rs2val_valid" assigned a value but never read File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 682
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(751): object "dbg_valid_insn" assigned a value but never read File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 751
Warning (10036): Verilog HDL or VHDL warning at picorv32.v(1163): object "dbg_ascii_state" assigned a value but never read File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1163
Warning (10763): Verilog HDL warning at picorv32.v(316): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 316
Warning (10270): Verilog HDL Case Statement warning at picorv32.v(316): incomplete case statement has no default case item File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 316
Warning (10230): Verilog HDL assignment warning at picorv32.v(601): truncated value with size 32 to match size of target (2) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 601
Warning (10230): Verilog HDL assignment warning at picorv32.v(872): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 872
Warning (10230): Verilog HDL assignment warning at picorv32.v(890): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 890
Warning (10230): Verilog HDL assignment warning at picorv32.v(894): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 894
Warning (10230): Verilog HDL assignment warning at picorv32.v(895): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 895
Warning (10230): Verilog HDL assignment warning at picorv32.v(899): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 899
Warning (10230): Verilog HDL assignment warning at picorv32.v(900): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 900
Warning (10230): Verilog HDL assignment warning at picorv32.v(936): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 936
Warning (10230): Verilog HDL assignment warning at picorv32.v(937): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 937
Warning (10230): Verilog HDL assignment warning at picorv32.v(938): truncated value with size 6 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 938
Warning (10230): Verilog HDL assignment warning at picorv32.v(942): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 942
Warning (10230): Verilog HDL assignment warning at picorv32.v(943): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 943
Warning (10230): Verilog HDL assignment warning at picorv32.v(947): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 947
Warning (10230): Verilog HDL assignment warning at picorv32.v(948): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 948
Warning (10230): Verilog HDL assignment warning at picorv32.v(949): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 949
Warning (10230): Verilog HDL assignment warning at picorv32.v(957): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 957
Warning (10230): Verilog HDL assignment warning at picorv32.v(962): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 962
Warning (10230): Verilog HDL assignment warning at picorv32.v(974): truncated value with size 6 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 974
Warning (10230): Verilog HDL assignment warning at picorv32.v(1224): truncated value with size 33 to match size of target (32) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1224
Warning (10230): Verilog HDL assignment warning at picorv32.v(1229): truncated value with size 32 to match size of target (1) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1229
Warning (10763): Verilog HDL warning at picorv32.v(1231): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1231
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1231): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1231
Warning (10763): Verilog HDL warning at picorv32.v(1248): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1248
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1248): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1248
Warning (10763): Verilog HDL warning at picorv32.v(1294): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1294
Warning (10270): Verilog HDL Case Statement warning at picorv32.v(1294): incomplete case statement has no default case item File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1294
Warning (10230): Verilog HDL assignment warning at picorv32.v(1322): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1322
Warning (10230): Verilog HDL assignment warning at picorv32.v(1377): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1377
Warning (10230): Verilog HDL assignment warning at picorv32.v(1399): truncated value with size 32 to match size of target (4) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1399
Warning (10230): Verilog HDL assignment warning at picorv32.v(1401): truncated value with size 32 to match size of target (4) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1401
Warning (10763): Verilog HDL warning at picorv32.v(1477): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1477
Warning (10230): Verilog HDL assignment warning at picorv32.v(1525): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1525
Warning (10230): Verilog HDL assignment warning at picorv32.v(1573): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1573
Warning (10763): Verilog HDL warning at picorv32.v(1607): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1607
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1607): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1607
Warning (10230): Verilog HDL assignment warning at picorv32.v(1710): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1710
Warning (10230): Verilog HDL assignment warning at picorv32.v(1740): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1740
Warning (10763): Verilog HDL warning at picorv32.v(1816): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1816
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1816): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1816
Warning (10230): Verilog HDL assignment warning at picorv32.v(1821): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1821
Warning (10763): Verilog HDL warning at picorv32.v(1824): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1824
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1824): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1824
Warning (10230): Verilog HDL assignment warning at picorv32.v(1829): truncated value with size 32 to match size of target (5) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1829
Warning (10763): Verilog HDL warning at picorv32.v(1839): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1839
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1839): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1839
Warning (10763): Verilog HDL warning at picorv32.v(1864): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1864
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1864): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1864
Warning (10763): Verilog HDL warning at picorv32.v(1881): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1881
Warning (10208): Verilog HDL Case Statement warning at picorv32.v(1881): honored full_case synthesis attribute - differences between design synthesis and simulation may occur File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 1881
Info (12128): Elaborating entity "picorv32_pcpi_mul" for hierarchy "picorv32:cpu|picorv32_pcpi_mul:pcpi_mul" File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 281
Warning (10230): Verilog HDL assignment warning at picorv32.v(2221): truncated value with size 32 to match size of target (7) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 2221
Warning (10230): Verilog HDL assignment warning at picorv32.v(2229): truncated value with size 32 to match size of target (7) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 2229
Warning (10230): Verilog HDL assignment warning at picorv32.v(2243): truncated value with size 64 to match size of target (32) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 2243
Info (12128): Elaborating entity "picorv32_pcpi_div" for hierarchy "picorv32:cpu|picorv32_pcpi_div:pcpi_div" File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 301
Warning (10259): Verilog HDL error at picorv32.v(2408): constant value overflow File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 2408
Warning (10230): Verilog HDL assignment warning at picorv32.v(2429): truncated value with size 63 to match size of target (32) File: C:/Users/91947/Desktop/final/soc_noqsys/picorv32.v Line: 2429
Info (12128): Elaborating entity "rom" for hierarchy "rom:rom_inst" File: C:/Users/91947/Desktop/final/soc_noqsys/picosoc.v Line: 125
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component" File: C:/Users/91947/Desktop/final/soc_noqsys/ip/rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "rom:rom_inst|altsyncram:altsyncram_component" File: C:/Users/91947/Desktop/final/soc_noqsys/ip/rom.v Line: 81
Info (12133): Instantiated megafunction "rom:rom_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/91947/Desktop/final/soc_noqsys/ip/rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "hx8kdemo_fw.hex"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6t91.tdf
    Info (12023): Found entity 1: altsyncram_6t91 File: C:/Users/91947/Desktop/final/soc_noqsys/db/altsyncram_6t91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6t91" for hierarchy "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127005): Memory depth (4096) in the design file differs from memory depth (89) in the Memory Initialization File "C:/Users/91947/Desktop/final/soc_noqsys/hx8kdemo_fw.hex" -- setting initial value for remaining addresses to 0 File: C:/Users/91947/Desktop/final/soc_noqsys/ip/rom.v Line: 81
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram_inst" File: C:/Users/91947/Desktop/final/soc_noqsys/picosoc.v Line: 137
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component" File: C:/Users/91947/Desktop/final/soc_noqsys/ip/ram.v Line: 85
Info (12130): Elaborated megafunction instantiation "ram:ram_inst|altsyncram:altsyncram_component" File: C:/Users/91947/Desktop/final/soc_noqsys/ip/ram.v Line: 85
Info (12133): Instantiated megafunction "ram:ram_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/91947/Desktop/final/soc_noqsys/ip/ram.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bkf1.tdf
    Info (12023): Found entity 1: altsyncram_bkf1 File: C:/Users/91947/Desktop/final/soc_noqsys/db/altsyncram_bkf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bkf1" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_bkf1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "simpleuart" for hierarchy "simpleuart:simpleuart" File: C:/Users/91947/Desktop/final/soc_noqsys/picosoc.v Line: 156
Warning (10230): Verilog HDL assignment warning at simpleuart.v(99): truncated value with size 32 to match size of target (4) File: C:/Users/91947/Desktop/final/soc_noqsys/simpleuart.v Line: 99
Warning (10230): Verilog HDL assignment warning at simpleuart.v(114): truncated value with size 32 to match size of target (10) File: C:/Users/91947/Desktop/final/soc_noqsys/simpleuart.v Line: 114
Warning (10230): Verilog HDL assignment warning at simpleuart.v(120): truncated value with size 32 to match size of target (10) File: C:/Users/91947/Desktop/final/soc_noqsys/simpleuart.v Line: 120
Warning (10230): Verilog HDL assignment warning at simpleuart.v(132): truncated value with size 32 to match size of target (4) File: C:/Users/91947/Desktop/final/soc_noqsys/simpleuart.v Line: 132
Info (12128): Elaborating entity "segment" for hierarchy "segment:seg_inst" File: C:/Users/91947/Desktop/final/soc_noqsys/picosoc.v Line: 197
Warning (10030): Net "seg.data_a" at segment.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/91947/Desktop/final/soc_noqsys/segment.v Line: 8
Warning (10030): Net "seg.waddr_a" at segment.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/91947/Desktop/final/soc_noqsys/segment.v Line: 8
Warning (10030): Net "seg.we_a" at segment.v(8) has no driver or initial value, using a default initial value '0' File: C:/Users/91947/Desktop/final/soc_noqsys/segment.v Line: 8
Warning (276020): Inferred RAM node "picorv32:cpu|cpuregs_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "picorv32:cpu|cpuregs_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "segment:seg_inst|seg" is uninferred due to inappropriate RAM size File: C:/Users/91947/Desktop/final/soc_noqsys/segment.v Line: 8
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picorv32:cpu|cpuregs_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "picorv32:cpu|cpuregs_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "picorv32:cpu|altsyncram:cpuregs_rtl_0"
Info (12133): Instantiated megafunction "picorv32:cpu|altsyncram:cpuregs_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j6d1.tdf
    Info (12023): Found entity 1: altsyncram_j6d1 File: C:/Users/91947/Desktop/final/soc_noqsys/db/altsyncram_j6d1.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg1[7]" is stuck at GND File: C:/Users/91947/Desktop/final/soc_noqsys/picosoc.v Line: 30
    Warning (13410): Pin "seg1[8]" is stuck at GND File: C:/Users/91947/Desktop/final/soc_noqsys/picosoc.v Line: 30
    Warning (13410): Pin "seg2[7]" is stuck at GND File: C:/Users/91947/Desktop/final/soc_noqsys/picosoc.v Line: 31
    Warning (13410): Pin "seg2[8]" is stuck at GND File: C:/Users/91947/Desktop/final/soc_noqsys/picosoc.v Line: 31
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/91947/Desktop/final/soc_noqsys/output_files/pico_simpleuart.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4177 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 4013 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 115 warnings
    Info: Peak virtual memory: 4812 megabytes
    Info: Processing ended: Mon Mar 18 14:50:09 2019
    Info: Elapsed time: 00:00:38
    Info: Total CPU time (on all processors): 00:01:00


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/91947/Desktop/final/soc_noqsys/output_files/pico_simpleuart.map.smsg.


