,type,name,author,event,year
0,j,Approximator: A Software Tool for Automatic Generation of Approximate Arithmetic Circuits.,"['Padmanabhan Balasubramanian', 'Raunaq Nayar', 'Okkar Min', 'Douglas L. Maskell']",Comput.,2022
1,j,Coarse Grained FPGA Overlay for Rapid Just-In-Time Accelerator Compilation.,"['Abhishek Kumar Jain', 'Douglas L. Maskell', 'Suhaib A. Fahmy']",IEEE Trans. Parallel Distributed Syst.,2022
2,j,"An Approximate Adder With a Near-Normal Error Distribution: Design, Error Analysis and Practical Application.","['Padmanabhan Balasubramanian', 'Raunaq Nayar', 'Douglas L. Maskell', 'Nikos E. Mastorakis']",IEEE Access,2021
3,j,Generalized Majority Voter Design Method for N-Modular Redundant Systems Used in Mission- and Safety-Critical Applications.,"['Jaytrilok Choudhary', 'P. Balasubramanian', 'Danny M. Varghese', 'Dhirendra Pratap Singh', 'Douglas L. Maskell']",Comput.,2019
4,j,Time-Multiplexed FPGA Overlay Architectures: A Survey.,"['Xiangwei Li', 'Douglas L. Maskell']",ACM Trans. Design Autom. Electr. Syst.,2019
5,j,A Self-Healing Redundancy Scheme for Mission/Safety-Critical Applications.,"['P. Balasubramanian', 'Douglas L. Maskell']",IEEE Access,2018
6,j,A Hybrid Logic Block Architecture in FPGA for Holistic Efficiency.,"['Tao Luo', 'Hao Liang', 'Wei Zhang', 'Bingsheng He', 'Douglas L. Maskell']",IEEE Trans. Circuits Syst. II Express Briefs,2017
7,j,A distributed minority and majority voting based redundancy scheme.,"['P. Balasubramanian', 'Douglas L. Maskell']",Microelectron. Reliab.,2015
8,j,Adapting the DySER Architecture with DSP Blocks as an Overlay for the Xilinx Zynq.,"['Abhishek Kumar Jain', 'Xiangwei Li', 'Suhaib A. Fahmy', 'Douglas L. Maskell']",SIGARCH Comput. Archit. News,2015
9,j,An Improved Robust Field-Weakeaning Algorithm for Direct-Torque-Controlled Synchronous-Reluctance-Motor Drives.,"['Xinan Zhang', 'Gilbert Hock Beng Foo', 'D. Mahinda Vilathgamuwa', 'Douglas L. Maskell']",IEEE Trans. Ind. Electron.,2015
10,j,The iDEA DSP Block-Based Soft Processor for FPGAs.,"['Hui Yan Cheah', 'Fredrik Brosser', 'Suhaib A. Fahmy', 'Douglas L. Maskell']",ACM Trans. Reconfigurable Technol. Syst.,2014
11,j,Virtualized Execution and Management of Hardware Tasks on a Hybrid ARM-FPGA Platform.,"['Abhishek Kumar Jain', 'Khoa Dang Pham', 'Jin Cui', 'Suhaib A. Fahmy', 'Douglas L. Maskell']",J. Signal Process. Syst.,2014
12,j,A hybrid short read mapping accelerator.,"['Yupeng Chen', 'Bertil Schmidt', 'Douglas L. Maskell']",BMC Bioinform.,2013
13,j,C2FPGA - A dependency-timing graph design methodology.,"['Sunita Chandrasekaran', 'Shilpa Shanbagh', 'Ramkumar Jayaraman', 'Douglas L. Maskell', 'Hui Yan Cheah']",J. Parallel Distributed Comput.,2013
14,j,Reconfigurable Accelerator for the Word-Matching Stage of BLASTN.,"['Yupeng Chen', 'Bertil Schmidt', 'Douglas L. Maskell']",IEEE Trans. Very Large Scale Integr. Syst.,2013
15,j,CUSHAW: a CUDA compatible short read aligner to large genomes based on the Burrows-Wheeler transform.,"['Yongchao Liu', 'Bertil Schmidt', 'Douglas L. Maskell']",Bioinform.,2012
16,j,A Fast High-Level Event-Driven Thermal Estimator for Dynamic Thermal Aware Scheduling.,"['Jin Cui', 'Douglas L. Maskell']",IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2012
17,j,CompleteMOTIFs: DNA motif discovery platform for transcription factor binding experiments.,"['Lakshmi Kuttippurathu', 'Michael Hsing', 'Yongchao Liu', 'Bertil Schmidt', 'Douglas L. Maskell', 'Kyungjoon Lee', 'Aibin He', 'William T. Pu', 'Sek Won Kong']",Bioinform.,2011
18,j,DecGPU: distributed error correction on massively parallel graphics processing units using CUDA and MPI.,"['Yongchao Liu', 'Bertil Schmidt', 'Douglas L. Maskell']",BMC Bioinform.,2011
19,j,Parallelized short read assembly of large genomes using de Bruijn graphs.,"['Yongchao Liu', 'Bertil Schmidt', 'Douglas L. Maskell']",BMC Bioinform.,2011
20,j,A Novel Fuzzy Associative Memory Architecture for Stock Market Prediction and Trading.,"['Chai Quek', 'Zaiyi Guo', 'Douglas L. Maskell']",Int. J. Fuzzy Syst. Appl.,2011
21,j,MSAProbs: multiple sequence alignment based on pair hidden Markov models and partition function posterior probabilities.,"['Yongchao Liu', 'Bertil Schmidt', 'Douglas L. Maskell']",Bioinform.,2010
22,j,An improved common subexpression elimination method for reducing logic operators in FIR filter implementations without increasing logic depth.,"['Achutavarrier Prasad Vinod', 'Edmund Ming-Kit Lai', 'Douglas L. Maskell', 'Pramod Kumar Meher']",Integr.,2010
23,j,CUDA-MEME: Accelerating motif discovery in biological sequences using CUDA-enabled graphics processing units.,"['Yongchao Liu', 'Bertil Schmidt', 'Weiguo Liu', 'Douglas L. Maskell']",Pattern Recognit. Lett.,2010
24,j,EpiList II: Closing the Loop in the Development of Generic Cognitive Skills.,"['Ghee Ming Goh', 'Chai Quek', 'Douglas L. Maskell']",IEEE Trans. Syst. Man Cybern. Part A,2010
25,j,High Speed Biological Sequence Analysis With Hidden Markov Models on Reconfigurable Platforms.,"['Timothy F. Oliver', 'Bertil Schmidt', 'Yanto Jakop', 'Douglas L. Maskell']",IEEE Trans. Inf. Technol. Biomed.,2009
26,j,A unified architecture for a public key cryptographic coprocessor.,"['Yi Wang', 'Douglas L. Maskell', 'Jussipekka Leiwo']",J. Syst. Archit.,2008
27,j,Prerouted FPGA Cores for Rapid System Construction in a Dynamic Reconfigurable System.,"['Timothy F. Oliver', 'Douglas L. Maskell']",EURASIP J. Embed. Syst.,2007
28,j,Design of efficient multiplierless FIR filters.,['Douglas L. Maskell'],IET Circuits Devices Syst.,2007
29,j,"Supporting multiple-input, multiple-output custom functions in configurable processors.","['Xiaoyong Chen', 'Douglas L. Maskell']",J. Syst. Archit.,2007
30,j,Fast Identification of Custom Instructions for Extensible Processors.,"['Xiaoyong Chen', 'Douglas L. Maskell', 'Yang Sun']",IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2007
31,j,High-speed Multiple Sequence Alignment on a reconfigurable platform.,"['Timothy F. Oliver', 'Bertil Schmidt', 'Douglas L. Maskell', 'Darran Nathan', 'Ralf Clemens']",Int. J. Bioinform. Res. Appl.,2006
32,j,A technique for expressing IT security objectives.,"['Jussipekka Leiwo', 'Lam-for Kwok', 'Douglas L. Maskell', 'Nenad Stankovic']",Inf. Softw. Technol.,2006
33,j,Adaptive subsample delay estimation using windowed correlation.,"['Douglas L. Maskell', 'Graham S. Woods']",IEEE Trans. Circuits Syst. II Express Briefs,2006
34,j,Using reconfigurable hardware to accelerate multiple sequence alignment with ClustalW.,"['Timothy F. Oliver', 'Bertil Schmidt', 'Darran Nathan', 'Ralf Clemens', 'Douglas L. Maskell']",Bioinform.,2005
35,j,Adaptive subsample delay estimation using a modified quadrature phase detector.,"['Douglas L. Maskell', 'Graham S. Woods']",IEEE Trans. Circuits Syst. II Express Briefs,2005
36,j,Reconfigurable architectures for bio-sequence database scanning on FPGAs.,"['Timothy F. Oliver', 'Bertil Schmidt', 'Douglas L. Maskell']",IEEE Trans. Circuits Syst. II Express Briefs,2005
37,j,The discrete-time quadrature subsample estimation of delay.,"['Douglas L. Maskell', 'Graham S. Woods']",IEEE Trans. Instrum. Meas.,2002
38,j,A frequency modulated envelope delay FSCW radar for multiple-target applications.,"['Douglas L. Maskell', 'Graham S. Woods']",IEEE Trans. Instrum. Meas.,2000
39,j,The estimation of subsample time delay of arrival in the discrete-time measurement of phase delay.,"['Douglas L. Maskell', 'Graham S. Woods']",IEEE Trans. Instrum. Meas.,1999
40,c,An Approximate Adder with Reduced Error and Optimized Design Metrics.,"['Padmanabhan Balasubramanian', 'Raunaq Nayar', 'Douglas L. Maskell']",APCCAS,2021
41,c,Image Compression using Approximate Addition.,"['Raunaq Nayar', 'Padmanabhan Balasubramanian', 'Douglas Leslie Maskell']",TENCON,2021
42,c,Energy Efficient In-memory Integer Multiplication Based on Racetrack Memory.,"['Tao Luo', 'Wei Zhang', 'Bingsheng He', 'Cheng Liu', 'Douglas L. Maskell']",ICDCS,2020
43,c,High Throughput Accelerator Interface Framework for a Linear Time-Multiplexed FPGA Overlay.,"['Xiangwei Li', 'Kizheppatt Vipin', 'Douglas L. Maskell', 'Suhaib A. Fahmy', 'Abhishek Kumar Jain']",ISCAS,2020
44,c,Hardware Optimized Approximate Adder with Normal Error Distribution.,"['Raunaq Nayar', 'Padmanabhan Balasubramanian', 'Douglas L. Maskell']",ISVLSI,2020
45,c,Area Optimized Quasi Delay Insensitive Majority Voter for TMR Applications.,"['P. Balasubramanian', 'Douglas L. Maskell', 'Nikos E. Mastorakis']",EECS,2019
46,c,A time-multiplexed FPGA overlay with linear interconnect.,"['Xiangwei Li', 'Abhishek Kumar Jain', 'Douglas L. Maskell', 'Suhaib A. Fahmy']",DATE,2018
47,c,Indicating Asynchronous Multipliers.,"['P. Balasubramanian', 'Douglas L. Maskell', 'Nikos E. Mastorakis']",EECS,2018
48,c,Asynchronous Early Output Block Carry Lookahead Adder with Improved Quality of Results.,"['P. Balasubramanian', 'Douglas L. Maskell', 'Nikos E. Mastorakis']",MWSCAS,2018
49,c,Majority and Minority Voted Redundancy for Safety-Critical Applications.,"['P. Balasubramanian', 'Douglas L. Maskell', 'Nikos E. Mastorakis']",MWSCAS,2018
50,c,A System Health Indicator for the Distributed Minority and Majority Voting Based Redundancy Scheme.,"['P. Balasubramanian', 'Douglas L. Maskell', 'Krishnamachar Prasad']",TENCON,2018
51,c,Hardware Efficient Approximate Adder Design.,"['P. Balasubramanian', 'Douglas L. Maskell']",TENCON,2018
52,c,A novel two-stage modular multiplier based on racetrack memory for asymmetric cryptography.,"['Tao Luo', 'Bingsheng He', 'Wei Zhang', 'Douglas L. Maskell']",ICCAD,2017
53,c,Approximate quasi-delay-insensitive asynchronous adders: Design and analysis.,"['P. Balasubramanian', 'Cuong Dang', 'Douglas L. Maskell']",MWSCAS,2017
54,c,A racetrack memory based in-memory booth multiplier for cryptography application.,"['Tao Luo', 'Wei Zhang', 'Bingsheng He', 'Douglas L. Maskell']",ASP-DAC,2016
55,c,Are Coarse-Grained Overlays Ready for General Purpose Application Acceleration on FPGAs?,"['Abhishek Kumar Jain', 'Douglas L. Maskell', 'Suhaib A. Fahmy']",DASC/PiCom/DataCom/CyberSciTech,2016
56,c,Throughput oriented FPGA overlays using DSP blocks.,"['Abhishek Kumar Jain', 'Douglas L. Maskell', 'Suhaib A. Fahmy']",DATE,2016
57,c,DeCO: A DSP Block Based FPGA Accelerator Overlay with Low Overhead Interconnect.,"['Abhishek Kumar Jain', 'Xiangwei Li', 'Pranjul Singhai', 'Douglas L. Maskell', 'Suhaib A. Fahmy']",FCCM,2016
58,c,Efficient Overlay Architecture Based on DSP Blocks.,"['Abhishek Kumar Jain', 'Suhaib A. Fahmy', 'Douglas L. Maskell']",FCCM,2015
59,c,Automatic fault detection and diagnosis for photovoltaic systems using combined artificial neural network and analytical based methods.,"['Lian Lian Jiang', 'Douglas L. Maskell']",IJCNN,2015
60,c,FIE-FCMAC: A novel fuzzy cerebellum model articulation controller (FCMAC) using fuzzy interpolation and extrapolation technique.,"['Weigui Jair Zhou', 'Douglas Leslie Maskell', 'Chai Quek']",IJCNN,2015
61,c,A uniform implementation scheme for evolutionary optimization algorithms and the experimental implementation of an ACO based MPPT for PV systems under partial shading.,"['Lian Lian Jiang', 'Douglas L. Maskell']",CIASG,2014
62,c,Soft-switching single inductor current-fed push-pull converter for PV applications.,"['D. R. Nayanasiri', 'D. Mahinda Vilathgamuwa', 'Douglas L. Maskell', 'Gilbert Hock Beng Foo']",IECON,2014
63,c,HFL micro inverter with front-end diode clamped multi-level inverter and half-wave cycloconverter.,"['Dulika R. Nayanasiri', 'D. Mahinda Vilathgamuwa', 'Douglas L. Maskell']",ISIE,2014
64,c,Microkernel hypervisor for a hybrid ARM-FPGA platform.,"['Khoa Dang Pham', 'Abhishek Kumar Jain', 'Jin Cui', 'Suhaib A. Fahmy', 'Douglas L. Maskell']",ASAP,2013
65,c,Current-controlled resonant circuit based photovoltaic micro-inverter with half- wave cycloconverter.,"['D. R. Nayanasiri', 'D. Mahinda Vilathgamuwa', 'Douglas L. Maskell']",IAS,2013
66,c,A simple and efficient hybrid maximum power point tracking method for PV systems under partially shaded condition.,"['Lian Lian Jiang', 'D. R. Nayanasiri', 'Douglas L. Maskell', 'D. Mahinda Vilathgamuwa']",IECON,2013
67,c,High-frequency-link micro-inverter with front-end current-fed half-bridge boost converter and half-wave cycloconverter.,"['D. R. Nayanasiri', 'D. Mahinda Vilathgamuwa', 'Douglas L. Maskell']",IECON,2013
68,c,Fuzzy interpolation and extrapolation using shift ratio and overall weight measurement based on areas of fuzzy sets.,"['Weigui Jair Zhou', 'Douglas Leslie Maskell', 'Chai Quek']",UKCI,2013
69,c,A lean FPGA soft processor built using a DSP block.,"['Hui Yan Cheah', 'Suhaib A. Fahmy', 'Douglas L. Maskell', 'Chidamber Kulkarni']",FPGA,2012
70,c,Accelerating short read mapping on an FPGA (abstract only).,"['Yupeng Chen', 'Bertil Schmidt', 'Douglas L. Maskell']",FPGA,2012
71,c,An FPGA aligner for short read mapping.,"['Yupeng Chen', 'Bertil Schmidt', 'Douglas L. Maskell']",FPL,2012
72,c,iDEA: A DSP block based FPGA soft processor.,"['Hui Yan Cheah', 'Suhaib A. Fahmy', 'Douglas L. Maskell']",FPT,2012
73,c,A flann-based controller for maximum power point tracking in PV systems under rapidly changing conditions.,"['Lian Lian Jiang', 'Douglas L. Maskell', 'Jagdish Chandra Patra']",ICASSP,2012
74,c,Chebyshev Functional Link Neural Network-based modeling and experimental verification for photovoltaic arrays.,"['Lian Lian Jiang', 'Douglas L. Maskell', 'Jagdish Chandra Patra']",IJCNN,2012
75,c,Fourth Workshop on using Emerging Parallel Architectures.,"['Bertil Schmidt', 'Douglas L. Maskell']",ICCS,2012
76,c,An Ultrafast Scalable Many-Core Motif Discovery Algorithm for Multiple GPUs.,"['Yongchao Liu', 'Bertil Schmidt', 'Douglas L. Maskell']",IPDPS Workshops,2011
77,c,Performance-Power Design Space Exploration in a Hybrid Computing Platform Suitable for Mobile Applications.,"['Ramkumar Jayaraman', 'Handi Kartadihardja', 'Douglas L. Maskell']",ISED,2011
78,c,Estimation of external quantum efficiency for multi-junction solar cells under influence of charged particles using artificial neural networks.,"['Jagdish Chandra Patra', 'Lian Lian Jiang', 'Douglas L. Maskell']",SMC,2011
79,c,Third Workshop on using Emerging Parallel Architectures.,"['Bertil Schmidt', 'Douglas L. Maskell']",ICCS,2011
80,c,High level event driven thermal estimation for thermal aware task allocation and scheduling.,"['Jin Cui', 'Douglas L. Maskell']",ASP-DAC,2010
81,c,A dependency graph based methodology for parallelizing HLL applications on FPGA (abstract only).,"['Sunita Chandrasekaran', 'Shilpa Shanbagh', 'Douglas L. Maskell']",FPGA,2010
82,c,Second Workshop on using Emerging Parallel Architectures.,"['Bertil Schmidt', 'Douglas L. Maskell']",ICCS,2010
83,c,A Reconfigurable Bloom Filter Architecture for BLASTN.,"['Yupeng Chen', 'Bertil Schmidt', 'Douglas L. Maskell']",ARCS,2009
84,c,MSA-CUDA: Multiple Sequence Alignment on Graphics Processing Units with CUDA.,"['Yongchao Liu', 'Bertil Schmidt', 'Douglas L. Maskell']",ASAP,2009
85,c,Dynamic thermal-aware scheduling on chip multiprocessor for soft real-time system.,"['Jin Cui', 'Douglas L. Maskell']",ACM Great Lakes Symposium on VLSI,2009
86,c,Workshop on Using Emerging Parallel Architectures for Computational Science.,"['Bertil Schmidt', 'Douglas L. Maskell']",ICCS (1),2009
87,c,Parallel reconstruction of neighbor-joining trees for large multiple sequence alignments using CUDA.,"['Yongchao Liu', 'Bertil Schmidt', 'Douglas L. Maskell']",IPDPS,2009
88,c,Efficient multiplierless channel filters for multi-standard SDR.,"['Douglas L. Maskell', 'A. Prasad Vinod']",CIT,2008
89,c,Multiplierless multi-standard SDR channel filters.,"['Douglas L. Maskell', 'Achutavarrier Prasad Vinod', 'Graham S. Woods']",MMSP,2008
90,c,Type-2 GA-TSK fuzzy neural network.,"['Alvin Cai', 'Chai Quek', 'Douglas L. Maskell']",IEEE Congress on Evolutionary Computation,2007
91,c,An Embedded Systems graduate education for Singapore.,"['Ian McLoughlin', 'Douglas L. Maskell', 'Thambipillai Srikanthan', 'Wooi-Boon Goh']",ICPADS,2007
92,c,C-Based Design Methodology for FPGA Implementation of ClustalW MSA.,"['Yan Lin Aung', 'Douglas L. Maskell', 'Timothy F. Oliver', 'Bertil Schmidt', 'William Bong']",PRIB,2007
93,c,Automatic Identification of Custom Functions for Embedded Processors with MIMO Extensions.,"['Xiaoyong Chen', 'Douglas L. Maskell', 'Yang Sun']",APCCAS,2006
94,c,Unified Signed-Digit Number Adder for RSA and ECC Public-key Cryptosystems.,"['Yi Wang', 'Douglas L. Maskell', 'Jussipekka Leiwo', 'Thambipillai Srikanthan']",APCCAS,2006
95,c,M,"['Xiaoyong Chen', 'Douglas L. Maskell']",ARCS,2006
96,c,A Brain Inspired Fuzzy Neuro-predictor for Bank Failure Analysis.,"['Chee H. Lee', 'Chai Quek', 'Douglas L. Maskell']",IEEE Congress on Evolutionary Computation,2006
97,c,FCMAC-AARS: A Novel FNN Architecture for Stock Market Prediction and Trading.,"['Zaiyi Guo', 'Chai Quek', 'Douglas L. Maskell']",IEEE Congress on Evolutionary Computation,2006
98,c,Execution Objects for Dynamically Reconfigurable FPGA Systems.,"['Timothy F. Oliver', 'Douglas L. Maskell']",FPL,2006
99,c,Software-Oriented Approach to Hardware-Software Co-Simulation for FPGA-Based Risc Extensible Processor.,"['K. S. Tham', 'Douglas L. Maskell']",FPL,2006
100,c,Accelerating the Viterbi Algorithm for Profile Hidden Markov Models Using Reconfigurable Hardware.,"['Timothy F. Oliver', 'Bertil Schmidt', 'Yanto Jakop', 'Douglas L. Maskell']",International Conference on Computational Science (1),2006
101,c,The design of multiplierless FIR filters with a minimum adder step and reduced hardware complexity.,"['Douglas L. Maskell', 'Jussipekka Leiwo', 'Jagdish Chandra Patra']",ISCAS,2006
102,c,Software-Oriented System-Level Simulation for Design Space Exploration of Reconfigurable Architectures.,"['K. S. Tham', 'Douglas L. Maskell']",Asia-Pacific Computer Systems Architecture Conference,2005
103,c,Biological Sequence Analysis with Hidden Markov Models on an FPGA.,"['Jacop Yanto', 'Timothy F. Oliver', 'Bertil Schmidt', 'Douglas L. Maskell']",Asia-Pacific Computer Systems Architecture Conference,2005
104,c,Hyper customized processors for bio-sequence database scanning on FPGAs.,"['Timothy F. Oliver', 'Bertil Schmidt', 'Douglas L. Maskell']",FPGA,2005
105,c,An FPGA Model for Developing Dynamic Circuit Computing.,"['Timothy F. Oliver', 'Douglas L. Maskell']",FPT,2005
106,c,Multiple Sequence Alignment on an FPGA.,"['Timothy F. Oliver', 'Bertil Schmidt', 'Douglas L. Maskell', 'Darran Nathan', 'Ralf Clemens']",ICPADS (2),2005
107,c,A reconfigurable architecture for scanning biosequence databases.,"['Timothy F. Oliver', 'Bertil Schmidt', 'Douglas L. Maskell', 'Achutavarrier Prasad Vinod']",ISCAS (5),2005
108,c,A hardware efficient implementation of an adaptive subsample delay estimator.,"['Douglas L. Maskell', 'Graham S. Woods', 'Andrew Kerans']",ISCAS (3),2004
109,c,Towards Run-Time Re-Configurable Techniques for Real-Time Embedded Applications.,"['Timothy F. Oliver', 'Douglas L. Maskell']",Engineering of Reconfigurable Systems and Algorithms,2003
110,i,Gate-Level Static Approximate Adders.,"['P. Balasubramanian', 'Raunaq Nayar', 'Douglas L. Maskell']",CoRR,2021
111,i,Area Optimized Quasi Delay Insensitive Majority Voter for TMR Applications.,"['P. Balasubramanian', 'Douglas L. Maskell', 'Nikos E. Mastorakis']",CoRR,2020
112,i,Asynchronous Early Output Block Carry Lookahead Adder with Improved Quality of Results.,"['P. Balasubramanian', 'Douglas L. Maskell', 'Nikos E. Mastorakis']",CoRR,2019
113,i,Majority and Minority Voted Redundancy for Safety-Critical Applications.,"['P. Balasubramanian', 'Douglas L. Maskell', 'Nikos E. Mastorakis']",CoRR,2019
114,i,Speed and Energy Optimised Quasi-Delay-Insensitive Block Carry Lookahead Adder.,"['P. Balasubramanian', 'Douglas L. Maskell', 'Nikos E. Mastorakis']",CoRR,2019
115,i,Indicating Asynchronous Array Multipliers.,"['P. Balasubramanian', 'Douglas L. Maskell']",CoRR,2019
116,i,Indicating Asynchronous Multipliers.,"['P. Balasubramanian', 'Douglas L. Maskell', 'Nikos E. Mastorakis']",CoRR,2019
117,i,Resource-Aware Just-in-Time OpenCL Compiler for Coarse-Grained FPGA Overlays.,"['Abhishek Kumar Jain', 'Douglas L. Maskell', 'Suhaib A. Fahmy']",CoRR,2017
118,i,Asynchronous Early Output Section-Carry Based Carry Lookahead Adder with Alias Carry Logic.,"['P. Balasubramanian', 'Cuong Dang', 'Douglas L. Maskell', 'K. Prasad']",CoRR,2017
119,i,Approximate Ripple Carry and Carry Lookahead Adders - A Comparative Analysis.,"['P. Balasubramanian', 'Cuong Dang', 'Douglas L. Maskell', 'K. Prasad']",CoRR,2017
120,i,An Area-Efficient FPGA Overlay using DSP Block based Time-multiplexed Functional Units.,"['Xiangwei Li', 'Abhishek Kumar Jain', 'Douglas L. Maskell', 'Suhaib A. Fahmy']",CoRR,2016
121,i,Pre-Routed FPGA Cores for Rapid System Construction in a Dynamic Reconfigurable System.,"['Douglas L. Maskell', 'Timothy F. Oliver']",Dynamically Reconfigurable Architectures,2006
