abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c2670.blif
Line 30: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 31: Skipping line ".default_output_required 0.00 0.00 ".
Line 32: Skipping line ".default_input_drive 0.10 0.10 ".
Line 33: Skipping line ".default_output_load 2.00 ".
Line 34: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc2670                         :[0m i/o =  233/  140  lat =    0  nd =   535  edge =   1225  area =1262.00  delay =21.90  lev = 17
--------------- round 1 ---------------
seed = 1457971366
maxLevel = 2
n713 is replaced by n879 with estimated error 0
error = 0
area = 1211
delay = 21.9
#gates = 519
output circuit appNtk/c2670_1_0_1211_21.9.blif
time = 3936080 us
--------------- round 2 ---------------
seed = 134570993
maxLevel = 2
n690 is replaced by n476 with inverter with estimated error 3e-05
error = 3e-05
area = 1144
delay = 21.9
#gates = 497
output circuit appNtk/c2670_2_3e-05_1144_21.9.blif
time = 10280184 us
--------------- round 3 ---------------
seed = 3627687601
maxLevel = 2
n730 is replaced by n718 with estimated error 1e-05
error = 1e-05
area = 1099
delay = 21.9
#gates = 482
output circuit appNtk/c2670_3_1e-05_1099_21.9.blif
time = 15370617 us
--------------- round 4 ---------------
seed = 3151205269
maxLevel = 2
n731 is replaced by one with estimated error 0
error = 0
area = 1082
delay = 21.9
#gates = 475
output circuit appNtk/c2670_4_0_1082_21.9.blif
time = 20292869 us
--------------- round 5 ---------------
seed = 3291308739
maxLevel = 2
n574 is replaced by n621 with estimated error 1e-05
error = 1e-05
area = 1070
delay = 21.9
#gates = 471
output circuit appNtk/c2670_5_1e-05_1070_21.9.blif
time = 25085901 us
--------------- round 6 ---------------
seed = 960836332
maxLevel = 2
n814 is replaced by one with estimated error 1e-05
error = 1e-05
area = 1067
delay = 21.9
#gates = 470
output circuit appNtk/c2670_6_1e-05_1067_21.9.blif
time = 29769601 us
--------------- round 7 ---------------
seed = 1736312877
maxLevel = 2
n856 is replaced by n505 with estimated error 0
error = 0
area = 1063
delay = 21.9
#gates = 469
output circuit appNtk/c2670_7_0_1063_21.9.blif
time = 34354259 us
--------------- round 8 ---------------
seed = 1997861146
maxLevel = 2
n877 is replaced by n511 with estimated error 0
error = 0
area = 1059
delay = 21.9
#gates = 468
output circuit appNtk/c2670_8_0_1059_21.9.blif
time = 39034158 us
--------------- round 9 ---------------
seed = 2954168178
maxLevel = 2
n524 is replaced by n733 with estimated error 0
error = 0
area = 1057
delay = 21.9
#gates = 467
output circuit appNtk/c2670_9_0_1057_21.9.blif
time = 43694283 us
--------------- round 10 ---------------
seed = 2895548591
maxLevel = 2
n832 is replaced by n826 with estimated error 0
error = 0
area = 1055
delay = 21.9
#gates = 466
output circuit appNtk/c2670_10_0_1055_21.9.blif
time = 48360154 us
--------------- round 11 ---------------
seed = 3315215995
maxLevel = 2
n865 is replaced by n894 with estimated error 1e-05
error = 1e-05
area = 1053
delay = 21.9
#gates = 465
output circuit appNtk/c2670_11_1e-05_1053_21.9.blif
time = 52910477 us
--------------- round 12 ---------------
seed = 2911632873
maxLevel = 2
n898 is replaced by n839 with estimated error 0
error = 0
area = 1051
delay = 21.9
#gates = 464
output circuit appNtk/c2670_12_0_1051_21.9.blif
time = 57343243 us
--------------- round 13 ---------------
seed = 4120550565
maxLevel = 2
n732 is replaced by zero with estimated error 0
error = 0
area = 1050
delay = 21.9
#gates = 463
output circuit appNtk/c2670_13_0_1050_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 61806107 us
--------------- round 14 ---------------
seed = 2728790560
maxLevel = 2
n820 is replaced by n764 with estimated error 0
error = 0
area = 1049
delay = 21.9
#gates = 462
output circuit appNtk/c2670_14_0_1049_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 66102448 us
--------------- round 15 ---------------
seed = 1869930247
maxLevel = 2
n822 is replaced by n611 with inverter with estimated error 0
error = 0
area = 1048
delay = 21.9
#gates = 462
output circuit appNtk/c2670_15_0_1048_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 70659149 us
--------------- round 16 ---------------
seed = 3269433544
maxLevel = 2
n830 is replaced by n760 with estimated error 1e-05
error = 1e-05
area = 1047
delay = 21.9
#gates = 461
output circuit appNtk/c2670_16_1e-05_1047_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 75232473 us
--------------- round 17 ---------------
seed = 376689613
maxLevel = 2
n835 is replaced by n646 with inverter with estimated error 1e-05
error = 1e-05
area = 1046
delay = 21.9
#gates = 461
output circuit appNtk/c2670_17_1e-05_1046_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 79577837 us
--------------- round 18 ---------------
seed = 3220762338
maxLevel = 2
n844 is replaced by n587 with estimated error 0.00135
error = 0.00135
area = 1042
delay = 21.9
#gates = 460
output circuit appNtk/c2670_18_0.00135_1042_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 83922262 us
--------------- round 19 ---------------
seed = 3607177491
maxLevel = 2
n846 is replaced by n632 with inverter with estimated error 0.00264
error = 0.00264
area = 1041
delay = 21.9
#gates = 460
output circuit appNtk/c2670_19_0.00264_1041_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 88075028 us
--------------- round 20 ---------------
seed = 3134840356
maxLevel = 2
exceed error bound
