# Benchmark "control_merge" written by ABC on Sun Jul 13 14:40:30 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins[13] ins[14] ins[15] ins[16] \
 ins[17] ins[18] ins[19] ins_valid[0] ins_valid[1] ins_valid[2] \
 ins_valid[3] outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] outs[0] \
 outs[1] outs[2] outs[3] outs[4] outs_valid index index_valid

.latch        n82 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n87 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n92 control.tehb.dataReg  0
.latch        n97 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n54
01 1
.names control.tehb.control.fullReg new_n54 ins_ready[1]
01 1
.names ins_valid[0] new_n54 new_n56
00 1
.names ins_valid[2] new_n56 new_n57
11 1
.names control.tehb.control.fullReg new_n57 ins_ready[2]
01 1
.names new_n56 new_n57 new_n59
00 1
.names new_n57 new_n59 new_n60
00 1
.names ins_valid[3] new_n60 new_n61
11 1
.names control.tehb.control.fullReg new_n61 ins_ready[3]
01 1
.names control.tehb.dataReg control.tehb.control.fullReg new_n63
11 1
.names new_n54 new_n61 new_n64
00 1
.names control.tehb.control.fullReg new_n64 new_n65
00 1
.names new_n63 new_n65 index
00 0
.names ins[0] index new_n67
10 1
.names ins[5] index new_n68
11 1
.names new_n67 new_n68 outs[0]
00 0
.names ins[1] index new_n70
10 1
.names ins[6] index new_n71
11 1
.names new_n70 new_n71 outs[1]
00 0
.names ins[2] index new_n73
10 1
.names ins[7] index new_n74
11 1
.names new_n73 new_n74 outs[2]
00 0
.names ins[3] index new_n76
10 1
.names ins[8] index new_n77
11 1
.names new_n76 new_n77 outs[3]
00 0
.names ins[9] index new_n79
11 1
.names ins[4] index new_n80
10 1
.names new_n79 new_n80 outs[4]
00 0
.names new_n60 new_n61 new_n82_1
00 1
.names new_n61 new_n82_1 new_n83
00 1
.names control.tehb.control.fullReg new_n83 new_n84
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n84 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n84 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n87_1
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n88
01 1
.names new_n87_1 new_n88 new_n89
00 1
.names rst new_n89 new_n90
00 1
.names new_n84 new_n90 n97
01 1
.names new_n87_1 n97 n82
01 0
.names new_n88 n97 n87
01 0
.names control.tehb.control.fullReg new_n89 new_n94
00 1
.names new_n83 new_n94 new_n95
01 1
.names control.tehb.dataReg new_n95 new_n96
10 1
.names new_n64 new_n95 new_n97_1
01 1
.names new_n96 new_n97_1 new_n98
00 1
.names rst new_n98 n92
00 1
.end
