// Seed: 1687282244
`timescale 1 ps / 1ps
module module_0 (
    input supply0 id_0,
    input logic id_1,
    output id_2
);
  logic id_3;
  initial begin
    id_3 = id_0#(.id_1(1)) [1];
    id_2 <= 1;
  end
endmodule
