<!DOCTYPE html> <html lang="en"> <head> <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"> <meta charset="utf-8"> <meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no"> <meta http-equiv="X-UA-Compatible" content="IE=edge"> <title>Vitae | Sidhartha Kumar Ippili</title> <meta name="author" content="Sidhartha Kumar Ippili"> <meta name="description" content=""> <meta name="keywords" content="Siddhartha123, sidhartha-website, jekyll-theme, academic-website, portfolio-website, al-folio"> <meta property="og:site_name" content="Sidhartha Kumar Ippili"> <meta property="og:type" content="website"> <meta property="og:title" content="Sidhartha Kumar Ippili | Vitae"> <meta property="og:url" content="https://siddhartha123.github.io/vitae/"> <meta property="og:description" content=""> <meta property="og:locale" content="en"> <meta name="twitter:card" content="summary"> <meta name="twitter:title" content="Vitae"> <meta name="twitter:description" content=""> <link href="https://cdn.jsdelivr.net/npm/bootstrap@4.6.1/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha256-DF7Zhf293AJxJNTmh5zhoYYIMs2oXitRfBjY+9L//AY=" crossorigin="anonymous"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/css/mdb.min.css" integrity="sha256-jpjYvU3G3N6nrrBwXJoVEYI/0zw8htfFnhT9ljN3JJw=" crossorigin="anonymous"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@5.15.4/css/all.min.css" integrity="sha256-mUZM63G8m73Mcidfrv5E+Y61y7a12O5mW4ezU3bxqW4=" crossorigin="anonymous"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/academicons@1.9.1/css/academicons.min.css" integrity="sha256-i1+4qU2G2860dGGIOJscdC30s9beBXjFfzjWLjBRsBg=" crossorigin="anonymous"> <link rel="stylesheet" type="text/css" href="https://fonts.googleapis.com/css?family=Roboto:300,400,500,700|Roboto+Slab:100,300,400,500,700|Material+Icons"> <link rel="apple-touch-icon" sizes="180x180" href="/assets/img/favicon_package/apple-touch-icon.png"> <link rel="icon" type="image/png" sizes="32x32" href="/assets/img/favicon_package/favicon-32x32.png"> <link rel="icon" type="image/png" sizes="16x16" href="/assets/img/favicon_package/favicon-16x16.png"> <link rel="manifest" href="/assets/img/favicon_package/site.webmanifest"> <link rel="mask-icon" href="/assets/img/favicon_package/safari-pinned-tab.svg" color="#5bbad5"> <link rel="shortcut icon" href="/assets/img/favicon_package/favicon.ico"> <meta name="msapplication-TileColor" content="#603cba"> <meta name="msapplication-config" content="/assets/img/favicon_package/browserconfig.xml"> <meta name="theme-color" content="#ffffff"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/jwarby/jekyll-pygments-themes@master/github.css" media="" id="highlight_theme_light"> <link rel="shortcut icon" href="data:image/svg+xml,&lt;svg%20xmlns=%22http://www.w3.org/2000/svg%22%20viewBox=%220%200%20100%20100%22&gt;&lt;text%20y=%22.9em%22%20font-size=%2290%22&gt;%E2%9A%9B%EF%B8%8F&lt;/text&gt;&lt;/svg&gt;"> <link rel="stylesheet" href="/assets/css/main.css"> <link rel="canonical" href="https://siddhartha123.github.io/vitae/"> <link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/jwarby/jekyll-pygments-themes@master/native.css" media="none" id="highlight_theme_dark"> <script src="/assets/js/theme.js"></script> <script src="/assets/js/dark_mode.js"></script> </head> <body class="fixed-top-nav "> <header> <nav id="navbar" class="navbar navbar-light navbar-expand-sm fixed-top"> <div class="container"> <a class="navbar-brand title font-weight-lighter" href="/"><span class="font-weight-bold">Sidhartha </span>Kumar Ippili</a> <button class="navbar-toggler collapsed ml-auto" type="button" data-toggle="collapse" data-target="#navbarNav" aria-controls="navbarNav" aria-expanded="false" aria-label="Toggle navigation"> <span class="sr-only">Toggle navigation</span> <span class="icon-bar top-bar"></span> <span class="icon-bar middle-bar"></span> <span class="icon-bar bottom-bar"></span> </button> <div class="collapse navbar-collapse text-right" id="navbarNav"> <ul class="navbar-nav ml-auto flex-nowrap"> <li class="nav-item "> <a class="nav-link" href="/">About</a> </li> <li class="nav-item "> <a class="nav-link" href="/blogs/">Blogs</a> </li> <li class="nav-item "> <a class="nav-link" href="/projects/">Projects</a> </li> <li class="nav-item active"> <a class="nav-link" href="/vitae/">Vitae<span class="sr-only">(current)</span></a> </li> <li class="toggle-container"> <button id="light-toggle" title="Change theme"> <i class="fas fa-moon"></i> <i class="fas fa-sun"></i> </button> </li> </ul> </div> </div> </nav> <progress id="progress" value="0"> <div class="progress-container"> <span class="progress-bar"></span> </div> </progress> </header> <div class="container mt-5"> <div class="post"> <header class="post-header"> <h1 class="post-title">Vitae <a href="/assets/pdf/sid_resume_2024.pdf" target="_blank" rel="noopener noreferrer" class="float-right"><i class="fas fa-file-pdf"></i></a> </h1> <p class="post-description"></p> </header> <article> <div class="cv"> <div class="card mt-3 p-3"> <h3 class="card-title font-weight-medium">Education</h3> <div> <ul class="card-text font-weight-light list-group list-group-flush"> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center" style="width: 75px;"> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px;"> 2019 - 2022 </span> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4">M.Tech. in Electronic Systems (Dept. of Electrical Engineering)</h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem;font-style: italic;">Indian Institute of Technology, Bombay, India</h6> <ul class="items"> <li> <span class="item">Advised by <a href="https://www.ee.iitb.ac.in/web/people/sachin-patkar/" rel="external nofollow noopener" target="_blank">Prof. Sachin Patkar</a>.</span> </li> <li> <span class="item"><span>GPA - <span> 9.84/10 (Overall), 9.63/10 (Courses only)</span> </span></span> </li> <li> <span class="item"><span>Courses taken:</span> Hardware Description, VLSI Design, Advanced Computer Architecture, Processor Design, Testing &amp; Verification of VLSI Circuits, Algorithmic Design of Digital Systems, Computer Architecture for Performance and Security</span> </li> </ul> </div> </div> </li> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center" style="width: 75px;"> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px;"> 2015 - 2019 </span> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4">B.Tech. in Electronics and Instrumentation Engineering</h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem;font-style: italic;">National Institute of Technology, Rourkela, India</h6> <ul class="items"> <li> <span class="item"><b>Advisor:</b> <a href="https://www.nitrkl.ac.in/EC/~dpacharya" rel="external nofollow noopener" target="_blank">Prof. Debiprasad P Acharya</a>.</span> </li> <li> <span class="item"><span>GPA:<span> 8.86/10</span> </span></span> </li> </ul> </div> </div> </li> </ul> </div> </div> <div class="card mt-3 p-3"> <h3 class="card-title font-weight-medium">Work/Research Experience</h3> <div> <ul class="card-text font-weight-light list-group list-group-flush"> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center" style="width: 75px;"> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px;"> 2022 - Present </span> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4">Digital Design Engineer, Radar R&amp;D, Texas Instruments Pvt. Ltd.</h6> <ul class="items"> <li> <span class="item">Working on pre-Silicon validation of Radar SoCs using in-circuit emulation on Cadence Palladium hardware</span> </li> <li> <span class="item">Owned emulation setup for one product which involves building emulation image from design RTL and made significant enhancements in the build flow, feature-set e.g. <b>integration of UPF power intent onto Cadence emulation platform</b>, resulting in enhanced validation quality and reduction of turnaround time when migrating to newer design RTL release</span> </li> <li> <span class="item">Developed <b>Python based framework to generate synthesizable RTL</b> of testbench for emulation platform to expose the design to various complex use-cases in pre-Si stage</span> </li> <li> <span class="item">Worked on validation of <b>ethernet IP</b> by implementing various complex software datapaths while meeting system performance in memory-constrained devices. This included generation of UDP and PTP packets and transmitting them over 1 Gbps interface which was implemented in bare-metal C code</span> </li> <li> <span class="item">Developed system level test scenarios and implemented them in Embedded C to uncover RTL bugs/corner-case misses</span> </li> <li> <span class="item">Mentored several interns working on range of activities including development of product agnostic automation flows for better reuse, power aware emulation, cache architecture exploration using processor benchmarks</span> </li> </ul> </div> </div> </li> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center" style="width: 75px;"> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px;"> 2020 - 2021 </span> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4">M.Tech Thesis, IIT Bombay</h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem;font-style: italic;"> <b>Advisor:</b> <a href="https://www.ee.iitb.ac.in/web/people/sachin-patkar/" rel="external nofollow noopener" target="_blank">Prof. Sachin Patkar</a>.</h6> <ul class="items"> <li> <span class="item">Objective - To design specialized hardware systems for acceleration of post-quantum cryptographic algorithms using hardware/software co-design</span> </li> <li> <span class="item">Reviewed literature on various post-quantum cryptographic algorithms like lattice based Ring-LWE</span> </li> <li> <span class="item">Developing hardware accelerators for polynomial multiplication which are highly parallelizable and can be configured to handle variable dimensions for post-quantum cryptographic applications</span> </li> <li> <span class="item">Developing scalable post-quantum cryptoprocessors, Integration of the developed accelerators with RISC-V cores in the form of off-load engine</span> </li> <li> <span class="item">Development of accelerators for large scale primitives of Zero Knowledge Proofs like NTT and MSM</span> </li> </ul> </div> </div> </li> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center" style="width: 75px;"> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px;"> 2018 (Summer) </span> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4">Cyber Physical Systems Lab, IIIT Delhi (Summer Intern)</h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem;font-style: italic;"> <em>Advisor:</em> <a href="https://moonlab.iiserb.ac.in/people.html" rel="external nofollow noopener" target="_blank">Prof. P. B. Sujit</a> </h6> <ul class="items"> <li> <span class="item">Implementation of Model Predictive Control based cooperative target defence using ground-rover</span> </li> <li> <span class="item">Interfaced a MATLAB based 3-agent control algorithm with remotely controlled ground rovers using ROS</span> </li> <li> <span class="item">Optimized the reaction delay by modifying the rovers' on-board controller firmware and developed browser-based visualization tool for realtime GPS data collection</span> </li> </ul> </div> </div> </li> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center" style="width: 75px;"> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px;"> 2018 (Summer) </span> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4">Internship, Drubus Technologies Pvt. Limited</h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem;font-style: italic;"> <em>Advisor:</em> <a href="https://in.linkedin.com/in/sanjay-kumar-mitra-612781b4" rel="external nofollow noopener" target="_blank">Sanjay Kumar Mitra</a> </h6> <ul class="items"> <li> <span class="item">Multi-tenancy Infrastructure development for Cloud Applications - facilitated deployment of web applications in a distributed system for multiple clients while ensuring high availability.</span> </li> <li> <span class="item">Multi-threaded Pooling Mechanism - Implemented various scheduling algorithms to share resources among multiple web clients to ensure fair service access.</span> </li> </ul> </div> </div> </li> </ul> </div> </div> <div class="card mt-3 p-3"> <h3 class="card-title font-weight-medium">Publications</h3> <div> <ul class="card-text font-weight-light list-group list-group-flush"> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center" style="width: 75px;"> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px;"> 2019 </span> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4"><a href="https://arxiv.org/abs/2304.05634" rel="external nofollow noopener" target="_blank">NMPC Based Approach for Cooperative Target Defence</a></h6> <ul class="items"> <li> <span class="item"><b>Authors:</b> Amith Manoharan, Mandeep Singh, Andrea Alessandretti, Joel G Manathara, SC Prusty, Nishant Mohanty, <b>Sidhartha Kumar</b>, Ashutosh Sahoo, PB Sujit</span> </li> <li> <span class="item"><b>Conference:</b> <i><a href="https://acc2019.a2c2.org/" rel="external nofollow noopener" target="_blank">American Control Conference 2019</a></i>, Philadelphia, USA.</span> </li> </ul> </div> </div> </li> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center" style="width: 75px;"> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px;"> 2023 </span> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4"><a href="https://60dac.conference-program.com/presentation/?id=ETPOST217&amp;sess=sess244" rel="external nofollow noopener" target="_blank">Unified Design Verification Flow for Pre-Silicon SoC Power Estimation And Achieving Post-Silicon Correlation to Customer Sampling</a></h6> <ul class="items"> <li> <span class="item"><b>Authors:</b> Prashanth Saraf, Ankita Mohanty, Sai Ram Jayanthi, Tanushri Bhagat, Aruna Koityar, Ninad Khire, <b>Sidhartha Kumar</b>, Karthik Subburaj, Ashwini Padoor, Subhadeep Ghosh</span> </li> <li> <span class="item"><b>Conference:</b> <i><a href="https://60dac.conference-program.com/" rel="external nofollow noopener" target="_blank">Design Automation Conference 2023</a></i>, San Francisco, USA.</span> </li> </ul> </div> </div> </li> </ul> </div> </div> <div class="card mt-3 p-3"> <h3 class="card-title font-weight-medium">Open Source &amp; Course Projects</h3> <div> <ul class="card-text font-weight-light list-group list-group-flush"> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center" style="width: 75px;"> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px;"> Jun ’21 - July ’22 </span> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4">HW/SW co-design based acceleration of post-quantum cryptographic algorithms</h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem;font-style: italic;">M.Tech. Project, <em>Guide:</em> Prof. Sachin Patkar, Dept. of EE,</h6> <ul class="items"> <li> <span class="item">Developed hardware accelerators for polynomial multiplication which are highly parallel and can be configured to handle variable dimensions for post-quantum cryptographic applications</span> </li> <li> <span class="item">Development of accelerators for large scale primitives of Zero Knowledge Proofs like high order Number Theoretic Transform and Multi-Scalar Multiplication</span> </li> <li> <span class="item">Integration of the developed accelerators with Xilinx Micro-blaze core in the form of off-load engine</span> </li> </ul> </div> </div> </li> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center" style="width: 75px;"> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px;"> ’21 - July ’22 </span> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4">Cache conflict based attack on randomized cache Jun</h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem;font-style: italic;"> <em>Instructor:</em> Prof. Biswabandan Panda, Dept. of CSE, IIT Bombay (Comp. Arch. for Performance &amp; Security)</h6> <ul class="items"> <li> <span class="item">Attempted to exploit the knowledge of replacement policy used to mount side-channel attack on last level randomized cache</span> </li> <li> <span class="item">Analysed the extent to which prime+probe attack can affect randomized cache using a trace based architecture simulator (ChampSim)</span> </li> </ul> </div> </div> </li> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center" style="width: 75px;"> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px;"> Jul - Dec '20 </span> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4">32×32 Matrix-vector Product Accelerator</h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem;font-style: italic;"> <em>Instructor:</em> Prof. Madhav Desai, Dept. of EE, IT Bombay(Algorithmic Design of Digital Systems)</h6> <ul class="items"> <li> <span class="item">Designed a hardware accelerator for matrix-vector product calculation in Aa language</span> </li> <li> <span class="item">Performance was improved using pipeline parallel architecture and memory banking</span> </li> </ul> </div> </div> </li> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center" style="width: 75px;"> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px;"> Jan - May '20 </span> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4">FPGA based image compression and encryption system</h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem;font-style: italic;"> <em>Instructor:</em> Prof. Sachin Patkar, Dept. of EE, IIT Bombay (VLSI Design Lab)</h6> <ul class="items"> <li> <span class="item">DWT based compression implemented in BSV and AES-128 encryption implemented in Verilog was implemented as a co-processor unit</span> </li> <li> <span class="item">Tested the design using NIOS II soft-core and Nios II Software Build Tools on Intel DE0-Nano</span> </li> </ul> </div> </div> </li> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center" style="width: 75px;"> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px;"> Jul - Dec '20 </span> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4">4-input/4-output Packet switch</h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem;font-style: italic;"> <em>Instructor:</em> Prof. Madhav Desai, Dept. of EE, IIT Bombay (Algorithmic Design of Digital Systems)</h6> <ul class="items"> <li> <span class="item">Designed a packet switch for routing data packets in Aa language which generated VHDL model</span> </li> <li> <span class="item">C/RTL co-simulation was done using GHDL and AHIR toolchain that covered various port scenarios</span> </li> </ul> </div> </div> </li> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center" style="width: 75px;"> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px;"> Jul - Dec '19 </span> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4">32-bit Dadda Multiplier RTL design</h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem;font-style: italic;"> <em>Instructor:</em> Prof. Dinesh Sharma, Dept. of EE, IIT Bombay (VLSI Design)</h6> <ul class="items"> <li> <span class="item">Designed a parameterized PHP script to generate VHDL code for all reduction stages of Dadda multiplier which supports variable data-width multiplication and used Brent-Kung adder for final addition</span> </li> </ul> </div> </div> </li> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center" style="width: 75px;"> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px;"> Jul - Dec '19 </span> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4">16-bit Brent Kung adder ASIC design</h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem;font-style: italic;"> <em>Instructor:</em> Prof. Dinesh Sharma, Dept. of EE, IIT Bombay (VLSI Design)</h6> <ul class="items"> <li> <span class="item">Designed 32-bit logarithmic (Brent Kung) adder in VHDL and determined the critical path delay</span> </li> <li> <span class="item">Designed layout of 16-bit Brent Kung Adder using Cadence Virtuoso and extracted the delays</span> </li> </ul> </div> </div> </li> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center" style="width: 75px;"> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px;"> Feb - Mar '19 </span> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4">16-bit 8-point FFT processor RTL Design</h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem;font-style: italic;"> <em>Guide:</em> Prof. Debiprasad P Acharya, Dept. of ECE, NIT Rourkela (Reconfigurable Systems Design Lab)</h6> <ul class="items"> <li> <span class="item">Implemented pipelined FFT processor in Verilog that calculates the DFT sequence of 16-bit fixed point input sequence using decimation-in-time algorithm</span> </li> </ul> </div> </div> </li> <li class="list-group-item"> <div class="row"> <div class="col-xs-2 cl-sm-2 col-md-2 text-center" style="width: 75px;"> <span class="badge font-weight-bold danger-color-dark text-uppercase align-middle" style="min-width: 75px;"> Jan - May '21 </span> </div> <div class="col-xs-10 cl-sm-10 col-md-10 mt-2 mt-md-0"> <h6 class="title font-weight-bold ml-1 ml-md-4">CNF builder framework for use in verification</h6> <h6 class="ml-1 ml-md-4" style="font-size: 0.95rem;font-style: italic;"> <em>Instructor:</em> Prof. Madhav Desai, Dept. of EE, IIT Bombay (Testing and Verification of VLSI Circuits)</h6> <ul class="items"> <li> <span class="item">Designed light-weight C++ library for manipulation of logical expressions in conjunctive normal form (CNF)</span> </li> <li> <span class="item">Used the framework for generating fault test patterns and verifying FSM equivalence</span> </li> </ul> </div> </div> </li> </ul> </div> </div> <div class="card mt-3 p-3"> <h3 class="card-title font-weight-medium">Key Courses</h3> <div> <ul class="card-text font-weight-light list-group list-group-flush"> <li class="list-group-item"> <h5 class="font-italic"></h5> <ul class="subitems"> <li><span class="subitem">Hardware Description, VLSI Design, VLSI Design Lab</span></li> <li><span class="subitem">Processor Design, Advanced Computer Architecture, Algorithmic Design of Digital Systems</span></li> </ul> </li> </ul> </div> </div> </div> </article> </div> </div> <footer class="fixed-bottom"> <div class="container mt-0"> © Copyright 2024 Sidhartha Kumar Ippili. Powered by <a href="https://jekyllrb.com/" target="_blank" rel="external nofollow noopener">Jekyll</a> with <a href="https://github.com/alshedivat/al-folio" rel="external nofollow noopener" target="_blank">al-folio</a> theme. Hosted by <a href="https://pages.github.com/" target="_blank" rel="external nofollow noopener">GitHub Pages</a>. Last updated: August 29, 2024. </div> </footer> <script src="https://cdn.jsdelivr.net/npm/jquery@3.6.0/dist/jquery.min.js" integrity="sha256-/xUj+3OJU5yExlq6GSYGSHk7tPXikynS7ogEvDej/m4=" crossorigin="anonymous"></script> <script src="https://cdn.jsdelivr.net/npm/bootstrap@4.6.1/dist/js/bootstrap.bundle.min.js" integrity="sha256-fgLAgv7fyCGopR/gBNq2iW3ZKIdqIcyshnUULC4vex8=" crossorigin="anonymous"></script> <script src="https://cdn.jsdelivr.net/npm/mdbootstrap@4.20.0/js/mdb.min.js" integrity="sha256-NdbiivsvWt7VYCt6hYNT3h/th9vSTL4EDWeGs5SN3DA=" crossorigin="anonymous"></script> <script defer src="https://cdn.jsdelivr.net/npm/masonry-layout@4.2.2/dist/masonry.pkgd.min.js" integrity="sha256-Nn1q/fx0H7SNLZMQ5Hw5JLaTRZp0yILA/FRexe19VdI=" crossorigin="anonymous"></script> <script defer src="https://cdn.jsdelivr.net/npm/imagesloaded@4/imagesloaded.pkgd.min.js"></script> <script defer src="/assets/js/masonry.js" type="text/javascript"></script> <script type="text/javascript">$(function(){$('[data-toggle="tooltip"]').tooltip()});</script> <script defer src="https://cdn.jsdelivr.net/npm/medium-zoom@1.0.8/dist/medium-zoom.min.js" integrity="sha256-7PhEpEWEW0XXQ0k6kQrPKwuoIomz8R8IYyuU1Qew4P8=" crossorigin="anonymous"></script> <script defer src="/assets/js/zoom.js"></script> <script defer src="/assets/js/common.js"></script> <script async src="https://d1bxh8uas1mnw7.cloudfront.net/assets/embed.js"></script> <script async src="https://badge.dimensions.ai/badge.js"></script> <script type="text/javascript">window.MathJax={tex:{tags:"ams"}};</script> <script defer type="text/javascript" id="MathJax-script" src="https://cdn.jsdelivr.net/npm/mathjax@3.2.0/es5/tex-mml-chtml.js"></script> <script type="text/javascript">function progressBarSetup(){"max"in document.createElement("progress")?(initializeProgressElement(),$(document).on("scroll",function(){progressBar.attr({value:getCurrentScrollPosition()})}),$(window).on("resize",initializeProgressElement)):(resizeProgressBar(),$(document).on("scroll",resizeProgressBar),$(window).on("resize",resizeProgressBar))}function getCurrentScrollPosition(){return $(window).scrollTop()}function initializeProgressElement(){let e=$("#navbar").outerHeight(!0);$("body").css({"padding-top":e}),$("progress-container").css({"padding-top":e}),progressBar.css({top:e}),progressBar.attr({max:getDistanceToScroll(),value:getCurrentScrollPosition()})}function getDistanceToScroll(){return $(document).height()-$(window).height()}function resizeProgressBar(){progressBar.css({width:getWidthPercentage()+"%"})}function getWidthPercentage(){return getCurrentScrollPosition()/getDistanceToScroll()*100}const progressBar=$("#progress");window.onload=function(){setTimeout(progressBarSetup,50)};</script> </body> </html>