
A9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000152c  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080016d8  080016d8  000026d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001718  08001718  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  08001718  08001718  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001718  08001718  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001718  08001718  00002718  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800171c  0800171c  0000271c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001720  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  0800172c  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  0800172c  0000302c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000433f  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000fef  00000000  00000000  0000737b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000560  00000000  00000000  00008370  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000003e8  00000000  00000000  000088d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002706a  00000000  00000000  00008cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005b07  00000000  00000000  0002fd22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ee8a3  00000000  00000000  00035829  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001240cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000137c  00000000  00000000  00124110  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  0012548c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000000c 	.word	0x2000000c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	080016c0 	.word	0x080016c0

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000010 	.word	0x20000010
 80001e8:	080016c0 	.word	0x080016c0

080001ec <I2C_init>:
/*
 * PB8 -> i2c SCL
 * PB9 -> i2c SDA
 */

void I2C_init(void){
 80001ec:	b480      	push	{r7}
 80001ee:	af00      	add	r7, sp, #0
	/* USER configure GPIO pins for I2C alternate functions SCL and SDA */
	// Configure I2C
	RCC->AHB2ENR |= (RCC_AHB2ENR_GPIOBEN);   // enable GPIOB clock
 80001f0:	4b34      	ldr	r3, [pc, #208]	@ (80002c4 <I2C_init+0xd8>)
 80001f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80001f4:	4a33      	ldr	r2, [pc, #204]	@ (80002c4 <I2C_init+0xd8>)
 80001f6:	f043 0302 	orr.w	r3, r3, #2
 80001fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
	GPIOB->MODER &= ~(GPIO_MODER_MODE7 | GPIO_MODER_MODE8 | GPIO_MODER_MODE9); //clear bits
 80001fc:	4b32      	ldr	r3, [pc, #200]	@ (80002c8 <I2C_init+0xdc>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a31      	ldr	r2, [pc, #196]	@ (80002c8 <I2C_init+0xdc>)
 8000202:	f423 237c 	bic.w	r3, r3, #1032192	@ 0xfc000
 8000206:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (GPIO_MODER_MODE8_1 | GPIO_MODER_MODE9_1); //set bits AF mode
 8000208:	4b2f      	ldr	r3, [pc, #188]	@ (80002c8 <I2C_init+0xdc>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	4a2e      	ldr	r2, [pc, #184]	@ (80002c8 <I2C_init+0xdc>)
 800020e:	f443 2320 	orr.w	r3, r3, #655360	@ 0xa0000
 8000212:	6013      	str	r3, [r2, #0]
	GPIOB->AFR[1] &= ~((0x000F << GPIO_AFRH_AFSEL8_Pos)
 8000214:	4b2c      	ldr	r3, [pc, #176]	@ (80002c8 <I2C_init+0xdc>)
 8000216:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000218:	4a2b      	ldr	r2, [pc, #172]	@ (80002c8 <I2C_init+0xdc>)
 800021a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800021e:	6253      	str	r3, [r2, #36]	@ 0x24
			| (0x000F << GPIO_AFRH_AFSEL9_Pos));
	GPIOB->AFR[1] |= ((0x0004 << GPIO_AFRH_AFSEL8_Pos)
 8000220:	4b29      	ldr	r3, [pc, #164]	@ (80002c8 <I2C_init+0xdc>)
 8000222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000224:	4a28      	ldr	r2, [pc, #160]	@ (80002c8 <I2C_init+0xdc>)
 8000226:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800022a:	6253      	str	r3, [r2, #36]	@ 0x24
			| (0x0004 << GPIO_AFRH_AFSEL9_Pos));	//set bits AF 4
	GPIOB->OTYPER &= ~(GPIO_OTYPER_OT7 | GPIO_OTYPER_OT8 | GPIO_OTYPER_OT9);
 800022c:	4b26      	ldr	r3, [pc, #152]	@ (80002c8 <I2C_init+0xdc>)
 800022e:	685b      	ldr	r3, [r3, #4]
 8000230:	4a25      	ldr	r2, [pc, #148]	@ (80002c8 <I2C_init+0xdc>)
 8000232:	f423 7360 	bic.w	r3, r3, #896	@ 0x380
 8000236:	6053      	str	r3, [r2, #4]
	GPIOB->OTYPER |= (GPIO_OTYPER_OT8 | GPIO_OTYPER_OT9);
 8000238:	4b23      	ldr	r3, [pc, #140]	@ (80002c8 <I2C_init+0xdc>)
 800023a:	685b      	ldr	r3, [r3, #4]
 800023c:	4a22      	ldr	r2, [pc, #136]	@ (80002c8 <I2C_init+0xdc>)
 800023e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8000242:	6053      	str	r3, [r2, #4]
	GPIOB->PUPDR &= (GPIO_PUPDR_PUPD8 | GPIO_PUPDR_PUPD9);
 8000244:	4b20      	ldr	r3, [pc, #128]	@ (80002c8 <I2C_init+0xdc>)
 8000246:	68db      	ldr	r3, [r3, #12]
 8000248:	4a1f      	ldr	r2, [pc, #124]	@ (80002c8 <I2C_init+0xdc>)
 800024a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800024e:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= (GPIO_PUPDR_PUPD8_1 | GPIO_PUPDR_PUPD9_1);
 8000250:	4b1d      	ldr	r3, [pc, #116]	@ (80002c8 <I2C_init+0xdc>)
 8000252:	68db      	ldr	r3, [r3, #12]
 8000254:	4a1c      	ldr	r2, [pc, #112]	@ (80002c8 <I2C_init+0xdc>)
 8000256:	f443 2320 	orr.w	r3, r3, #655360	@ 0xa0000
 800025a:	60d3      	str	r3, [r2, #12]
//	GPIOB->OTYPER |= (GPIO_PIN_8 | GPIO_PIN_9);
//	GPIOB->OSPEEDR &=~(GPIO_OSPEEDR_OSPEED8 | GPIO_OSPEEDR_OSPEED9);
//	GPIOB->OSPEEDR |= (GPIO_OSPEEDR_OSPEED8_1 | GPIO_OSPEEDR_OSPEED9_1);

	RCC->APB1ENR1 |= RCC_APB1ENR1_I2C1EN;  // enable I2C bus clock
 800025c:	4b19      	ldr	r3, [pc, #100]	@ (80002c4 <I2C_init+0xd8>)
 800025e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000260:	4a18      	ldr	r2, [pc, #96]	@ (80002c4 <I2C_init+0xd8>)
 8000262:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000266:	6593      	str	r3, [r2, #88]	@ 0x58
	I2C1->CR1   &= ~( I2C_CR1_PE );        // put I2C into reset (release SDA, SCL)
 8000268:	4b18      	ldr	r3, [pc, #96]	@ (80002cc <I2C_init+0xe0>)
 800026a:	681b      	ldr	r3, [r3, #0]
 800026c:	4a17      	ldr	r2, [pc, #92]	@ (80002cc <I2C_init+0xe0>)
 800026e:	f023 0301 	bic.w	r3, r3, #1
 8000272:	6013      	str	r3, [r2, #0]
	I2C1->CR1   &= ~( I2C_CR1_ANFOFF );    // filters: enable analog
 8000274:	4b15      	ldr	r3, [pc, #84]	@ (80002cc <I2C_init+0xe0>)
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	4a14      	ldr	r2, [pc, #80]	@ (80002cc <I2C_init+0xe0>)
 800027a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800027e:	6013      	str	r3, [r2, #0]
	I2C1->CR1   &= ~( I2C_CR1_DNF );       // filters: disable digital
 8000280:	4b12      	ldr	r3, [pc, #72]	@ (80002cc <I2C_init+0xe0>)
 8000282:	681b      	ldr	r3, [r3, #0]
 8000284:	4a11      	ldr	r2, [pc, #68]	@ (80002cc <I2C_init+0xe0>)
 8000286:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800028a:	6013      	str	r3, [r2, #0]
	I2C1->TIMINGR = 0x00000509;
 800028c:	4b0f      	ldr	r3, [pc, #60]	@ (80002cc <I2C_init+0xe0>)
 800028e:	f240 5209 	movw	r2, #1289	@ 0x509
 8000292:	611a      	str	r2, [r3, #16]
	I2C1->CR2   |=  ( I2C_CR2_AUTOEND );   // auto send STOP after transmission
 8000294:	4b0d      	ldr	r3, [pc, #52]	@ (80002cc <I2C_init+0xe0>)
 8000296:	685b      	ldr	r3, [r3, #4]
 8000298:	4a0c      	ldr	r2, [pc, #48]	@ (80002cc <I2C_init+0xe0>)
 800029a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800029e:	6053      	str	r3, [r2, #4]
	I2C1->CR2   &= ~( I2C_CR2_ADD10 );     // 7-bit address mode
 80002a0:	4b0a      	ldr	r3, [pc, #40]	@ (80002cc <I2C_init+0xe0>)
 80002a2:	685b      	ldr	r3, [r3, #4]
 80002a4:	4a09      	ldr	r2, [pc, #36]	@ (80002cc <I2C_init+0xe0>)
 80002a6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80002aa:	6053      	str	r3, [r2, #4]
	I2C1->CR1   |=  ( I2C_CR1_PE );        // enable I2C
 80002ac:	4b07      	ldr	r3, [pc, #28]	@ (80002cc <I2C_init+0xe0>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	4a06      	ldr	r2, [pc, #24]	@ (80002cc <I2C_init+0xe0>)
 80002b2:	f043 0301 	orr.w	r3, r3, #1
 80002b6:	6013      	str	r3, [r2, #0]

}
 80002b8:	bf00      	nop
 80002ba:	46bd      	mov	sp, r7
 80002bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c0:	4770      	bx	lr
 80002c2:	bf00      	nop
 80002c4:	40021000 	.word	0x40021000
 80002c8:	48000400 	.word	0x48000400
 80002cc:	40005400 	.word	0x40005400

080002d0 <I2C_write>:

void I2C_write(uint8_t device_address, uint8_t tx_data, uint16_t tx_address){
 80002d0:	b480      	push	{r7}
 80002d2:	b083      	sub	sp, #12
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	4603      	mov	r3, r0
 80002d8:	71fb      	strb	r3, [r7, #7]
 80002da:	460b      	mov	r3, r1
 80002dc:	71bb      	strb	r3, [r7, #6]
 80002de:	4613      	mov	r3, r2
 80002e0:	80bb      	strh	r3, [r7, #4]
	// build EEPROM transaction
	I2C1->CR2   &= ~( I2C_CR2_RD_WRN );    // set WRITE mode
 80002e2:	4b30      	ldr	r3, [pc, #192]	@ (80003a4 <I2C_write+0xd4>)
 80002e4:	685b      	ldr	r3, [r3, #4]
 80002e6:	4a2f      	ldr	r2, [pc, #188]	@ (80003a4 <I2C_write+0xd4>)
 80002e8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80002ec:	6053      	str	r3, [r2, #4]
	I2C1->CR2   &= ~( I2C_CR2_NBYTES );    // clear Byte count
 80002ee:	4b2d      	ldr	r3, [pc, #180]	@ (80003a4 <I2C_write+0xd4>)
 80002f0:	685b      	ldr	r3, [r3, #4]
 80002f2:	4a2c      	ldr	r2, [pc, #176]	@ (80003a4 <I2C_write+0xd4>)
 80002f4:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80002f8:	6053      	str	r3, [r2, #4]
	I2C1->CR2   |=  ( 3 << I2C_CR2_NBYTES_Pos); // write 3 bytes (2 Addr, 1 data)
 80002fa:	4b2a      	ldr	r3, [pc, #168]	@ (80003a4 <I2C_write+0xd4>)
 80002fc:	685b      	ldr	r3, [r3, #4]
 80002fe:	4a29      	ldr	r2, [pc, #164]	@ (80003a4 <I2C_write+0xd4>)
 8000300:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 8000304:	6053      	str	r3, [r2, #4]
	I2C1->CR2   &= ~( I2C_CR2_SADD );      // clear device address
 8000306:	4b27      	ldr	r3, [pc, #156]	@ (80003a4 <I2C_write+0xd4>)
 8000308:	685b      	ldr	r3, [r3, #4]
 800030a:	4a26      	ldr	r2, [pc, #152]	@ (80003a4 <I2C_write+0xd4>)
 800030c:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8000310:	f023 0303 	bic.w	r3, r3, #3
 8000314:	6053      	str	r3, [r2, #4]
	I2C1->CR2   |=  ( device_address << (I2C_CR2_SADD_Pos) ); // device addr SHL 1
 8000316:	4b23      	ldr	r3, [pc, #140]	@ (80003a4 <I2C_write+0xd4>)
 8000318:	685a      	ldr	r2, [r3, #4]
 800031a:	79fb      	ldrb	r3, [r7, #7]
 800031c:	4921      	ldr	r1, [pc, #132]	@ (80003a4 <I2C_write+0xd4>)
 800031e:	4313      	orrs	r3, r2
 8000320:	604b      	str	r3, [r1, #4]
	I2C1->CR2   |=    I2C_CR2_START;       // start I2C WRITE op
 8000322:	4b20      	ldr	r3, [pc, #128]	@ (80003a4 <I2C_write+0xd4>)
 8000324:	685b      	ldr	r3, [r3, #4]
 8000326:	4a1f      	ldr	r2, [pc, #124]	@ (80003a4 <I2C_write+0xd4>)
 8000328:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800032c:	6053      	str	r3, [r2, #4]
//	while(!(I2C1->ISR & I2C_ISR_TXIS)) ;   // wait for start condition to transmit
//	I2C1->TXDR = (EEPROM_ADDRESS >> 8); // xmit MSByte of address
	/* address high, address low, data  -  wait at least 5 ms before READ
	   the READ op has new NBYTES (WRITE 2 then READ 1) & new RD_WRN for 3rd Byte */
	/* USER wait for I2C_ISR_TXIS to clear before writing each Byte, e.g. ... */
	while (!(I2C1->ISR & I2C_ISR_TXIS));
 800032e:	bf00      	nop
 8000330:	4b1c      	ldr	r3, [pc, #112]	@ (80003a4 <I2C_write+0xd4>)
 8000332:	699b      	ldr	r3, [r3, #24]
 8000334:	f003 0302 	and.w	r3, r3, #2
 8000338:	2b00      	cmp	r3, #0
 800033a:	d0f9      	beq.n	8000330 <I2C_write+0x60>
	I2C1->TXDR = (tx_address >> 8) & 0xFF; // Address high byte
 800033c:	88bb      	ldrh	r3, [r7, #4]
 800033e:	0a1b      	lsrs	r3, r3, #8
 8000340:	b29b      	uxth	r3, r3
 8000342:	4a18      	ldr	r2, [pc, #96]	@ (80003a4 <I2C_write+0xd4>)
 8000344:	b2db      	uxtb	r3, r3
 8000346:	6293      	str	r3, [r2, #40]	@ 0x28

	while (!(I2C1->ISR & I2C_ISR_TXIS));
 8000348:	bf00      	nop
 800034a:	4b16      	ldr	r3, [pc, #88]	@ (80003a4 <I2C_write+0xd4>)
 800034c:	699b      	ldr	r3, [r3, #24]
 800034e:	f003 0302 	and.w	r3, r3, #2
 8000352:	2b00      	cmp	r3, #0
 8000354:	d0f9      	beq.n	800034a <I2C_write+0x7a>
	I2C1->TXDR = tx_address & 0x00FF; // Address low byte
 8000356:	88bb      	ldrh	r3, [r7, #4]
 8000358:	4a12      	ldr	r2, [pc, #72]	@ (80003a4 <I2C_write+0xd4>)
 800035a:	b2db      	uxtb	r3, r3
 800035c:	6293      	str	r3, [r2, #40]	@ 0x28

	// Send the data to write
	while (!(I2C1->ISR & I2C_ISR_TXIS));
 800035e:	bf00      	nop
 8000360:	4b10      	ldr	r3, [pc, #64]	@ (80003a4 <I2C_write+0xd4>)
 8000362:	699b      	ldr	r3, [r3, #24]
 8000364:	f003 0302 	and.w	r3, r3, #2
 8000368:	2b00      	cmp	r3, #0
 800036a:	d0f9      	beq.n	8000360 <I2C_write+0x90>
	I2C1->TXDR = tx_data;
 800036c:	4a0d      	ldr	r2, [pc, #52]	@ (80003a4 <I2C_write+0xd4>)
 800036e:	79bb      	ldrb	r3, [r7, #6]
 8000370:	6293      	str	r3, [r2, #40]	@ 0x28

	// Wait for the STOP condition
	while (!(I2C1->ISR & I2C_ISR_STOPF));
 8000372:	bf00      	nop
 8000374:	4b0b      	ldr	r3, [pc, #44]	@ (80003a4 <I2C_write+0xd4>)
 8000376:	699b      	ldr	r3, [r3, #24]
 8000378:	f003 0320 	and.w	r3, r3, #32
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0f9      	beq.n	8000374 <I2C_write+0xa4>

	// Reset and re-enable I2C bus
	I2C1->CR1 &= ~( I2C_CR1_PE);
 8000380:	4b08      	ldr	r3, [pc, #32]	@ (80003a4 <I2C_write+0xd4>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	4a07      	ldr	r2, [pc, #28]	@ (80003a4 <I2C_write+0xd4>)
 8000386:	f023 0301 	bic.w	r3, r3, #1
 800038a:	6013      	str	r3, [r2, #0]
	I2C1->CR1 |= ( I2C_CR1_PE);
 800038c:	4b05      	ldr	r3, [pc, #20]	@ (80003a4 <I2C_write+0xd4>)
 800038e:	681b      	ldr	r3, [r3, #0]
 8000390:	4a04      	ldr	r2, [pc, #16]	@ (80003a4 <I2C_write+0xd4>)
 8000392:	f043 0301 	orr.w	r3, r3, #1
 8000396:	6013      	str	r3, [r2, #0]
	/* address high, address low, data  -  wait at least 5 ms before READ
	   the READ op has new NBYTES (WRITE 2 then READ 1) & new RD_WRN for 3rd Byte */
}
 8000398:	bf00      	nop
 800039a:	370c      	adds	r7, #12
 800039c:	46bd      	mov	sp, r7
 800039e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a2:	4770      	bx	lr
 80003a4:	40005400 	.word	0x40005400

080003a8 <I2C_read>:

uint8_t I2C_read(uint8_t device_address, uint16_t tx_address){
 80003a8:	b480      	push	{r7}
 80003aa:	b085      	sub	sp, #20
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	4603      	mov	r3, r0
 80003b0:	460a      	mov	r2, r1
 80003b2:	71fb      	strb	r3, [r7, #7]
 80003b4:	4613      	mov	r3, r2
 80003b6:	80bb      	strh	r3, [r7, #4]
	for(int i = 0; i < 10000; i++);
 80003b8:	2300      	movs	r3, #0
 80003ba:	60fb      	str	r3, [r7, #12]
 80003bc:	e002      	b.n	80003c4 <I2C_read+0x1c>
 80003be:	68fb      	ldr	r3, [r7, #12]
 80003c0:	3301      	adds	r3, #1
 80003c2:	60fb      	str	r3, [r7, #12]
 80003c4:	68fb      	ldr	r3, [r7, #12]
 80003c6:	f242 720f 	movw	r2, #9999	@ 0x270f
 80003ca:	4293      	cmp	r3, r2
 80003cc:	ddf7      	ble.n	80003be <I2C_read+0x16>

	// build EEPROM transaction
	I2C1->CR2   &= ~( I2C_CR2_RD_WRN );    // set Write mode
 80003ce:	4b43      	ldr	r3, [pc, #268]	@ (80004dc <I2C_read+0x134>)
 80003d0:	685b      	ldr	r3, [r3, #4]
 80003d2:	4a42      	ldr	r2, [pc, #264]	@ (80004dc <I2C_read+0x134>)
 80003d4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80003d8:	6053      	str	r3, [r2, #4]
	I2C1->CR2   &= ~( I2C_CR2_NBYTES );    // clear Byte count
 80003da:	4b40      	ldr	r3, [pc, #256]	@ (80004dc <I2C_read+0x134>)
 80003dc:	685b      	ldr	r3, [r3, #4]
 80003de:	4a3f      	ldr	r2, [pc, #252]	@ (80004dc <I2C_read+0x134>)
 80003e0:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 80003e4:	6053      	str	r3, [r2, #4]
	I2C1->CR2   |=  ( 2 << I2C_CR2_NBYTES_Pos); // write 2 bytes (2 addr)
 80003e6:	4b3d      	ldr	r3, [pc, #244]	@ (80004dc <I2C_read+0x134>)
 80003e8:	685b      	ldr	r3, [r3, #4]
 80003ea:	4a3c      	ldr	r2, [pc, #240]	@ (80004dc <I2C_read+0x134>)
 80003ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003f0:	6053      	str	r3, [r2, #4]
	I2C1->CR2   &= ~( I2C_CR2_SADD );      // clear device address
 80003f2:	4b3a      	ldr	r3, [pc, #232]	@ (80004dc <I2C_read+0x134>)
 80003f4:	685b      	ldr	r3, [r3, #4]
 80003f6:	4a39      	ldr	r2, [pc, #228]	@ (80004dc <I2C_read+0x134>)
 80003f8:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80003fc:	f023 0303 	bic.w	r3, r3, #3
 8000400:	6053      	str	r3, [r2, #4]
	I2C1->CR2   |=  ( device_address << (I2C_CR2_SADD_Pos) ); // device addr SHL 1
 8000402:	4b36      	ldr	r3, [pc, #216]	@ (80004dc <I2C_read+0x134>)
 8000404:	685a      	ldr	r2, [r3, #4]
 8000406:	79fb      	ldrb	r3, [r7, #7]
 8000408:	4934      	ldr	r1, [pc, #208]	@ (80004dc <I2C_read+0x134>)
 800040a:	4313      	orrs	r3, r2
 800040c:	604b      	str	r3, [r1, #4]
	I2C1->CR2   |=    I2C_CR2_START;       // start I2C WRITE op
 800040e:	4b33      	ldr	r3, [pc, #204]	@ (80004dc <I2C_read+0x134>)
 8000410:	685b      	ldr	r3, [r3, #4]
 8000412:	4a32      	ldr	r2, [pc, #200]	@ (80004dc <I2C_read+0x134>)
 8000414:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000418:	6053      	str	r3, [r2, #4]
	/* USER wait for I2C_ISR_TXIS to clear before writing each Byte, e.g. ... */
	while (!(I2C1->ISR & I2C_ISR_TXIS));
 800041a:	bf00      	nop
 800041c:	4b2f      	ldr	r3, [pc, #188]	@ (80004dc <I2C_read+0x134>)
 800041e:	699b      	ldr	r3, [r3, #24]
 8000420:	f003 0302 	and.w	r3, r3, #2
 8000424:	2b00      	cmp	r3, #0
 8000426:	d0f9      	beq.n	800041c <I2C_read+0x74>
	I2C1->TXDR = (tx_address >> 8) & 0xFF; // Address high byte
 8000428:	88bb      	ldrh	r3, [r7, #4]
 800042a:	0a1b      	lsrs	r3, r3, #8
 800042c:	b29b      	uxth	r3, r3
 800042e:	4a2b      	ldr	r2, [pc, #172]	@ (80004dc <I2C_read+0x134>)
 8000430:	b2db      	uxtb	r3, r3
 8000432:	6293      	str	r3, [r2, #40]	@ 0x28

	// Send the data to write
	while (!(I2C1->ISR & I2C_ISR_TXIS));
 8000434:	bf00      	nop
 8000436:	4b29      	ldr	r3, [pc, #164]	@ (80004dc <I2C_read+0x134>)
 8000438:	699b      	ldr	r3, [r3, #24]
 800043a:	f003 0302 	and.w	r3, r3, #2
 800043e:	2b00      	cmp	r3, #0
 8000440:	d0f9      	beq.n	8000436 <I2C_read+0x8e>
	I2C1->TXDR = tx_address & 0x00FF; // Address low byte
 8000442:	88bb      	ldrh	r3, [r7, #4]
 8000444:	4a25      	ldr	r2, [pc, #148]	@ (80004dc <I2C_read+0x134>)
 8000446:	b2db      	uxtb	r3, r3
 8000448:	6293      	str	r3, [r2, #40]	@ 0x28

	while (!(I2C1->ISR & I2C_ISR_STOPF));
 800044a:	bf00      	nop
 800044c:	4b23      	ldr	r3, [pc, #140]	@ (80004dc <I2C_read+0x134>)
 800044e:	699b      	ldr	r3, [r3, #24]
 8000450:	f003 0320 	and.w	r3, r3, #32
 8000454:	2b00      	cmp	r3, #0
 8000456:	d0f9      	beq.n	800044c <I2C_read+0xa4>

	//delay
	for(int i = 0; i < 10000; i++);
 8000458:	2300      	movs	r3, #0
 800045a:	60bb      	str	r3, [r7, #8]
 800045c:	e002      	b.n	8000464 <I2C_read+0xbc>
 800045e:	68bb      	ldr	r3, [r7, #8]
 8000460:	3301      	adds	r3, #1
 8000462:	60bb      	str	r3, [r7, #8]
 8000464:	68bb      	ldr	r3, [r7, #8]
 8000466:	f242 720f 	movw	r2, #9999	@ 0x270f
 800046a:	4293      	cmp	r3, r2
 800046c:	ddf7      	ble.n	800045e <I2C_read+0xb6>


	// build EEPROM transaction
	I2C1->CR2   |=  ( I2C_CR2_RD_WRN );    // set READ mode
 800046e:	4b1b      	ldr	r3, [pc, #108]	@ (80004dc <I2C_read+0x134>)
 8000470:	685b      	ldr	r3, [r3, #4]
 8000472:	4a1a      	ldr	r2, [pc, #104]	@ (80004dc <I2C_read+0x134>)
 8000474:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000478:	6053      	str	r3, [r2, #4]
	I2C1->CR2   &= ~( I2C_CR2_NBYTES );    // clear Byte count
 800047a:	4b18      	ldr	r3, [pc, #96]	@ (80004dc <I2C_read+0x134>)
 800047c:	685b      	ldr	r3, [r3, #4]
 800047e:	4a17      	ldr	r2, [pc, #92]	@ (80004dc <I2C_read+0x134>)
 8000480:	f423 037f 	bic.w	r3, r3, #16711680	@ 0xff0000
 8000484:	6053      	str	r3, [r2, #4]
	I2C1->CR2   |=  ( 1 << I2C_CR2_NBYTES_Pos); // Read 1 byte (1 data)
 8000486:	4b15      	ldr	r3, [pc, #84]	@ (80004dc <I2C_read+0x134>)
 8000488:	685b      	ldr	r3, [r3, #4]
 800048a:	4a14      	ldr	r2, [pc, #80]	@ (80004dc <I2C_read+0x134>)
 800048c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000490:	6053      	str	r3, [r2, #4]
	I2C1->CR2   &= ~( I2C_CR2_SADD );      // clear device address
 8000492:	4b12      	ldr	r3, [pc, #72]	@ (80004dc <I2C_read+0x134>)
 8000494:	685b      	ldr	r3, [r3, #4]
 8000496:	4a11      	ldr	r2, [pc, #68]	@ (80004dc <I2C_read+0x134>)
 8000498:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800049c:	f023 0303 	bic.w	r3, r3, #3
 80004a0:	6053      	str	r3, [r2, #4]
	I2C1->CR2   |=  ( device_address << (I2C_CR2_SADD_Pos) ); // device addr SHL 1
 80004a2:	4b0e      	ldr	r3, [pc, #56]	@ (80004dc <I2C_read+0x134>)
 80004a4:	685a      	ldr	r2, [r3, #4]
 80004a6:	79fb      	ldrb	r3, [r7, #7]
 80004a8:	490c      	ldr	r1, [pc, #48]	@ (80004dc <I2C_read+0x134>)
 80004aa:	4313      	orrs	r3, r2
 80004ac:	604b      	str	r3, [r1, #4]
	I2C1->CR2   |=    I2C_CR2_START;       // start I2C WRITE op
 80004ae:	4b0b      	ldr	r3, [pc, #44]	@ (80004dc <I2C_read+0x134>)
 80004b0:	685b      	ldr	r3, [r3, #4]
 80004b2:	4a0a      	ldr	r2, [pc, #40]	@ (80004dc <I2C_read+0x134>)
 80004b4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80004b8:	6053      	str	r3, [r2, #4]
//	while(!(I2C1->ISR & I2C_ISR_TXIS)) ;   // wait for start condition to transmit
//	I2C1->TXDR = (EEPROM_ADDRESS >> 8); // xmit MSByte of address
	/* address high, address low, data  -  wait at least 5 ms before READ
	   the READ op has new NBYTES (WRITE 2 then READ 1) & new RD_WRN for 3rd Byte */
	/* USER wait for I2C_ISR_TXIS to clear before writing each Byte, e.g. ... */
	while (!(I2C1->ISR & I2C_ISR_RXNE));
 80004ba:	bf00      	nop
 80004bc:	4b07      	ldr	r3, [pc, #28]	@ (80004dc <I2C_read+0x134>)
 80004be:	699b      	ldr	r3, [r3, #24]
 80004c0:	f003 0304 	and.w	r3, r3, #4
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d0f9      	beq.n	80004bc <I2C_read+0x114>
	return (I2C1->RXDR); //Return data captured
 80004c8:	4b04      	ldr	r3, [pc, #16]	@ (80004dc <I2C_read+0x134>)
 80004ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80004cc:	b2db      	uxtb	r3, r3
	/* address high, address low, data  -  wait at least 5 ms before READ
	   the READ op has new NBYTES (WRITE 2 then READ 1) & new RD_WRN for 3rd Byte */
}
 80004ce:	4618      	mov	r0, r3
 80004d0:	3714      	adds	r7, #20
 80004d2:	46bd      	mov	sp, r7
 80004d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop
 80004dc:	40005400 	.word	0x40005400

080004e0 <main>:


void SystemClock_Config(void);

int main(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	b082      	sub	sp, #8
 80004e4:	af00      	add	r7, sp, #0



  HAL_Init();
 80004e6:	f000 f8fa 	bl	80006de <HAL_Init>

  SystemClock_Config();
 80004ea:	f000 f81b 	bl	8000524 <SystemClock_Config>
  I2C_init();
 80004ee:	f7ff fe7d 	bl	80001ec <I2C_init>

  I2C_write(DEVICE_ADDRESS, 0x9, 0x05);
 80004f2:	2205      	movs	r2, #5
 80004f4:	2109      	movs	r1, #9
 80004f6:	20a2      	movs	r0, #162	@ 0xa2
 80004f8:	f7ff feea 	bl	80002d0 <I2C_write>

  for(int i = 0; i < 20000; i++);
 80004fc:	2300      	movs	r3, #0
 80004fe:	607b      	str	r3, [r7, #4]
 8000500:	e002      	b.n	8000508 <main+0x28>
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	3301      	adds	r3, #1
 8000506:	607b      	str	r3, [r7, #4]
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800050e:	4293      	cmp	r3, r2
 8000510:	ddf7      	ble.n	8000502 <main+0x22>


  I2C_read( DEVICE_ADDRESS,  0x05);
 8000512:	2105      	movs	r1, #5
 8000514:	20a2      	movs	r0, #162	@ 0xa2
 8000516:	f7ff ff47 	bl	80003a8 <I2C_read>


  while (1){
	  if(GPIOC->IDR & GPIO_IDR_ID13_Pos){
 800051a:	4b01      	ldr	r3, [pc, #4]	@ (8000520 <main+0x40>)
 800051c:	691b      	ldr	r3, [r3, #16]
 800051e:	e7fc      	b.n	800051a <main+0x3a>
 8000520:	48000800 	.word	0x48000800

08000524 <SystemClock_Config>:
	  }
  }
}

void SystemClock_Config(void)
{
 8000524:	b580      	push	{r7, lr}
 8000526:	b096      	sub	sp, #88	@ 0x58
 8000528:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800052a:	f107 0314 	add.w	r3, r7, #20
 800052e:	2244      	movs	r2, #68	@ 0x44
 8000530:	2100      	movs	r1, #0
 8000532:	4618      	mov	r0, r3
 8000534:	f001 f898 	bl	8001668 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000538:	463b      	mov	r3, r7
 800053a:	2200      	movs	r2, #0
 800053c:	601a      	str	r2, [r3, #0]
 800053e:	605a      	str	r2, [r3, #4]
 8000540:	609a      	str	r2, [r3, #8]
 8000542:	60da      	str	r2, [r3, #12]
 8000544:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000546:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800054a:	f000 fa31 	bl	80009b0 <HAL_PWREx_ControlVoltageScaling>
 800054e:	4603      	mov	r3, r0
 8000550:	2b00      	cmp	r3, #0
 8000552:	d001      	beq.n	8000558 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000554:	f000 f82d 	bl	80005b2 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000558:	2310      	movs	r3, #16
 800055a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800055c:	2301      	movs	r3, #1
 800055e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000560:	2300      	movs	r3, #0
 8000562:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000564:	2360      	movs	r3, #96	@ 0x60
 8000566:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000568:	2300      	movs	r3, #0
 800056a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800056c:	f107 0314 	add.w	r3, r7, #20
 8000570:	4618      	mov	r0, r3
 8000572:	f000 fa73 	bl	8000a5c <HAL_RCC_OscConfig>
 8000576:	4603      	mov	r3, r0
 8000578:	2b00      	cmp	r3, #0
 800057a:	d001      	beq.n	8000580 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 800057c:	f000 f819 	bl	80005b2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000580:	230f      	movs	r3, #15
 8000582:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000584:	2300      	movs	r3, #0
 8000586:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000588:	2300      	movs	r3, #0
 800058a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800058c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000590:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000592:	2300      	movs	r3, #0
 8000594:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000596:	463b      	mov	r3, r7
 8000598:	2100      	movs	r1, #0
 800059a:	4618      	mov	r0, r3
 800059c:	f000 fe78 	bl	8001290 <HAL_RCC_ClockConfig>
 80005a0:	4603      	mov	r3, r0
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d001      	beq.n	80005aa <SystemClock_Config+0x86>
  {
    Error_Handler();
 80005a6:	f000 f804 	bl	80005b2 <Error_Handler>
  }
}
 80005aa:	bf00      	nop
 80005ac:	3758      	adds	r7, #88	@ 0x58
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}

080005b2 <Error_Handler>:

void Error_Handler(void)
{
 80005b2:	b480      	push	{r7}
 80005b4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005b6:	b672      	cpsid	i
}
 80005b8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005ba:	bf00      	nop
 80005bc:	e7fd      	b.n	80005ba <Error_Handler+0x8>
	...

080005c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	b083      	sub	sp, #12
 80005c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000604 <HAL_MspInit+0x44>)
 80005c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005ca:	4a0e      	ldr	r2, [pc, #56]	@ (8000604 <HAL_MspInit+0x44>)
 80005cc:	f043 0301 	orr.w	r3, r3, #1
 80005d0:	6613      	str	r3, [r2, #96]	@ 0x60
 80005d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000604 <HAL_MspInit+0x44>)
 80005d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005d6:	f003 0301 	and.w	r3, r3, #1
 80005da:	607b      	str	r3, [r7, #4]
 80005dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005de:	4b09      	ldr	r3, [pc, #36]	@ (8000604 <HAL_MspInit+0x44>)
 80005e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005e2:	4a08      	ldr	r2, [pc, #32]	@ (8000604 <HAL_MspInit+0x44>)
 80005e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80005ea:	4b06      	ldr	r3, [pc, #24]	@ (8000604 <HAL_MspInit+0x44>)
 80005ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005f2:	603b      	str	r3, [r7, #0]
 80005f4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005f6:	bf00      	nop
 80005f8:	370c      	adds	r7, #12
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	40021000 	.word	0x40021000

08000608 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800060c:	bf00      	nop
 800060e:	e7fd      	b.n	800060c <NMI_Handler+0x4>

08000610 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000614:	bf00      	nop
 8000616:	e7fd      	b.n	8000614 <HardFault_Handler+0x4>

08000618 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800061c:	bf00      	nop
 800061e:	e7fd      	b.n	800061c <MemManage_Handler+0x4>

08000620 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000624:	bf00      	nop
 8000626:	e7fd      	b.n	8000624 <BusFault_Handler+0x4>

08000628 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800062c:	bf00      	nop
 800062e:	e7fd      	b.n	800062c <UsageFault_Handler+0x4>

08000630 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000634:	bf00      	nop
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr

0800063e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800063e:	b480      	push	{r7}
 8000640:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000642:	bf00      	nop
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr

0800064c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800064c:	b480      	push	{r7}
 800064e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000650:	bf00      	nop
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr

0800065a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800065a:	b580      	push	{r7, lr}
 800065c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800065e:	f000 f893 	bl	8000788 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000662:	bf00      	nop
 8000664:	bd80      	pop	{r7, pc}
	...

08000668 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000668:	b480      	push	{r7}
 800066a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800066c:	4b06      	ldr	r3, [pc, #24]	@ (8000688 <SystemInit+0x20>)
 800066e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000672:	4a05      	ldr	r2, [pc, #20]	@ (8000688 <SystemInit+0x20>)
 8000674:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000678:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800067c:	bf00      	nop
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop
 8000688:	e000ed00 	.word	0xe000ed00

0800068c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800068c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80006c4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000690:	f7ff ffea 	bl	8000668 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000694:	480c      	ldr	r0, [pc, #48]	@ (80006c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000696:	490d      	ldr	r1, [pc, #52]	@ (80006cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000698:	4a0d      	ldr	r2, [pc, #52]	@ (80006d0 <LoopForever+0xe>)
  movs r3, #0
 800069a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800069c:	e002      	b.n	80006a4 <LoopCopyDataInit>

0800069e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800069e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006a2:	3304      	adds	r3, #4

080006a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006a8:	d3f9      	bcc.n	800069e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006aa:	4a0a      	ldr	r2, [pc, #40]	@ (80006d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80006ac:	4c0a      	ldr	r4, [pc, #40]	@ (80006d8 <LoopForever+0x16>)
  movs r3, #0
 80006ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006b0:	e001      	b.n	80006b6 <LoopFillZerobss>

080006b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006b4:	3204      	adds	r2, #4

080006b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006b8:	d3fb      	bcc.n	80006b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80006ba:	f000 ffdd 	bl	8001678 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80006be:	f7ff ff0f 	bl	80004e0 <main>

080006c2 <LoopForever>:

LoopForever:
    b LoopForever
 80006c2:	e7fe      	b.n	80006c2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80006c4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80006c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006cc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80006d0:	08001720 	.word	0x08001720
  ldr r2, =_sbss
 80006d4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80006d8:	2000002c 	.word	0x2000002c

080006dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80006dc:	e7fe      	b.n	80006dc <ADC1_2_IRQHandler>

080006de <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80006de:	b580      	push	{r7, lr}
 80006e0:	b082      	sub	sp, #8
 80006e2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80006e4:	2300      	movs	r3, #0
 80006e6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006e8:	2003      	movs	r0, #3
 80006ea:	f000 f91f 	bl	800092c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80006ee:	2000      	movs	r0, #0
 80006f0:	f000 f80e 	bl	8000710 <HAL_InitTick>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d002      	beq.n	8000700 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80006fa:	2301      	movs	r3, #1
 80006fc:	71fb      	strb	r3, [r7, #7]
 80006fe:	e001      	b.n	8000704 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000700:	f7ff ff5e 	bl	80005c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000704:	79fb      	ldrb	r3, [r7, #7]
}
 8000706:	4618      	mov	r0, r3
 8000708:	3708      	adds	r7, #8
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
	...

08000710 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b084      	sub	sp, #16
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000718:	2300      	movs	r3, #0
 800071a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800071c:	4b17      	ldr	r3, [pc, #92]	@ (800077c <HAL_InitTick+0x6c>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d023      	beq.n	800076c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000724:	4b16      	ldr	r3, [pc, #88]	@ (8000780 <HAL_InitTick+0x70>)
 8000726:	681a      	ldr	r2, [r3, #0]
 8000728:	4b14      	ldr	r3, [pc, #80]	@ (800077c <HAL_InitTick+0x6c>)
 800072a:	781b      	ldrb	r3, [r3, #0]
 800072c:	4619      	mov	r1, r3
 800072e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000732:	fbb3 f3f1 	udiv	r3, r3, r1
 8000736:	fbb2 f3f3 	udiv	r3, r2, r3
 800073a:	4618      	mov	r0, r3
 800073c:	f000 f91d 	bl	800097a <HAL_SYSTICK_Config>
 8000740:	4603      	mov	r3, r0
 8000742:	2b00      	cmp	r3, #0
 8000744:	d10f      	bne.n	8000766 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	2b0f      	cmp	r3, #15
 800074a:	d809      	bhi.n	8000760 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800074c:	2200      	movs	r2, #0
 800074e:	6879      	ldr	r1, [r7, #4]
 8000750:	f04f 30ff 	mov.w	r0, #4294967295
 8000754:	f000 f8f5 	bl	8000942 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000758:	4a0a      	ldr	r2, [pc, #40]	@ (8000784 <HAL_InitTick+0x74>)
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	6013      	str	r3, [r2, #0]
 800075e:	e007      	b.n	8000770 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000760:	2301      	movs	r3, #1
 8000762:	73fb      	strb	r3, [r7, #15]
 8000764:	e004      	b.n	8000770 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000766:	2301      	movs	r3, #1
 8000768:	73fb      	strb	r3, [r7, #15]
 800076a:	e001      	b.n	8000770 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800076c:	2301      	movs	r3, #1
 800076e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000770:	7bfb      	ldrb	r3, [r7, #15]
}
 8000772:	4618      	mov	r0, r3
 8000774:	3710      	adds	r7, #16
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	20000008 	.word	0x20000008
 8000780:	20000000 	.word	0x20000000
 8000784:	20000004 	.word	0x20000004

08000788 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800078c:	4b06      	ldr	r3, [pc, #24]	@ (80007a8 <HAL_IncTick+0x20>)
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	461a      	mov	r2, r3
 8000792:	4b06      	ldr	r3, [pc, #24]	@ (80007ac <HAL_IncTick+0x24>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4413      	add	r3, r2
 8000798:	4a04      	ldr	r2, [pc, #16]	@ (80007ac <HAL_IncTick+0x24>)
 800079a:	6013      	str	r3, [r2, #0]
}
 800079c:	bf00      	nop
 800079e:	46bd      	mov	sp, r7
 80007a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a4:	4770      	bx	lr
 80007a6:	bf00      	nop
 80007a8:	20000008 	.word	0x20000008
 80007ac:	20000028 	.word	0x20000028

080007b0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  return uwTick;
 80007b4:	4b03      	ldr	r3, [pc, #12]	@ (80007c4 <HAL_GetTick+0x14>)
 80007b6:	681b      	ldr	r3, [r3, #0]
}
 80007b8:	4618      	mov	r0, r3
 80007ba:	46bd      	mov	sp, r7
 80007bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c0:	4770      	bx	lr
 80007c2:	bf00      	nop
 80007c4:	20000028 	.word	0x20000028

080007c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007c8:	b480      	push	{r7}
 80007ca:	b085      	sub	sp, #20
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	f003 0307 	and.w	r3, r3, #7
 80007d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80007d8:	4b0c      	ldr	r3, [pc, #48]	@ (800080c <__NVIC_SetPriorityGrouping+0x44>)
 80007da:	68db      	ldr	r3, [r3, #12]
 80007dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80007de:	68ba      	ldr	r2, [r7, #8]
 80007e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80007e4:	4013      	ands	r3, r2
 80007e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80007ec:	68bb      	ldr	r3, [r7, #8]
 80007ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80007f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80007f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80007fa:	4a04      	ldr	r2, [pc, #16]	@ (800080c <__NVIC_SetPriorityGrouping+0x44>)
 80007fc:	68bb      	ldr	r3, [r7, #8]
 80007fe:	60d3      	str	r3, [r2, #12]
}
 8000800:	bf00      	nop
 8000802:	3714      	adds	r7, #20
 8000804:	46bd      	mov	sp, r7
 8000806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080a:	4770      	bx	lr
 800080c:	e000ed00 	.word	0xe000ed00

08000810 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000814:	4b04      	ldr	r3, [pc, #16]	@ (8000828 <__NVIC_GetPriorityGrouping+0x18>)
 8000816:	68db      	ldr	r3, [r3, #12]
 8000818:	0a1b      	lsrs	r3, r3, #8
 800081a:	f003 0307 	and.w	r3, r3, #7
}
 800081e:	4618      	mov	r0, r3
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr
 8000828:	e000ed00 	.word	0xe000ed00

0800082c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800082c:	b480      	push	{r7}
 800082e:	b083      	sub	sp, #12
 8000830:	af00      	add	r7, sp, #0
 8000832:	4603      	mov	r3, r0
 8000834:	6039      	str	r1, [r7, #0]
 8000836:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000838:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800083c:	2b00      	cmp	r3, #0
 800083e:	db0a      	blt.n	8000856 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000840:	683b      	ldr	r3, [r7, #0]
 8000842:	b2da      	uxtb	r2, r3
 8000844:	490c      	ldr	r1, [pc, #48]	@ (8000878 <__NVIC_SetPriority+0x4c>)
 8000846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800084a:	0112      	lsls	r2, r2, #4
 800084c:	b2d2      	uxtb	r2, r2
 800084e:	440b      	add	r3, r1
 8000850:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000854:	e00a      	b.n	800086c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000856:	683b      	ldr	r3, [r7, #0]
 8000858:	b2da      	uxtb	r2, r3
 800085a:	4908      	ldr	r1, [pc, #32]	@ (800087c <__NVIC_SetPriority+0x50>)
 800085c:	79fb      	ldrb	r3, [r7, #7]
 800085e:	f003 030f 	and.w	r3, r3, #15
 8000862:	3b04      	subs	r3, #4
 8000864:	0112      	lsls	r2, r2, #4
 8000866:	b2d2      	uxtb	r2, r2
 8000868:	440b      	add	r3, r1
 800086a:	761a      	strb	r2, [r3, #24]
}
 800086c:	bf00      	nop
 800086e:	370c      	adds	r7, #12
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr
 8000878:	e000e100 	.word	0xe000e100
 800087c:	e000ed00 	.word	0xe000ed00

08000880 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000880:	b480      	push	{r7}
 8000882:	b089      	sub	sp, #36	@ 0x24
 8000884:	af00      	add	r7, sp, #0
 8000886:	60f8      	str	r0, [r7, #12]
 8000888:	60b9      	str	r1, [r7, #8]
 800088a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800088c:	68fb      	ldr	r3, [r7, #12]
 800088e:	f003 0307 	and.w	r3, r3, #7
 8000892:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000894:	69fb      	ldr	r3, [r7, #28]
 8000896:	f1c3 0307 	rsb	r3, r3, #7
 800089a:	2b04      	cmp	r3, #4
 800089c:	bf28      	it	cs
 800089e:	2304      	movcs	r3, #4
 80008a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80008a2:	69fb      	ldr	r3, [r7, #28]
 80008a4:	3304      	adds	r3, #4
 80008a6:	2b06      	cmp	r3, #6
 80008a8:	d902      	bls.n	80008b0 <NVIC_EncodePriority+0x30>
 80008aa:	69fb      	ldr	r3, [r7, #28]
 80008ac:	3b03      	subs	r3, #3
 80008ae:	e000      	b.n	80008b2 <NVIC_EncodePriority+0x32>
 80008b0:	2300      	movs	r3, #0
 80008b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008b4:	f04f 32ff 	mov.w	r2, #4294967295
 80008b8:	69bb      	ldr	r3, [r7, #24]
 80008ba:	fa02 f303 	lsl.w	r3, r2, r3
 80008be:	43da      	mvns	r2, r3
 80008c0:	68bb      	ldr	r3, [r7, #8]
 80008c2:	401a      	ands	r2, r3
 80008c4:	697b      	ldr	r3, [r7, #20]
 80008c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80008c8:	f04f 31ff 	mov.w	r1, #4294967295
 80008cc:	697b      	ldr	r3, [r7, #20]
 80008ce:	fa01 f303 	lsl.w	r3, r1, r3
 80008d2:	43d9      	mvns	r1, r3
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80008d8:	4313      	orrs	r3, r2
         );
}
 80008da:	4618      	mov	r0, r3
 80008dc:	3724      	adds	r7, #36	@ 0x24
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr
	...

080008e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	3b01      	subs	r3, #1
 80008f4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80008f8:	d301      	bcc.n	80008fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008fa:	2301      	movs	r3, #1
 80008fc:	e00f      	b.n	800091e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008fe:	4a0a      	ldr	r2, [pc, #40]	@ (8000928 <SysTick_Config+0x40>)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	3b01      	subs	r3, #1
 8000904:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000906:	210f      	movs	r1, #15
 8000908:	f04f 30ff 	mov.w	r0, #4294967295
 800090c:	f7ff ff8e 	bl	800082c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000910:	4b05      	ldr	r3, [pc, #20]	@ (8000928 <SysTick_Config+0x40>)
 8000912:	2200      	movs	r2, #0
 8000914:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000916:	4b04      	ldr	r3, [pc, #16]	@ (8000928 <SysTick_Config+0x40>)
 8000918:	2207      	movs	r2, #7
 800091a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800091c:	2300      	movs	r3, #0
}
 800091e:	4618      	mov	r0, r3
 8000920:	3708      	adds	r7, #8
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	e000e010 	.word	0xe000e010

0800092c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b082      	sub	sp, #8
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000934:	6878      	ldr	r0, [r7, #4]
 8000936:	f7ff ff47 	bl	80007c8 <__NVIC_SetPriorityGrouping>
}
 800093a:	bf00      	nop
 800093c:	3708      	adds	r7, #8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}

08000942 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000942:	b580      	push	{r7, lr}
 8000944:	b086      	sub	sp, #24
 8000946:	af00      	add	r7, sp, #0
 8000948:	4603      	mov	r3, r0
 800094a:	60b9      	str	r1, [r7, #8]
 800094c:	607a      	str	r2, [r7, #4]
 800094e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000950:	2300      	movs	r3, #0
 8000952:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000954:	f7ff ff5c 	bl	8000810 <__NVIC_GetPriorityGrouping>
 8000958:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800095a:	687a      	ldr	r2, [r7, #4]
 800095c:	68b9      	ldr	r1, [r7, #8]
 800095e:	6978      	ldr	r0, [r7, #20]
 8000960:	f7ff ff8e 	bl	8000880 <NVIC_EncodePriority>
 8000964:	4602      	mov	r2, r0
 8000966:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800096a:	4611      	mov	r1, r2
 800096c:	4618      	mov	r0, r3
 800096e:	f7ff ff5d 	bl	800082c <__NVIC_SetPriority>
}
 8000972:	bf00      	nop
 8000974:	3718      	adds	r7, #24
 8000976:	46bd      	mov	sp, r7
 8000978:	bd80      	pop	{r7, pc}

0800097a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800097a:	b580      	push	{r7, lr}
 800097c:	b082      	sub	sp, #8
 800097e:	af00      	add	r7, sp, #0
 8000980:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000982:	6878      	ldr	r0, [r7, #4]
 8000984:	f7ff ffb0 	bl	80008e8 <SysTick_Config>
 8000988:	4603      	mov	r3, r0
}
 800098a:	4618      	mov	r0, r3
 800098c:	3708      	adds	r7, #8
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
	...

08000994 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000998:	4b04      	ldr	r3, [pc, #16]	@ (80009ac <HAL_PWREx_GetVoltageRange+0x18>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80009a0:	4618      	mov	r0, r3
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop
 80009ac:	40007000 	.word	0x40007000

080009b0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b085      	sub	sp, #20
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80009be:	d130      	bne.n	8000a22 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80009c0:	4b23      	ldr	r3, [pc, #140]	@ (8000a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80009c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80009cc:	d038      	beq.n	8000a40 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80009ce:	4b20      	ldr	r3, [pc, #128]	@ (8000a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80009d6:	4a1e      	ldr	r2, [pc, #120]	@ (8000a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80009d8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80009dc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80009de:	4b1d      	ldr	r3, [pc, #116]	@ (8000a54 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	2232      	movs	r2, #50	@ 0x32
 80009e4:	fb02 f303 	mul.w	r3, r2, r3
 80009e8:	4a1b      	ldr	r2, [pc, #108]	@ (8000a58 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80009ea:	fba2 2303 	umull	r2, r3, r2, r3
 80009ee:	0c9b      	lsrs	r3, r3, #18
 80009f0:	3301      	adds	r3, #1
 80009f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80009f4:	e002      	b.n	80009fc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	3b01      	subs	r3, #1
 80009fa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80009fc:	4b14      	ldr	r3, [pc, #80]	@ (8000a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80009fe:	695b      	ldr	r3, [r3, #20]
 8000a00:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000a04:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000a08:	d102      	bne.n	8000a10 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d1f2      	bne.n	80009f6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000a10:	4b0f      	ldr	r3, [pc, #60]	@ (8000a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a12:	695b      	ldr	r3, [r3, #20]
 8000a14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000a18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000a1c:	d110      	bne.n	8000a40 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000a1e:	2303      	movs	r3, #3
 8000a20:	e00f      	b.n	8000a42 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000a22:	4b0b      	ldr	r3, [pc, #44]	@ (8000a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000a2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000a2e:	d007      	beq.n	8000a40 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000a30:	4b07      	ldr	r3, [pc, #28]	@ (8000a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000a38:	4a05      	ldr	r2, [pc, #20]	@ (8000a50 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a3a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000a3e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000a40:	2300      	movs	r3, #0
}
 8000a42:	4618      	mov	r0, r3
 8000a44:	3714      	adds	r7, #20
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	40007000 	.word	0x40007000
 8000a54:	20000000 	.word	0x20000000
 8000a58:	431bde83 	.word	0x431bde83

08000a5c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b088      	sub	sp, #32
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d102      	bne.n	8000a70 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000a6a:	2301      	movs	r3, #1
 8000a6c:	f000 bc08 	b.w	8001280 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000a70:	4b96      	ldr	r3, [pc, #600]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000a72:	689b      	ldr	r3, [r3, #8]
 8000a74:	f003 030c 	and.w	r3, r3, #12
 8000a78:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000a7a:	4b94      	ldr	r3, [pc, #592]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000a7c:	68db      	ldr	r3, [r3, #12]
 8000a7e:	f003 0303 	and.w	r3, r3, #3
 8000a82:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	f003 0310 	and.w	r3, r3, #16
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	f000 80e4 	beq.w	8000c5a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000a92:	69bb      	ldr	r3, [r7, #24]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d007      	beq.n	8000aa8 <HAL_RCC_OscConfig+0x4c>
 8000a98:	69bb      	ldr	r3, [r7, #24]
 8000a9a:	2b0c      	cmp	r3, #12
 8000a9c:	f040 808b 	bne.w	8000bb6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000aa0:	697b      	ldr	r3, [r7, #20]
 8000aa2:	2b01      	cmp	r3, #1
 8000aa4:	f040 8087 	bne.w	8000bb6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000aa8:	4b88      	ldr	r3, [pc, #544]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f003 0302 	and.w	r3, r3, #2
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d005      	beq.n	8000ac0 <HAL_RCC_OscConfig+0x64>
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	699b      	ldr	r3, [r3, #24]
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d101      	bne.n	8000ac0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000abc:	2301      	movs	r3, #1
 8000abe:	e3df      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	6a1a      	ldr	r2, [r3, #32]
 8000ac4:	4b81      	ldr	r3, [pc, #516]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	f003 0308 	and.w	r3, r3, #8
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d004      	beq.n	8000ada <HAL_RCC_OscConfig+0x7e>
 8000ad0:	4b7e      	ldr	r3, [pc, #504]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000ad8:	e005      	b.n	8000ae6 <HAL_RCC_OscConfig+0x8a>
 8000ada:	4b7c      	ldr	r3, [pc, #496]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000adc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000ae0:	091b      	lsrs	r3, r3, #4
 8000ae2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	d223      	bcs.n	8000b32 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	6a1b      	ldr	r3, [r3, #32]
 8000aee:	4618      	mov	r0, r3
 8000af0:	f000 fd5a 	bl	80015a8 <RCC_SetFlashLatencyFromMSIRange>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000afa:	2301      	movs	r3, #1
 8000afc:	e3c0      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000afe:	4b73      	ldr	r3, [pc, #460]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4a72      	ldr	r2, [pc, #456]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000b04:	f043 0308 	orr.w	r3, r3, #8
 8000b08:	6013      	str	r3, [r2, #0]
 8000b0a:	4b70      	ldr	r3, [pc, #448]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	6a1b      	ldr	r3, [r3, #32]
 8000b16:	496d      	ldr	r1, [pc, #436]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000b18:	4313      	orrs	r3, r2
 8000b1a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b1c:	4b6b      	ldr	r3, [pc, #428]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	69db      	ldr	r3, [r3, #28]
 8000b28:	021b      	lsls	r3, r3, #8
 8000b2a:	4968      	ldr	r1, [pc, #416]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000b2c:	4313      	orrs	r3, r2
 8000b2e:	604b      	str	r3, [r1, #4]
 8000b30:	e025      	b.n	8000b7e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000b32:	4b66      	ldr	r3, [pc, #408]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	4a65      	ldr	r2, [pc, #404]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000b38:	f043 0308 	orr.w	r3, r3, #8
 8000b3c:	6013      	str	r3, [r2, #0]
 8000b3e:	4b63      	ldr	r3, [pc, #396]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	6a1b      	ldr	r3, [r3, #32]
 8000b4a:	4960      	ldr	r1, [pc, #384]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000b4c:	4313      	orrs	r3, r2
 8000b4e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b50:	4b5e      	ldr	r3, [pc, #376]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000b52:	685b      	ldr	r3, [r3, #4]
 8000b54:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	69db      	ldr	r3, [r3, #28]
 8000b5c:	021b      	lsls	r3, r3, #8
 8000b5e:	495b      	ldr	r1, [pc, #364]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000b60:	4313      	orrs	r3, r2
 8000b62:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000b64:	69bb      	ldr	r3, [r7, #24]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d109      	bne.n	8000b7e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	6a1b      	ldr	r3, [r3, #32]
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f000 fd1a 	bl	80015a8 <RCC_SetFlashLatencyFromMSIRange>
 8000b74:	4603      	mov	r3, r0
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8000b7a:	2301      	movs	r3, #1
 8000b7c:	e380      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000b7e:	f000 fc87 	bl	8001490 <HAL_RCC_GetSysClockFreq>
 8000b82:	4602      	mov	r2, r0
 8000b84:	4b51      	ldr	r3, [pc, #324]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000b86:	689b      	ldr	r3, [r3, #8]
 8000b88:	091b      	lsrs	r3, r3, #4
 8000b8a:	f003 030f 	and.w	r3, r3, #15
 8000b8e:	4950      	ldr	r1, [pc, #320]	@ (8000cd0 <HAL_RCC_OscConfig+0x274>)
 8000b90:	5ccb      	ldrb	r3, [r1, r3]
 8000b92:	f003 031f 	and.w	r3, r3, #31
 8000b96:	fa22 f303 	lsr.w	r3, r2, r3
 8000b9a:	4a4e      	ldr	r2, [pc, #312]	@ (8000cd4 <HAL_RCC_OscConfig+0x278>)
 8000b9c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000b9e:	4b4e      	ldr	r3, [pc, #312]	@ (8000cd8 <HAL_RCC_OscConfig+0x27c>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f7ff fdb4 	bl	8000710 <HAL_InitTick>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000bac:	7bfb      	ldrb	r3, [r7, #15]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d052      	beq.n	8000c58 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8000bb2:	7bfb      	ldrb	r3, [r7, #15]
 8000bb4:	e364      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	699b      	ldr	r3, [r3, #24]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d032      	beq.n	8000c24 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000bbe:	4b43      	ldr	r3, [pc, #268]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	4a42      	ldr	r2, [pc, #264]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000bc4:	f043 0301 	orr.w	r3, r3, #1
 8000bc8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000bca:	f7ff fdf1 	bl	80007b0 <HAL_GetTick>
 8000bce:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000bd0:	e008      	b.n	8000be4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000bd2:	f7ff fded 	bl	80007b0 <HAL_GetTick>
 8000bd6:	4602      	mov	r2, r0
 8000bd8:	693b      	ldr	r3, [r7, #16]
 8000bda:	1ad3      	subs	r3, r2, r3
 8000bdc:	2b02      	cmp	r3, #2
 8000bde:	d901      	bls.n	8000be4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8000be0:	2303      	movs	r3, #3
 8000be2:	e34d      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000be4:	4b39      	ldr	r3, [pc, #228]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	f003 0302 	and.w	r3, r3, #2
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d0f0      	beq.n	8000bd2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000bf0:	4b36      	ldr	r3, [pc, #216]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	4a35      	ldr	r2, [pc, #212]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000bf6:	f043 0308 	orr.w	r3, r3, #8
 8000bfa:	6013      	str	r3, [r2, #0]
 8000bfc:	4b33      	ldr	r3, [pc, #204]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	6a1b      	ldr	r3, [r3, #32]
 8000c08:	4930      	ldr	r1, [pc, #192]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c0e:	4b2f      	ldr	r3, [pc, #188]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000c10:	685b      	ldr	r3, [r3, #4]
 8000c12:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	69db      	ldr	r3, [r3, #28]
 8000c1a:	021b      	lsls	r3, r3, #8
 8000c1c:	492b      	ldr	r1, [pc, #172]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000c1e:	4313      	orrs	r3, r2
 8000c20:	604b      	str	r3, [r1, #4]
 8000c22:	e01a      	b.n	8000c5a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000c24:	4b29      	ldr	r3, [pc, #164]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a28      	ldr	r2, [pc, #160]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000c2a:	f023 0301 	bic.w	r3, r3, #1
 8000c2e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000c30:	f7ff fdbe 	bl	80007b0 <HAL_GetTick>
 8000c34:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000c36:	e008      	b.n	8000c4a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000c38:	f7ff fdba 	bl	80007b0 <HAL_GetTick>
 8000c3c:	4602      	mov	r2, r0
 8000c3e:	693b      	ldr	r3, [r7, #16]
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	2b02      	cmp	r3, #2
 8000c44:	d901      	bls.n	8000c4a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8000c46:	2303      	movs	r3, #3
 8000c48:	e31a      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000c4a:	4b20      	ldr	r3, [pc, #128]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f003 0302 	and.w	r3, r3, #2
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d1f0      	bne.n	8000c38 <HAL_RCC_OscConfig+0x1dc>
 8000c56:	e000      	b.n	8000c5a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000c58:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d073      	beq.n	8000d4e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000c66:	69bb      	ldr	r3, [r7, #24]
 8000c68:	2b08      	cmp	r3, #8
 8000c6a:	d005      	beq.n	8000c78 <HAL_RCC_OscConfig+0x21c>
 8000c6c:	69bb      	ldr	r3, [r7, #24]
 8000c6e:	2b0c      	cmp	r3, #12
 8000c70:	d10e      	bne.n	8000c90 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000c72:	697b      	ldr	r3, [r7, #20]
 8000c74:	2b03      	cmp	r3, #3
 8000c76:	d10b      	bne.n	8000c90 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c78:	4b14      	ldr	r3, [pc, #80]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d063      	beq.n	8000d4c <HAL_RCC_OscConfig+0x2f0>
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	685b      	ldr	r3, [r3, #4]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d15f      	bne.n	8000d4c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	e2f7      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000c98:	d106      	bne.n	8000ca8 <HAL_RCC_OscConfig+0x24c>
 8000c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4a0b      	ldr	r2, [pc, #44]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000ca0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ca4:	6013      	str	r3, [r2, #0]
 8000ca6:	e025      	b.n	8000cf4 <HAL_RCC_OscConfig+0x298>
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000cb0:	d114      	bne.n	8000cdc <HAL_RCC_OscConfig+0x280>
 8000cb2:	4b06      	ldr	r3, [pc, #24]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	4a05      	ldr	r2, [pc, #20]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000cb8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000cbc:	6013      	str	r3, [r2, #0]
 8000cbe:	4b03      	ldr	r3, [pc, #12]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4a02      	ldr	r2, [pc, #8]	@ (8000ccc <HAL_RCC_OscConfig+0x270>)
 8000cc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000cc8:	6013      	str	r3, [r2, #0]
 8000cca:	e013      	b.n	8000cf4 <HAL_RCC_OscConfig+0x298>
 8000ccc:	40021000 	.word	0x40021000
 8000cd0:	080016d8 	.word	0x080016d8
 8000cd4:	20000000 	.word	0x20000000
 8000cd8:	20000004 	.word	0x20000004
 8000cdc:	4ba0      	ldr	r3, [pc, #640]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a9f      	ldr	r2, [pc, #636]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000ce2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000ce6:	6013      	str	r3, [r2, #0]
 8000ce8:	4b9d      	ldr	r3, [pc, #628]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4a9c      	ldr	r2, [pc, #624]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000cee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000cf2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d013      	beq.n	8000d24 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000cfc:	f7ff fd58 	bl	80007b0 <HAL_GetTick>
 8000d00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000d02:	e008      	b.n	8000d16 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d04:	f7ff fd54 	bl	80007b0 <HAL_GetTick>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	693b      	ldr	r3, [r7, #16]
 8000d0c:	1ad3      	subs	r3, r2, r3
 8000d0e:	2b64      	cmp	r3, #100	@ 0x64
 8000d10:	d901      	bls.n	8000d16 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000d12:	2303      	movs	r3, #3
 8000d14:	e2b4      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000d16:	4b92      	ldr	r3, [pc, #584]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d0f0      	beq.n	8000d04 <HAL_RCC_OscConfig+0x2a8>
 8000d22:	e014      	b.n	8000d4e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d24:	f7ff fd44 	bl	80007b0 <HAL_GetTick>
 8000d28:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000d2a:	e008      	b.n	8000d3e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d2c:	f7ff fd40 	bl	80007b0 <HAL_GetTick>
 8000d30:	4602      	mov	r2, r0
 8000d32:	693b      	ldr	r3, [r7, #16]
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	2b64      	cmp	r3, #100	@ 0x64
 8000d38:	d901      	bls.n	8000d3e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000d3a:	2303      	movs	r3, #3
 8000d3c:	e2a0      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000d3e:	4b88      	ldr	r3, [pc, #544]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d1f0      	bne.n	8000d2c <HAL_RCC_OscConfig+0x2d0>
 8000d4a:	e000      	b.n	8000d4e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d4c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	f003 0302 	and.w	r3, r3, #2
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d060      	beq.n	8000e1c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000d5a:	69bb      	ldr	r3, [r7, #24]
 8000d5c:	2b04      	cmp	r3, #4
 8000d5e:	d005      	beq.n	8000d6c <HAL_RCC_OscConfig+0x310>
 8000d60:	69bb      	ldr	r3, [r7, #24]
 8000d62:	2b0c      	cmp	r3, #12
 8000d64:	d119      	bne.n	8000d9a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000d66:	697b      	ldr	r3, [r7, #20]
 8000d68:	2b02      	cmp	r3, #2
 8000d6a:	d116      	bne.n	8000d9a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000d6c:	4b7c      	ldr	r3, [pc, #496]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d005      	beq.n	8000d84 <HAL_RCC_OscConfig+0x328>
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	68db      	ldr	r3, [r3, #12]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d101      	bne.n	8000d84 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000d80:	2301      	movs	r3, #1
 8000d82:	e27d      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d84:	4b76      	ldr	r3, [pc, #472]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	691b      	ldr	r3, [r3, #16]
 8000d90:	061b      	lsls	r3, r3, #24
 8000d92:	4973      	ldr	r1, [pc, #460]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000d94:	4313      	orrs	r3, r2
 8000d96:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000d98:	e040      	b.n	8000e1c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	68db      	ldr	r3, [r3, #12]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d023      	beq.n	8000dea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000da2:	4b6f      	ldr	r3, [pc, #444]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	4a6e      	ldr	r2, [pc, #440]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000da8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000dae:	f7ff fcff 	bl	80007b0 <HAL_GetTick>
 8000db2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000db4:	e008      	b.n	8000dc8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000db6:	f7ff fcfb 	bl	80007b0 <HAL_GetTick>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	693b      	ldr	r3, [r7, #16]
 8000dbe:	1ad3      	subs	r3, r2, r3
 8000dc0:	2b02      	cmp	r3, #2
 8000dc2:	d901      	bls.n	8000dc8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000dc4:	2303      	movs	r3, #3
 8000dc6:	e25b      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000dc8:	4b65      	ldr	r3, [pc, #404]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d0f0      	beq.n	8000db6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dd4:	4b62      	ldr	r3, [pc, #392]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000dd6:	685b      	ldr	r3, [r3, #4]
 8000dd8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	691b      	ldr	r3, [r3, #16]
 8000de0:	061b      	lsls	r3, r3, #24
 8000de2:	495f      	ldr	r1, [pc, #380]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000de4:	4313      	orrs	r3, r2
 8000de6:	604b      	str	r3, [r1, #4]
 8000de8:	e018      	b.n	8000e1c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000dea:	4b5d      	ldr	r3, [pc, #372]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4a5c      	ldr	r2, [pc, #368]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000df0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000df4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000df6:	f7ff fcdb 	bl	80007b0 <HAL_GetTick>
 8000dfa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000dfc:	e008      	b.n	8000e10 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000dfe:	f7ff fcd7 	bl	80007b0 <HAL_GetTick>
 8000e02:	4602      	mov	r2, r0
 8000e04:	693b      	ldr	r3, [r7, #16]
 8000e06:	1ad3      	subs	r3, r2, r3
 8000e08:	2b02      	cmp	r3, #2
 8000e0a:	d901      	bls.n	8000e10 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000e0c:	2303      	movs	r3, #3
 8000e0e:	e237      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000e10:	4b53      	ldr	r3, [pc, #332]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000e12:	681b      	ldr	r3, [r3, #0]
 8000e14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d1f0      	bne.n	8000dfe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	f003 0308 	and.w	r3, r3, #8
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d03c      	beq.n	8000ea2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	695b      	ldr	r3, [r3, #20]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d01c      	beq.n	8000e6a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e30:	4b4b      	ldr	r3, [pc, #300]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000e32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e36:	4a4a      	ldr	r2, [pc, #296]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000e38:	f043 0301 	orr.w	r3, r3, #1
 8000e3c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e40:	f7ff fcb6 	bl	80007b0 <HAL_GetTick>
 8000e44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e46:	e008      	b.n	8000e5a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e48:	f7ff fcb2 	bl	80007b0 <HAL_GetTick>
 8000e4c:	4602      	mov	r2, r0
 8000e4e:	693b      	ldr	r3, [r7, #16]
 8000e50:	1ad3      	subs	r3, r2, r3
 8000e52:	2b02      	cmp	r3, #2
 8000e54:	d901      	bls.n	8000e5a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000e56:	2303      	movs	r3, #3
 8000e58:	e212      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e5a:	4b41      	ldr	r3, [pc, #260]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000e5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e60:	f003 0302 	and.w	r3, r3, #2
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d0ef      	beq.n	8000e48 <HAL_RCC_OscConfig+0x3ec>
 8000e68:	e01b      	b.n	8000ea2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e6a:	4b3d      	ldr	r3, [pc, #244]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000e6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e70:	4a3b      	ldr	r2, [pc, #236]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000e72:	f023 0301 	bic.w	r3, r3, #1
 8000e76:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e7a:	f7ff fc99 	bl	80007b0 <HAL_GetTick>
 8000e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e80:	e008      	b.n	8000e94 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e82:	f7ff fc95 	bl	80007b0 <HAL_GetTick>
 8000e86:	4602      	mov	r2, r0
 8000e88:	693b      	ldr	r3, [r7, #16]
 8000e8a:	1ad3      	subs	r3, r2, r3
 8000e8c:	2b02      	cmp	r3, #2
 8000e8e:	d901      	bls.n	8000e94 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000e90:	2303      	movs	r3, #3
 8000e92:	e1f5      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e94:	4b32      	ldr	r3, [pc, #200]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000e96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000e9a:	f003 0302 	and.w	r3, r3, #2
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d1ef      	bne.n	8000e82 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f003 0304 	and.w	r3, r3, #4
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	f000 80a6 	beq.w	8000ffc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000eb4:	4b2a      	ldr	r3, [pc, #168]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000eb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d10d      	bne.n	8000edc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ec0:	4b27      	ldr	r3, [pc, #156]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000ec2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ec4:	4a26      	ldr	r2, [pc, #152]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000ec6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000eca:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ecc:	4b24      	ldr	r3, [pc, #144]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000ece:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ed0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ed4:	60bb      	str	r3, [r7, #8]
 8000ed6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000edc:	4b21      	ldr	r3, [pc, #132]	@ (8000f64 <HAL_RCC_OscConfig+0x508>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d118      	bne.n	8000f1a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000ee8:	4b1e      	ldr	r3, [pc, #120]	@ (8000f64 <HAL_RCC_OscConfig+0x508>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a1d      	ldr	r2, [pc, #116]	@ (8000f64 <HAL_RCC_OscConfig+0x508>)
 8000eee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ef2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ef4:	f7ff fc5c 	bl	80007b0 <HAL_GetTick>
 8000ef8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000efa:	e008      	b.n	8000f0e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000efc:	f7ff fc58 	bl	80007b0 <HAL_GetTick>
 8000f00:	4602      	mov	r2, r0
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	2b02      	cmp	r3, #2
 8000f08:	d901      	bls.n	8000f0e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8000f0a:	2303      	movs	r3, #3
 8000f0c:	e1b8      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000f0e:	4b15      	ldr	r3, [pc, #84]	@ (8000f64 <HAL_RCC_OscConfig+0x508>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d0f0      	beq.n	8000efc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	689b      	ldr	r3, [r3, #8]
 8000f1e:	2b01      	cmp	r3, #1
 8000f20:	d108      	bne.n	8000f34 <HAL_RCC_OscConfig+0x4d8>
 8000f22:	4b0f      	ldr	r3, [pc, #60]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000f24:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f28:	4a0d      	ldr	r2, [pc, #52]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000f2a:	f043 0301 	orr.w	r3, r3, #1
 8000f2e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000f32:	e029      	b.n	8000f88 <HAL_RCC_OscConfig+0x52c>
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	689b      	ldr	r3, [r3, #8]
 8000f38:	2b05      	cmp	r3, #5
 8000f3a:	d115      	bne.n	8000f68 <HAL_RCC_OscConfig+0x50c>
 8000f3c:	4b08      	ldr	r3, [pc, #32]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f42:	4a07      	ldr	r2, [pc, #28]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000f44:	f043 0304 	orr.w	r3, r3, #4
 8000f48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000f4c:	4b04      	ldr	r3, [pc, #16]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000f4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f52:	4a03      	ldr	r2, [pc, #12]	@ (8000f60 <HAL_RCC_OscConfig+0x504>)
 8000f54:	f043 0301 	orr.w	r3, r3, #1
 8000f58:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000f5c:	e014      	b.n	8000f88 <HAL_RCC_OscConfig+0x52c>
 8000f5e:	bf00      	nop
 8000f60:	40021000 	.word	0x40021000
 8000f64:	40007000 	.word	0x40007000
 8000f68:	4b9d      	ldr	r3, [pc, #628]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 8000f6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f6e:	4a9c      	ldr	r2, [pc, #624]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 8000f70:	f023 0301 	bic.w	r3, r3, #1
 8000f74:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8000f78:	4b99      	ldr	r3, [pc, #612]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 8000f7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000f7e:	4a98      	ldr	r2, [pc, #608]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 8000f80:	f023 0304 	bic.w	r3, r3, #4
 8000f84:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	689b      	ldr	r3, [r3, #8]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d016      	beq.n	8000fbe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f90:	f7ff fc0e 	bl	80007b0 <HAL_GetTick>
 8000f94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000f96:	e00a      	b.n	8000fae <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f98:	f7ff fc0a 	bl	80007b0 <HAL_GetTick>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	1ad3      	subs	r3, r2, r3
 8000fa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fa6:	4293      	cmp	r3, r2
 8000fa8:	d901      	bls.n	8000fae <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8000faa:	2303      	movs	r3, #3
 8000fac:	e168      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000fae:	4b8c      	ldr	r3, [pc, #560]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 8000fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000fb4:	f003 0302 	and.w	r3, r3, #2
 8000fb8:	2b00      	cmp	r3, #0
 8000fba:	d0ed      	beq.n	8000f98 <HAL_RCC_OscConfig+0x53c>
 8000fbc:	e015      	b.n	8000fea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fbe:	f7ff fbf7 	bl	80007b0 <HAL_GetTick>
 8000fc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000fc4:	e00a      	b.n	8000fdc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fc6:	f7ff fbf3 	bl	80007b0 <HAL_GetTick>
 8000fca:	4602      	mov	r2, r0
 8000fcc:	693b      	ldr	r3, [r7, #16]
 8000fce:	1ad3      	subs	r3, r2, r3
 8000fd0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	d901      	bls.n	8000fdc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8000fd8:	2303      	movs	r3, #3
 8000fda:	e151      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000fdc:	4b80      	ldr	r3, [pc, #512]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 8000fde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8000fe2:	f003 0302 	and.w	r3, r3, #2
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d1ed      	bne.n	8000fc6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000fea:	7ffb      	ldrb	r3, [r7, #31]
 8000fec:	2b01      	cmp	r3, #1
 8000fee:	d105      	bne.n	8000ffc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ff0:	4b7b      	ldr	r3, [pc, #492]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 8000ff2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ff4:	4a7a      	ldr	r2, [pc, #488]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 8000ff6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000ffa:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	f003 0320 	and.w	r3, r3, #32
 8001004:	2b00      	cmp	r3, #0
 8001006:	d03c      	beq.n	8001082 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800100c:	2b00      	cmp	r3, #0
 800100e:	d01c      	beq.n	800104a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001010:	4b73      	ldr	r3, [pc, #460]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 8001012:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001016:	4a72      	ldr	r2, [pc, #456]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 8001018:	f043 0301 	orr.w	r3, r3, #1
 800101c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001020:	f7ff fbc6 	bl	80007b0 <HAL_GetTick>
 8001024:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001026:	e008      	b.n	800103a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001028:	f7ff fbc2 	bl	80007b0 <HAL_GetTick>
 800102c:	4602      	mov	r2, r0
 800102e:	693b      	ldr	r3, [r7, #16]
 8001030:	1ad3      	subs	r3, r2, r3
 8001032:	2b02      	cmp	r3, #2
 8001034:	d901      	bls.n	800103a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001036:	2303      	movs	r3, #3
 8001038:	e122      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800103a:	4b69      	ldr	r3, [pc, #420]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 800103c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001040:	f003 0302 	and.w	r3, r3, #2
 8001044:	2b00      	cmp	r3, #0
 8001046:	d0ef      	beq.n	8001028 <HAL_RCC_OscConfig+0x5cc>
 8001048:	e01b      	b.n	8001082 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800104a:	4b65      	ldr	r3, [pc, #404]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 800104c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001050:	4a63      	ldr	r2, [pc, #396]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 8001052:	f023 0301 	bic.w	r3, r3, #1
 8001056:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800105a:	f7ff fba9 	bl	80007b0 <HAL_GetTick>
 800105e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001060:	e008      	b.n	8001074 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001062:	f7ff fba5 	bl	80007b0 <HAL_GetTick>
 8001066:	4602      	mov	r2, r0
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	2b02      	cmp	r3, #2
 800106e:	d901      	bls.n	8001074 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001070:	2303      	movs	r3, #3
 8001072:	e105      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001074:	4b5a      	ldr	r3, [pc, #360]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 8001076:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800107a:	f003 0302 	and.w	r3, r3, #2
 800107e:	2b00      	cmp	r3, #0
 8001080:	d1ef      	bne.n	8001062 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001086:	2b00      	cmp	r3, #0
 8001088:	f000 80f9 	beq.w	800127e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001090:	2b02      	cmp	r3, #2
 8001092:	f040 80cf 	bne.w	8001234 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001096:	4b52      	ldr	r3, [pc, #328]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 8001098:	68db      	ldr	r3, [r3, #12]
 800109a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	f003 0203 	and.w	r2, r3, #3
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80010a6:	429a      	cmp	r2, r3
 80010a8:	d12c      	bne.n	8001104 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b4:	3b01      	subs	r3, #1
 80010b6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d123      	bne.n	8001104 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010c6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80010c8:	429a      	cmp	r2, r3
 80010ca:	d11b      	bne.n	8001104 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80010d6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80010d8:	429a      	cmp	r2, r3
 80010da:	d113      	bne.n	8001104 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80010dc:	697b      	ldr	r3, [r7, #20]
 80010de:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80010e6:	085b      	lsrs	r3, r3, #1
 80010e8:	3b01      	subs	r3, #1
 80010ea:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d109      	bne.n	8001104 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80010f0:	697b      	ldr	r3, [r7, #20]
 80010f2:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010fa:	085b      	lsrs	r3, r3, #1
 80010fc:	3b01      	subs	r3, #1
 80010fe:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001100:	429a      	cmp	r2, r3
 8001102:	d071      	beq.n	80011e8 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001104:	69bb      	ldr	r3, [r7, #24]
 8001106:	2b0c      	cmp	r3, #12
 8001108:	d068      	beq.n	80011dc <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800110a:	4b35      	ldr	r3, [pc, #212]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001112:	2b00      	cmp	r3, #0
 8001114:	d105      	bne.n	8001122 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001116:	4b32      	ldr	r3, [pc, #200]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800111e:	2b00      	cmp	r3, #0
 8001120:	d001      	beq.n	8001126 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8001122:	2301      	movs	r3, #1
 8001124:	e0ac      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001126:	4b2e      	ldr	r3, [pc, #184]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a2d      	ldr	r2, [pc, #180]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 800112c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001130:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001132:	f7ff fb3d 	bl	80007b0 <HAL_GetTick>
 8001136:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001138:	e008      	b.n	800114c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800113a:	f7ff fb39 	bl	80007b0 <HAL_GetTick>
 800113e:	4602      	mov	r2, r0
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	2b02      	cmp	r3, #2
 8001146:	d901      	bls.n	800114c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8001148:	2303      	movs	r3, #3
 800114a:	e099      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800114c:	4b24      	ldr	r3, [pc, #144]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001154:	2b00      	cmp	r3, #0
 8001156:	d1f0      	bne.n	800113a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001158:	4b21      	ldr	r3, [pc, #132]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 800115a:	68da      	ldr	r2, [r3, #12]
 800115c:	4b21      	ldr	r3, [pc, #132]	@ (80011e4 <HAL_RCC_OscConfig+0x788>)
 800115e:	4013      	ands	r3, r2
 8001160:	687a      	ldr	r2, [r7, #4]
 8001162:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001164:	687a      	ldr	r2, [r7, #4]
 8001166:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001168:	3a01      	subs	r2, #1
 800116a:	0112      	lsls	r2, r2, #4
 800116c:	4311      	orrs	r1, r2
 800116e:	687a      	ldr	r2, [r7, #4]
 8001170:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001172:	0212      	lsls	r2, r2, #8
 8001174:	4311      	orrs	r1, r2
 8001176:	687a      	ldr	r2, [r7, #4]
 8001178:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800117a:	0852      	lsrs	r2, r2, #1
 800117c:	3a01      	subs	r2, #1
 800117e:	0552      	lsls	r2, r2, #21
 8001180:	4311      	orrs	r1, r2
 8001182:	687a      	ldr	r2, [r7, #4]
 8001184:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001186:	0852      	lsrs	r2, r2, #1
 8001188:	3a01      	subs	r2, #1
 800118a:	0652      	lsls	r2, r2, #25
 800118c:	4311      	orrs	r1, r2
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001192:	06d2      	lsls	r2, r2, #27
 8001194:	430a      	orrs	r2, r1
 8001196:	4912      	ldr	r1, [pc, #72]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 8001198:	4313      	orrs	r3, r2
 800119a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800119c:	4b10      	ldr	r3, [pc, #64]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	4a0f      	ldr	r2, [pc, #60]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 80011a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80011a6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80011a8:	4b0d      	ldr	r3, [pc, #52]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 80011aa:	68db      	ldr	r3, [r3, #12]
 80011ac:	4a0c      	ldr	r2, [pc, #48]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 80011ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80011b2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80011b4:	f7ff fafc 	bl	80007b0 <HAL_GetTick>
 80011b8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80011ba:	e008      	b.n	80011ce <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011bc:	f7ff faf8 	bl	80007b0 <HAL_GetTick>
 80011c0:	4602      	mov	r2, r0
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	2b02      	cmp	r3, #2
 80011c8:	d901      	bls.n	80011ce <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80011ca:	2303      	movs	r3, #3
 80011cc:	e058      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80011ce:	4b04      	ldr	r3, [pc, #16]	@ (80011e0 <HAL_RCC_OscConfig+0x784>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d0f0      	beq.n	80011bc <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80011da:	e050      	b.n	800127e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80011dc:	2301      	movs	r3, #1
 80011de:	e04f      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
 80011e0:	40021000 	.word	0x40021000
 80011e4:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80011e8:	4b27      	ldr	r3, [pc, #156]	@ (8001288 <HAL_RCC_OscConfig+0x82c>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d144      	bne.n	800127e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80011f4:	4b24      	ldr	r3, [pc, #144]	@ (8001288 <HAL_RCC_OscConfig+0x82c>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a23      	ldr	r2, [pc, #140]	@ (8001288 <HAL_RCC_OscConfig+0x82c>)
 80011fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80011fe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001200:	4b21      	ldr	r3, [pc, #132]	@ (8001288 <HAL_RCC_OscConfig+0x82c>)
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	4a20      	ldr	r2, [pc, #128]	@ (8001288 <HAL_RCC_OscConfig+0x82c>)
 8001206:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800120a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800120c:	f7ff fad0 	bl	80007b0 <HAL_GetTick>
 8001210:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001212:	e008      	b.n	8001226 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001214:	f7ff facc 	bl	80007b0 <HAL_GetTick>
 8001218:	4602      	mov	r2, r0
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	2b02      	cmp	r3, #2
 8001220:	d901      	bls.n	8001226 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8001222:	2303      	movs	r3, #3
 8001224:	e02c      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001226:	4b18      	ldr	r3, [pc, #96]	@ (8001288 <HAL_RCC_OscConfig+0x82c>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d0f0      	beq.n	8001214 <HAL_RCC_OscConfig+0x7b8>
 8001232:	e024      	b.n	800127e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001234:	69bb      	ldr	r3, [r7, #24]
 8001236:	2b0c      	cmp	r3, #12
 8001238:	d01f      	beq.n	800127a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800123a:	4b13      	ldr	r3, [pc, #76]	@ (8001288 <HAL_RCC_OscConfig+0x82c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a12      	ldr	r2, [pc, #72]	@ (8001288 <HAL_RCC_OscConfig+0x82c>)
 8001240:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001244:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001246:	f7ff fab3 	bl	80007b0 <HAL_GetTick>
 800124a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800124c:	e008      	b.n	8001260 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800124e:	f7ff faaf 	bl	80007b0 <HAL_GetTick>
 8001252:	4602      	mov	r2, r0
 8001254:	693b      	ldr	r3, [r7, #16]
 8001256:	1ad3      	subs	r3, r2, r3
 8001258:	2b02      	cmp	r3, #2
 800125a:	d901      	bls.n	8001260 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800125c:	2303      	movs	r3, #3
 800125e:	e00f      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001260:	4b09      	ldr	r3, [pc, #36]	@ (8001288 <HAL_RCC_OscConfig+0x82c>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001268:	2b00      	cmp	r3, #0
 800126a:	d1f0      	bne.n	800124e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800126c:	4b06      	ldr	r3, [pc, #24]	@ (8001288 <HAL_RCC_OscConfig+0x82c>)
 800126e:	68da      	ldr	r2, [r3, #12]
 8001270:	4905      	ldr	r1, [pc, #20]	@ (8001288 <HAL_RCC_OscConfig+0x82c>)
 8001272:	4b06      	ldr	r3, [pc, #24]	@ (800128c <HAL_RCC_OscConfig+0x830>)
 8001274:	4013      	ands	r3, r2
 8001276:	60cb      	str	r3, [r1, #12]
 8001278:	e001      	b.n	800127e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e000      	b.n	8001280 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800127e:	2300      	movs	r3, #0
}
 8001280:	4618      	mov	r0, r3
 8001282:	3720      	adds	r7, #32
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	40021000 	.word	0x40021000
 800128c:	feeefffc 	.word	0xfeeefffc

08001290 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
 8001298:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d101      	bne.n	80012a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80012a0:	2301      	movs	r3, #1
 80012a2:	e0e7      	b.n	8001474 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80012a4:	4b75      	ldr	r3, [pc, #468]	@ (800147c <HAL_RCC_ClockConfig+0x1ec>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	f003 0307 	and.w	r3, r3, #7
 80012ac:	683a      	ldr	r2, [r7, #0]
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d910      	bls.n	80012d4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012b2:	4b72      	ldr	r3, [pc, #456]	@ (800147c <HAL_RCC_ClockConfig+0x1ec>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f023 0207 	bic.w	r2, r3, #7
 80012ba:	4970      	ldr	r1, [pc, #448]	@ (800147c <HAL_RCC_ClockConfig+0x1ec>)
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	4313      	orrs	r3, r2
 80012c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012c2:	4b6e      	ldr	r3, [pc, #440]	@ (800147c <HAL_RCC_ClockConfig+0x1ec>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 0307 	and.w	r3, r3, #7
 80012ca:	683a      	ldr	r2, [r7, #0]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d001      	beq.n	80012d4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80012d0:	2301      	movs	r3, #1
 80012d2:	e0cf      	b.n	8001474 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f003 0302 	and.w	r3, r3, #2
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d010      	beq.n	8001302 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	689a      	ldr	r2, [r3, #8]
 80012e4:	4b66      	ldr	r3, [pc, #408]	@ (8001480 <HAL_RCC_ClockConfig+0x1f0>)
 80012e6:	689b      	ldr	r3, [r3, #8]
 80012e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80012ec:	429a      	cmp	r2, r3
 80012ee:	d908      	bls.n	8001302 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012f0:	4b63      	ldr	r3, [pc, #396]	@ (8001480 <HAL_RCC_ClockConfig+0x1f0>)
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	689b      	ldr	r3, [r3, #8]
 80012fc:	4960      	ldr	r1, [pc, #384]	@ (8001480 <HAL_RCC_ClockConfig+0x1f0>)
 80012fe:	4313      	orrs	r3, r2
 8001300:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	2b00      	cmp	r3, #0
 800130c:	d04c      	beq.n	80013a8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	2b03      	cmp	r3, #3
 8001314:	d107      	bne.n	8001326 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001316:	4b5a      	ldr	r3, [pc, #360]	@ (8001480 <HAL_RCC_ClockConfig+0x1f0>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800131e:	2b00      	cmp	r3, #0
 8001320:	d121      	bne.n	8001366 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001322:	2301      	movs	r3, #1
 8001324:	e0a6      	b.n	8001474 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	2b02      	cmp	r3, #2
 800132c:	d107      	bne.n	800133e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800132e:	4b54      	ldr	r3, [pc, #336]	@ (8001480 <HAL_RCC_ClockConfig+0x1f0>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d115      	bne.n	8001366 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	e09a      	b.n	8001474 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d107      	bne.n	8001356 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001346:	4b4e      	ldr	r3, [pc, #312]	@ (8001480 <HAL_RCC_ClockConfig+0x1f0>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f003 0302 	and.w	r3, r3, #2
 800134e:	2b00      	cmp	r3, #0
 8001350:	d109      	bne.n	8001366 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e08e      	b.n	8001474 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001356:	4b4a      	ldr	r3, [pc, #296]	@ (8001480 <HAL_RCC_ClockConfig+0x1f0>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800135e:	2b00      	cmp	r3, #0
 8001360:	d101      	bne.n	8001366 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001362:	2301      	movs	r3, #1
 8001364:	e086      	b.n	8001474 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001366:	4b46      	ldr	r3, [pc, #280]	@ (8001480 <HAL_RCC_ClockConfig+0x1f0>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	f023 0203 	bic.w	r2, r3, #3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	4943      	ldr	r1, [pc, #268]	@ (8001480 <HAL_RCC_ClockConfig+0x1f0>)
 8001374:	4313      	orrs	r3, r2
 8001376:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001378:	f7ff fa1a 	bl	80007b0 <HAL_GetTick>
 800137c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800137e:	e00a      	b.n	8001396 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001380:	f7ff fa16 	bl	80007b0 <HAL_GetTick>
 8001384:	4602      	mov	r2, r0
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800138e:	4293      	cmp	r3, r2
 8001390:	d901      	bls.n	8001396 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8001392:	2303      	movs	r3, #3
 8001394:	e06e      	b.n	8001474 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001396:	4b3a      	ldr	r3, [pc, #232]	@ (8001480 <HAL_RCC_ClockConfig+0x1f0>)
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	f003 020c 	and.w	r2, r3, #12
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	009b      	lsls	r3, r3, #2
 80013a4:	429a      	cmp	r2, r3
 80013a6:	d1eb      	bne.n	8001380 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f003 0302 	and.w	r3, r3, #2
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d010      	beq.n	80013d6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	689a      	ldr	r2, [r3, #8]
 80013b8:	4b31      	ldr	r3, [pc, #196]	@ (8001480 <HAL_RCC_ClockConfig+0x1f0>)
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80013c0:	429a      	cmp	r2, r3
 80013c2:	d208      	bcs.n	80013d6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013c4:	4b2e      	ldr	r3, [pc, #184]	@ (8001480 <HAL_RCC_ClockConfig+0x1f0>)
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	689b      	ldr	r3, [r3, #8]
 80013d0:	492b      	ldr	r1, [pc, #172]	@ (8001480 <HAL_RCC_ClockConfig+0x1f0>)
 80013d2:	4313      	orrs	r3, r2
 80013d4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013d6:	4b29      	ldr	r3, [pc, #164]	@ (800147c <HAL_RCC_ClockConfig+0x1ec>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f003 0307 	and.w	r3, r3, #7
 80013de:	683a      	ldr	r2, [r7, #0]
 80013e0:	429a      	cmp	r2, r3
 80013e2:	d210      	bcs.n	8001406 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013e4:	4b25      	ldr	r3, [pc, #148]	@ (800147c <HAL_RCC_ClockConfig+0x1ec>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f023 0207 	bic.w	r2, r3, #7
 80013ec:	4923      	ldr	r1, [pc, #140]	@ (800147c <HAL_RCC_ClockConfig+0x1ec>)
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	4313      	orrs	r3, r2
 80013f2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013f4:	4b21      	ldr	r3, [pc, #132]	@ (800147c <HAL_RCC_ClockConfig+0x1ec>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f003 0307 	and.w	r3, r3, #7
 80013fc:	683a      	ldr	r2, [r7, #0]
 80013fe:	429a      	cmp	r2, r3
 8001400:	d001      	beq.n	8001406 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	e036      	b.n	8001474 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f003 0304 	and.w	r3, r3, #4
 800140e:	2b00      	cmp	r3, #0
 8001410:	d008      	beq.n	8001424 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001412:	4b1b      	ldr	r3, [pc, #108]	@ (8001480 <HAL_RCC_ClockConfig+0x1f0>)
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	68db      	ldr	r3, [r3, #12]
 800141e:	4918      	ldr	r1, [pc, #96]	@ (8001480 <HAL_RCC_ClockConfig+0x1f0>)
 8001420:	4313      	orrs	r3, r2
 8001422:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	f003 0308 	and.w	r3, r3, #8
 800142c:	2b00      	cmp	r3, #0
 800142e:	d009      	beq.n	8001444 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001430:	4b13      	ldr	r3, [pc, #76]	@ (8001480 <HAL_RCC_ClockConfig+0x1f0>)
 8001432:	689b      	ldr	r3, [r3, #8]
 8001434:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	691b      	ldr	r3, [r3, #16]
 800143c:	00db      	lsls	r3, r3, #3
 800143e:	4910      	ldr	r1, [pc, #64]	@ (8001480 <HAL_RCC_ClockConfig+0x1f0>)
 8001440:	4313      	orrs	r3, r2
 8001442:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001444:	f000 f824 	bl	8001490 <HAL_RCC_GetSysClockFreq>
 8001448:	4602      	mov	r2, r0
 800144a:	4b0d      	ldr	r3, [pc, #52]	@ (8001480 <HAL_RCC_ClockConfig+0x1f0>)
 800144c:	689b      	ldr	r3, [r3, #8]
 800144e:	091b      	lsrs	r3, r3, #4
 8001450:	f003 030f 	and.w	r3, r3, #15
 8001454:	490b      	ldr	r1, [pc, #44]	@ (8001484 <HAL_RCC_ClockConfig+0x1f4>)
 8001456:	5ccb      	ldrb	r3, [r1, r3]
 8001458:	f003 031f 	and.w	r3, r3, #31
 800145c:	fa22 f303 	lsr.w	r3, r2, r3
 8001460:	4a09      	ldr	r2, [pc, #36]	@ (8001488 <HAL_RCC_ClockConfig+0x1f8>)
 8001462:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001464:	4b09      	ldr	r3, [pc, #36]	@ (800148c <HAL_RCC_ClockConfig+0x1fc>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff f951 	bl	8000710 <HAL_InitTick>
 800146e:	4603      	mov	r3, r0
 8001470:	72fb      	strb	r3, [r7, #11]

  return status;
 8001472:	7afb      	ldrb	r3, [r7, #11]
}
 8001474:	4618      	mov	r0, r3
 8001476:	3710      	adds	r7, #16
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}
 800147c:	40022000 	.word	0x40022000
 8001480:	40021000 	.word	0x40021000
 8001484:	080016d8 	.word	0x080016d8
 8001488:	20000000 	.word	0x20000000
 800148c:	20000004 	.word	0x20000004

08001490 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001490:	b480      	push	{r7}
 8001492:	b089      	sub	sp, #36	@ 0x24
 8001494:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001496:	2300      	movs	r3, #0
 8001498:	61fb      	str	r3, [r7, #28]
 800149a:	2300      	movs	r3, #0
 800149c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800149e:	4b3e      	ldr	r3, [pc, #248]	@ (8001598 <HAL_RCC_GetSysClockFreq+0x108>)
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	f003 030c 	and.w	r3, r3, #12
 80014a6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014a8:	4b3b      	ldr	r3, [pc, #236]	@ (8001598 <HAL_RCC_GetSysClockFreq+0x108>)
 80014aa:	68db      	ldr	r3, [r3, #12]
 80014ac:	f003 0303 	and.w	r3, r3, #3
 80014b0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80014b2:	693b      	ldr	r3, [r7, #16]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d005      	beq.n	80014c4 <HAL_RCC_GetSysClockFreq+0x34>
 80014b8:	693b      	ldr	r3, [r7, #16]
 80014ba:	2b0c      	cmp	r3, #12
 80014bc:	d121      	bne.n	8001502 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	2b01      	cmp	r3, #1
 80014c2:	d11e      	bne.n	8001502 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80014c4:	4b34      	ldr	r3, [pc, #208]	@ (8001598 <HAL_RCC_GetSysClockFreq+0x108>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f003 0308 	and.w	r3, r3, #8
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d107      	bne.n	80014e0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80014d0:	4b31      	ldr	r3, [pc, #196]	@ (8001598 <HAL_RCC_GetSysClockFreq+0x108>)
 80014d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80014d6:	0a1b      	lsrs	r3, r3, #8
 80014d8:	f003 030f 	and.w	r3, r3, #15
 80014dc:	61fb      	str	r3, [r7, #28]
 80014de:	e005      	b.n	80014ec <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80014e0:	4b2d      	ldr	r3, [pc, #180]	@ (8001598 <HAL_RCC_GetSysClockFreq+0x108>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	091b      	lsrs	r3, r3, #4
 80014e6:	f003 030f 	and.w	r3, r3, #15
 80014ea:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80014ec:	4a2b      	ldr	r2, [pc, #172]	@ (800159c <HAL_RCC_GetSysClockFreq+0x10c>)
 80014ee:	69fb      	ldr	r3, [r7, #28]
 80014f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014f4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d10d      	bne.n	8001518 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80014fc:	69fb      	ldr	r3, [r7, #28]
 80014fe:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001500:	e00a      	b.n	8001518 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001502:	693b      	ldr	r3, [r7, #16]
 8001504:	2b04      	cmp	r3, #4
 8001506:	d102      	bne.n	800150e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001508:	4b25      	ldr	r3, [pc, #148]	@ (80015a0 <HAL_RCC_GetSysClockFreq+0x110>)
 800150a:	61bb      	str	r3, [r7, #24]
 800150c:	e004      	b.n	8001518 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800150e:	693b      	ldr	r3, [r7, #16]
 8001510:	2b08      	cmp	r3, #8
 8001512:	d101      	bne.n	8001518 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001514:	4b23      	ldr	r3, [pc, #140]	@ (80015a4 <HAL_RCC_GetSysClockFreq+0x114>)
 8001516:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	2b0c      	cmp	r3, #12
 800151c:	d134      	bne.n	8001588 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800151e:	4b1e      	ldr	r3, [pc, #120]	@ (8001598 <HAL_RCC_GetSysClockFreq+0x108>)
 8001520:	68db      	ldr	r3, [r3, #12]
 8001522:	f003 0303 	and.w	r3, r3, #3
 8001526:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	2b02      	cmp	r3, #2
 800152c:	d003      	beq.n	8001536 <HAL_RCC_GetSysClockFreq+0xa6>
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	2b03      	cmp	r3, #3
 8001532:	d003      	beq.n	800153c <HAL_RCC_GetSysClockFreq+0xac>
 8001534:	e005      	b.n	8001542 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001536:	4b1a      	ldr	r3, [pc, #104]	@ (80015a0 <HAL_RCC_GetSysClockFreq+0x110>)
 8001538:	617b      	str	r3, [r7, #20]
      break;
 800153a:	e005      	b.n	8001548 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800153c:	4b19      	ldr	r3, [pc, #100]	@ (80015a4 <HAL_RCC_GetSysClockFreq+0x114>)
 800153e:	617b      	str	r3, [r7, #20]
      break;
 8001540:	e002      	b.n	8001548 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001542:	69fb      	ldr	r3, [r7, #28]
 8001544:	617b      	str	r3, [r7, #20]
      break;
 8001546:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001548:	4b13      	ldr	r3, [pc, #76]	@ (8001598 <HAL_RCC_GetSysClockFreq+0x108>)
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	091b      	lsrs	r3, r3, #4
 800154e:	f003 0307 	and.w	r3, r3, #7
 8001552:	3301      	adds	r3, #1
 8001554:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001556:	4b10      	ldr	r3, [pc, #64]	@ (8001598 <HAL_RCC_GetSysClockFreq+0x108>)
 8001558:	68db      	ldr	r3, [r3, #12]
 800155a:	0a1b      	lsrs	r3, r3, #8
 800155c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001560:	697a      	ldr	r2, [r7, #20]
 8001562:	fb03 f202 	mul.w	r2, r3, r2
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	fbb2 f3f3 	udiv	r3, r2, r3
 800156c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800156e:	4b0a      	ldr	r3, [pc, #40]	@ (8001598 <HAL_RCC_GetSysClockFreq+0x108>)
 8001570:	68db      	ldr	r3, [r3, #12]
 8001572:	0e5b      	lsrs	r3, r3, #25
 8001574:	f003 0303 	and.w	r3, r3, #3
 8001578:	3301      	adds	r3, #1
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800157e:	697a      	ldr	r2, [r7, #20]
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	fbb2 f3f3 	udiv	r3, r2, r3
 8001586:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001588:	69bb      	ldr	r3, [r7, #24]
}
 800158a:	4618      	mov	r0, r3
 800158c:	3724      	adds	r7, #36	@ 0x24
 800158e:	46bd      	mov	sp, r7
 8001590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001594:	4770      	bx	lr
 8001596:	bf00      	nop
 8001598:	40021000 	.word	0x40021000
 800159c:	080016e8 	.word	0x080016e8
 80015a0:	00f42400 	.word	0x00f42400
 80015a4:	007a1200 	.word	0x007a1200

080015a8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b086      	sub	sp, #24
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80015b0:	2300      	movs	r3, #0
 80015b2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80015b4:	4b2a      	ldr	r3, [pc, #168]	@ (8001660 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80015b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d003      	beq.n	80015c8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80015c0:	f7ff f9e8 	bl	8000994 <HAL_PWREx_GetVoltageRange>
 80015c4:	6178      	str	r0, [r7, #20]
 80015c6:	e014      	b.n	80015f2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80015c8:	4b25      	ldr	r3, [pc, #148]	@ (8001660 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80015ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015cc:	4a24      	ldr	r2, [pc, #144]	@ (8001660 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80015ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80015d4:	4b22      	ldr	r3, [pc, #136]	@ (8001660 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80015d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015dc:	60fb      	str	r3, [r7, #12]
 80015de:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80015e0:	f7ff f9d8 	bl	8000994 <HAL_PWREx_GetVoltageRange>
 80015e4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80015e6:	4b1e      	ldr	r3, [pc, #120]	@ (8001660 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80015e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ea:	4a1d      	ldr	r2, [pc, #116]	@ (8001660 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80015ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80015f0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80015f8:	d10b      	bne.n	8001612 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2b80      	cmp	r3, #128	@ 0x80
 80015fe:	d919      	bls.n	8001634 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	2ba0      	cmp	r3, #160	@ 0xa0
 8001604:	d902      	bls.n	800160c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001606:	2302      	movs	r3, #2
 8001608:	613b      	str	r3, [r7, #16]
 800160a:	e013      	b.n	8001634 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800160c:	2301      	movs	r3, #1
 800160e:	613b      	str	r3, [r7, #16]
 8001610:	e010      	b.n	8001634 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2b80      	cmp	r3, #128	@ 0x80
 8001616:	d902      	bls.n	800161e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001618:	2303      	movs	r3, #3
 800161a:	613b      	str	r3, [r7, #16]
 800161c:	e00a      	b.n	8001634 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2b80      	cmp	r3, #128	@ 0x80
 8001622:	d102      	bne.n	800162a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001624:	2302      	movs	r3, #2
 8001626:	613b      	str	r3, [r7, #16]
 8001628:	e004      	b.n	8001634 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2b70      	cmp	r3, #112	@ 0x70
 800162e:	d101      	bne.n	8001634 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001630:	2301      	movs	r3, #1
 8001632:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001634:	4b0b      	ldr	r3, [pc, #44]	@ (8001664 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f023 0207 	bic.w	r2, r3, #7
 800163c:	4909      	ldr	r1, [pc, #36]	@ (8001664 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	4313      	orrs	r3, r2
 8001642:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001644:	4b07      	ldr	r3, [pc, #28]	@ (8001664 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f003 0307 	and.w	r3, r3, #7
 800164c:	693a      	ldr	r2, [r7, #16]
 800164e:	429a      	cmp	r2, r3
 8001650:	d001      	beq.n	8001656 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e000      	b.n	8001658 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001656:	2300      	movs	r3, #0
}
 8001658:	4618      	mov	r0, r3
 800165a:	3718      	adds	r7, #24
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	40021000 	.word	0x40021000
 8001664:	40022000 	.word	0x40022000

08001668 <memset>:
 8001668:	4402      	add	r2, r0
 800166a:	4603      	mov	r3, r0
 800166c:	4293      	cmp	r3, r2
 800166e:	d100      	bne.n	8001672 <memset+0xa>
 8001670:	4770      	bx	lr
 8001672:	f803 1b01 	strb.w	r1, [r3], #1
 8001676:	e7f9      	b.n	800166c <memset+0x4>

08001678 <__libc_init_array>:
 8001678:	b570      	push	{r4, r5, r6, lr}
 800167a:	4d0d      	ldr	r5, [pc, #52]	@ (80016b0 <__libc_init_array+0x38>)
 800167c:	4c0d      	ldr	r4, [pc, #52]	@ (80016b4 <__libc_init_array+0x3c>)
 800167e:	1b64      	subs	r4, r4, r5
 8001680:	10a4      	asrs	r4, r4, #2
 8001682:	2600      	movs	r6, #0
 8001684:	42a6      	cmp	r6, r4
 8001686:	d109      	bne.n	800169c <__libc_init_array+0x24>
 8001688:	4d0b      	ldr	r5, [pc, #44]	@ (80016b8 <__libc_init_array+0x40>)
 800168a:	4c0c      	ldr	r4, [pc, #48]	@ (80016bc <__libc_init_array+0x44>)
 800168c:	f000 f818 	bl	80016c0 <_init>
 8001690:	1b64      	subs	r4, r4, r5
 8001692:	10a4      	asrs	r4, r4, #2
 8001694:	2600      	movs	r6, #0
 8001696:	42a6      	cmp	r6, r4
 8001698:	d105      	bne.n	80016a6 <__libc_init_array+0x2e>
 800169a:	bd70      	pop	{r4, r5, r6, pc}
 800169c:	f855 3b04 	ldr.w	r3, [r5], #4
 80016a0:	4798      	blx	r3
 80016a2:	3601      	adds	r6, #1
 80016a4:	e7ee      	b.n	8001684 <__libc_init_array+0xc>
 80016a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80016aa:	4798      	blx	r3
 80016ac:	3601      	adds	r6, #1
 80016ae:	e7f2      	b.n	8001696 <__libc_init_array+0x1e>
 80016b0:	08001718 	.word	0x08001718
 80016b4:	08001718 	.word	0x08001718
 80016b8:	08001718 	.word	0x08001718
 80016bc:	0800171c 	.word	0x0800171c

080016c0 <_init>:
 80016c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016c2:	bf00      	nop
 80016c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016c6:	bc08      	pop	{r3}
 80016c8:	469e      	mov	lr, r3
 80016ca:	4770      	bx	lr

080016cc <_fini>:
 80016cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016ce:	bf00      	nop
 80016d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016d2:	bc08      	pop	{r3}
 80016d4:	469e      	mov	lr, r3
 80016d6:	4770      	bx	lr
