INFO: [VRFC 10-2263] Analyzing Verilog file "/home/justin/jhai/universityoftoronto/ECE532/final_project/G4_H263_Compression/src/files/fpga1/path_switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module path_switch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/justin/jhai/universityoftoronto/ECE532/final_project/G4_H263_Compression/src/files/fpga1/transpose_stage_three.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transpose_stage_three
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/justin/jhai/universityoftoronto/ECE532/final_project/G4_H263_Compression/src/tb/fpga1/tb_transpose_stage_three.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_transpose_stage_three
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/justin/jhai/universityoftoronto/ECE532/final_project/G4_H263_Compression/src/projects/fpga1/proj_transpose_stage_three/proj_transpose_stage_three.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
