{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608109675408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608109675409 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 10:07:55 2020 " "Processing started: Wed Dec 16 10:07:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608109675409 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1608109675409 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project -c Final_Project --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1608109675409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1608109676442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1608109676443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/assignment13/edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/assignment13/edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "../assignment13/edge_detect.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/assignment13/edge_detect.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109697295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608109697295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project " "Found entity 1: Final_Project" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109697298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608109697298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/riscv_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/riscv_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 RiscV_cpu " "Found entity 1: RiscV_cpu" {  } { { "../HW5/RiscV_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109697307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608109697307 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Registers.v(30) " "Verilog HDL information at Registers.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "../HW5/Registers.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Registers.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1608109697320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../HW5/Registers.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Registers.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109697320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608109697320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "../HW5/PC.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/PC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109697326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608109697326 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../HW5/Mux.v " "Entity \"mux\" obtained from \"../HW5/Mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../HW5/Mux.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Mux.v" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1608109697332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../HW5/Mux.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Mux.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109697333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608109697333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "../HW5/InstructionMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/InstructionMemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109697339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608109697339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "../HW5/ImmGen.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/ImmGen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109697344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608109697344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "../HW5/fetch.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/fetch.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109697352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608109697352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/dec7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/dec7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec7seg " "Found entity 1: dec7seg" {  } { { "../HW5/dec7seg.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/dec7seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109697354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608109697354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../HW5/DataMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/DataMemory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109697361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608109697361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../HW5/Control.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109697368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608109697368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../HW5/ALU.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/ALU.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109697374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608109697374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /school/3bachiiw/computerarchitectures/install_files/codegenerated/de1_soc/hw5/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "../HW5/Adder.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Adder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608109697381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1608109697381 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset RiscV_cpu.v(20) " "Verilog HDL Implicit Net warning at RiscV_cpu.v(20): created implicit net for \"reset\"" {  } { { "../HW5/RiscV_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1608109697382 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "stepbtn RiscV_cpu.v(21) " "Verilog HDL Implicit Net warning at RiscV_cpu.v(21): created implicit net for \"stepbtn\"" {  } { { "../HW5/RiscV_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1608109697382 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "showHexbtn RiscV_cpu.v(22) " "Verilog HDL Implicit Net warning at RiscV_cpu.v(22): created implicit net for \"showHexbtn\"" {  } { { "../HW5/RiscV_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1608109697382 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project " "Elaborating entity \"Final_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1608109697460 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B Final_Project.v(33) " "Output port \"VGA_B\" at Final_Project.v(33) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1608109697462 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G Final_Project.v(35) " "Output port \"VGA_G\" at Final_Project.v(35) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1608109697462 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R Final_Project.v(37) " "Output port \"VGA_R\" at Final_Project.v(37) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1608109697462 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N Final_Project.v(32) " "Output port \"VGA_BLANK_N\" at Final_Project.v(32) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1608109697462 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK Final_Project.v(34) " "Output port \"VGA_CLK\" at Final_Project.v(34) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1608109697465 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS Final_Project.v(36) " "Output port \"VGA_HS\" at Final_Project.v(36) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1608109697465 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N Final_Project.v(38) " "Output port \"VGA_SYNC_N\" at Final_Project.v(38) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1608109697465 "|Final_Project"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS Final_Project.v(40) " "Output port \"VGA_VS\" at Final_Project.v(40) has no driver" {  } { { "Final_Project.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1608109697465 "|Final_Project"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RiscV_cpu RiscV_cpu:riscv " "Elaborating entity \"RiscV_cpu\" for hierarchy \"RiscV_cpu:riscv\"" {  } { { "Final_Project.v" "riscv" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608109697470 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Memory_select RiscV_cpu.v(80) " "Verilog HDL or VHDL warning at RiscV_cpu.v(80): object \"Memory_select\" assigned a value but never read" {  } { { "../HW5/RiscV_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1608109697479 "|Final_Project|RiscV_cpu:riscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SW_select RiscV_cpu.v(80) " "Verilog HDL or VHDL warning at RiscV_cpu.v(80): object \"SW_select\" assigned a value but never read" {  } { { "../HW5/RiscV_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1608109697479 "|Final_Project|RiscV_cpu:riscv"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "KEY_select RiscV_cpu.v(80) " "Verilog HDL or VHDL warning at RiscV_cpu.v(80): object \"KEY_select\" assigned a value but never read" {  } { { "../HW5/RiscV_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1608109697479 "|Final_Project|RiscV_cpu:riscv"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RiscV_cpu.v(87) " "Verilog HDL Case Statement information at RiscV_cpu.v(87): all case item expressions in this case statement are onehot" {  } { { "../HW5/RiscV_cpu.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 87 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1608109697479 "|Final_Project|RiscV_cpu:riscv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect RiscV_cpu:riscv\|edge_detect:ed1 " "Elaborating entity \"edge_detect\" for hierarchy \"RiscV_cpu:riscv\|edge_detect:ed1\"" {  } { { "../HW5/RiscV_cpu.v" "ed1" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608109697482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter RiscV_cpu:riscv\|program_counter:PC " "Elaborating entity \"program_counter\" for hierarchy \"RiscV_cpu:riscv\|program_counter:PC\"" {  } { { "../HW5/RiscV_cpu.v" "PC" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608109697529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory RiscV_cpu:riscv\|instructionMemory:Instruction_memory " "Elaborating entity \"instructionMemory\" for hierarchy \"RiscV_cpu:riscv\|instructionMemory:Instruction_memory\"" {  } { { "../HW5/RiscV_cpu.v" "Instruction_memory" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608109697532 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "28 0 255 InstructionMemory.v(21) " "Verilog HDL warning at InstructionMemory.v(21): number of words (28) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../HW5/InstructionMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/InstructionMemory.v" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1608109697540 "|Final_Project|RiscV_cpu:riscv|instructionMemory:Instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 InstructionMemory.v(17) " "Net \"memory.data_a\" at InstructionMemory.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../HW5/InstructionMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/InstructionMemory.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1608109697566 "|Final_Project|RiscV_cpu:riscv|instructionMemory:Instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 InstructionMemory.v(17) " "Net \"memory.waddr_a\" at InstructionMemory.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../HW5/InstructionMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/InstructionMemory.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1608109697566 "|Final_Project|RiscV_cpu:riscv|instructionMemory:Instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 InstructionMemory.v(17) " "Net \"memory.we_a\" at InstructionMemory.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../HW5/InstructionMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/InstructionMemory.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1608109697567 "|Final_Project|RiscV_cpu:riscv|instructionMemory:Instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD RiscV_cpu:riscv\|ADD:Add_4 " "Elaborating entity \"ADD\" for hierarchy \"RiscV_cpu:riscv\|ADD:Add_4\"" {  } { { "../HW5/RiscV_cpu.v" "Add_4" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608109697604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control RiscV_cpu:riscv\|control:control " "Elaborating entity \"control\" for hierarchy \"RiscV_cpu:riscv\|control:control\"" {  } { { "../HW5/RiscV_cpu.v" "control" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608109697608 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aui_gr Control.v(19) " "Verilog HDL or VHDL warning at Control.v(19): object \"aui_gr\" assigned a value but never read" {  } { { "../HW5/Control.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Control.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1608109697609 "|Final_Project|RiscV_cpu:riscv|control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jal_gr Control.v(20) " "Verilog HDL or VHDL warning at Control.v(20): object \"jal_gr\" assigned a value but never read" {  } { { "../HW5/Control.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Control.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1608109697609 "|Final_Project|RiscV_cpu:riscv|control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jlr_gr Control.v(21) " "Verilog HDL or VHDL warning at Control.v(21): object \"jlr_gr\" assigned a value but never read" {  } { { "../HW5/Control.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Control.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1608109697609 "|Final_Project|RiscV_cpu:riscv|control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fen_gr Control.v(27) " "Verilog HDL or VHDL warning at Control.v(27): object \"fen_gr\" assigned a value but never read" {  } { { "../HW5/Control.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Control.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1608109697609 "|Final_Project|RiscV_cpu:riscv|control:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "csr_gr Control.v(28) " "Verilog HDL or VHDL warning at Control.v(28): object \"csr_gr\" assigned a value but never read" {  } { { "../HW5/Control.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Control.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1608109697609 "|Final_Project|RiscV_cpu:riscv|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register RiscV_cpu:riscv\|register:register " "Elaborating entity \"register\" for hierarchy \"RiscV_cpu:riscv\|register:register\"" {  } { { "../HW5/RiscV_cpu.v" "register" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608109697611 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regfile Registers.v(18) " "Verilog HDL warning at Registers.v(18): initial value for variable regfile should be constant" {  } { { "../HW5/Registers.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Registers.v" 18 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1608109697625 "|Final_Project|RiscV_cpu:riscv|register:register"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regfile Registers.v(19) " "Verilog HDL warning at Registers.v(19): initial value for variable regfile should be constant" {  } { { "../HW5/Registers.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Registers.v" 19 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1608109697627 "|Final_Project|RiscV_cpu:riscv|register:register"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regfile Registers.v(20) " "Verilog HDL warning at Registers.v(20): initial value for variable regfile should be constant" {  } { { "../HW5/Registers.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Registers.v" 20 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1608109697627 "|Final_Project|RiscV_cpu:riscv|register:register"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regfile Registers.v(21) " "Verilog HDL warning at Registers.v(21): initial value for variable regfile should be constant" {  } { { "../HW5/Registers.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Registers.v" 21 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1608109697627 "|Final_Project|RiscV_cpu:riscv|register:register"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regfile Registers.v(22) " "Verilog HDL warning at Registers.v(22): initial value for variable regfile should be constant" {  } { { "../HW5/Registers.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Registers.v" 22 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1608109697627 "|Final_Project|RiscV_cpu:riscv|register:register"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regfile Registers.v(23) " "Verilog HDL warning at Registers.v(23): initial value for variable regfile should be constant" {  } { { "../HW5/Registers.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Registers.v" 23 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1608109697627 "|Final_Project|RiscV_cpu:riscv|register:register"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regfile Registers.v(24) " "Verilog HDL warning at Registers.v(24): initial value for variable regfile should be constant" {  } { { "../HW5/Registers.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/Registers.v" 24 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1608109697627 "|Final_Project|RiscV_cpu:riscv|register:register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen RiscV_cpu:riscv\|imm_gen:imm_gen " "Elaborating entity \"imm_gen\" for hierarchy \"RiscV_cpu:riscv\|imm_gen:imm_gen\"" {  } { { "../HW5/RiscV_cpu.v" "imm_gen" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608109697630 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ImmGen.v(10) " "Verilog HDL Case Statement information at ImmGen.v(10): all case item expressions in this case statement are onehot" {  } { { "../HW5/ImmGen.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/ImmGen.v" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1608109697632 "|Final_Project|RiscV_cpu:riscv|imm_gen:imm_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux RiscV_cpu:riscv\|mux:mux_aluRegister " "Elaborating entity \"mux\" for hierarchy \"RiscV_cpu:riscv\|mux:mux_aluRegister\"" {  } { { "../HW5/RiscV_cpu.v" "mux_aluRegister" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608109697634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU RiscV_cpu:riscv\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"RiscV_cpu:riscv\|ALU:alu\"" {  } { { "../HW5/RiscV_cpu.v" "alu" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608109697640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram RiscV_cpu:riscv\|ram:Data_memory " "Elaborating entity \"ram\" for hierarchy \"RiscV_cpu:riscv\|ram:Data_memory\"" {  } { { "../HW5/RiscV_cpu.v" "Data_memory" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608109697647 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SW_reg DataMemory.v(23) " "Verilog HDL or VHDL warning at DataMemory.v(23): object \"SW_reg\" assigned a value but never read" {  } { { "../HW5/DataMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/DataMemory.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1608109697652 "|Final_Project|RiscV_cpu:riscv|ram:Data_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "KEY_reg DataMemory.v(24) " "Verilog HDL or VHDL warning at DataMemory.v(24): object \"KEY_reg\" assigned a value but never read" {  } { { "../HW5/DataMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/DataMemory.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1608109697652 "|Final_Project|RiscV_cpu:riscv|ram:Data_memory"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 63 DataMemory.v(35) " "Verilog HDL warning at DataMemory.v(35): number of words (8) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../HW5/DataMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/DataMemory.v" 35 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1608109697655 "|Final_Project|RiscV_cpu:riscv|ram:Data_memory"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory DataMemory.v(35) " "Verilog HDL warning at DataMemory.v(35): initial value for variable memory should be constant" {  } { { "../HW5/DataMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/DataMemory.v" 35 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1608109697655 "|Final_Project|RiscV_cpu:riscv|ram:Data_memory"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DataMemory.v(45) " "Verilog HDL Case Statement information at DataMemory.v(45): all case item expressions in this case statement are onehot" {  } { { "../HW5/DataMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/DataMemory.v" 45 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1608109697658 "|Final_Project|RiscV_cpu:riscv|ram:Data_memory"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 63 DataMemory.v(89) " "Verilog HDL warning at DataMemory.v(89): number of words (8) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../HW5/DataMemory.v" "" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/DataMemory.v" 89 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1608109697662 "|Final_Project|RiscV_cpu:riscv|ram:Data_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7seg RiscV_cpu:riscv\|dec7seg:dc1 " "Elaborating entity \"dec7seg\" for hierarchy \"RiscV_cpu:riscv\|dec7seg:dc1\"" {  } { { "../HW5/RiscV_cpu.v" "dc1" { Text "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/HW5/RiscV_cpu.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1608109698471 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.map.smsg " "Generated suppressed messages file L:/School/3bachIIW/ComputerArchitectures/Install_files/CodeGenerated/DE1_SOC/Final_Project/Final_Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1608109699555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608109699678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 10:08:19 2020 " "Processing ended: Wed Dec 16 10:08:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608109699678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608109699678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608109699678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1608109699678 ""}
