ncverilog: 14.10-p001: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-p001: Started on Mar 20, 2015 at 13:46:10 PDT
ncverilog
	+access+r
	processor.v
	control_unit.v
	pc.v
	alu.v
	signext.v
	lshift.v
	adder.v
	gpr.v
	mux_2x1.v
	test.v
Loading snapshot worklib.tb_mips:v .................... Done
ncsim> source /apps/cadence/INCISIV141/tools/inca/files/ncsimrc
ncsim> run
Simulation complete via $finish(1) at time 5615 NS + 0
./test.v:107    #100 $finish;
ncsim> exit
TOOL:	ncverilog	14.10-p001: Exiting on Mar 20, 2015 at 13:46:16 PDT  (total: 00:00:06)
