8086/87/88/186 MACRO ASSEMBLER    INITREG                                                  19:30:14  06/03/;6  PAGE    1


DOS 5.0 (038-N) 8086/87/88/186 MACRO ASSEMBLER V3.1 ASSEMBLY OF MODULE INITREG
OBJECT MODULE PLACED IN INITREG.OBJ
ASSEMBLER INVOKED BY:  C:\WINDOWS\SYSTEM32\ASM86.EXE INITREG.ASM M1 EP DB


LOC  OBJ                  LINE     SOURCE

                             1         NAME  INITREG
                             2     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             3     ;                                                                            ;
                             4     ;                             INIT Registers MP3                             ;
                             5     ;                         Initialize Register Functions                      ;
                             6     ;                                   EE/CS 52                                 ;
                             7     ;                                                                            ;
                             8     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                             9     
                            10     
                            11     ; Description:  This file contains the functions for initializing the chip 
                            12     ;               selects and control registers.
                            13     
                            14     ; Table of Contents
                            15     ;
                            16     ;   InitCS          -Initialize chip select
                            17     ;   InitCon         -Initialize the control registers
                            18     
                            19     
                            20     ; Revision History::
                            21     ;       10/27/15    Timothy Liu     initial revision
                            22     ;       10/28/15    Timothy Liu     initdisplay initializes DS
                            23     ;       10/29/15    Timothy Liu     added timer event handler
                            24     ;       11/3/15     Timothy Liu     TimerEventHandler also handles key presses
                            25     ;       11/4/15     Timothy Liu     Removed functions related to timers
                            26     ;       11/11/15    Timothy Liu     Removed function not related to chip select
                            27     ;       4/4/16      Timothy Liu     Changed name to InitCSM to distinguish from
                            28     ;                                   InitCS for EE51
                            29     ;       4/4/16      Timothy Liu     Added writing to UMCS, LMCS, and MMCS
                            30     ;       4/4/16      Timothy Liu     Removed GENERAL.INC and changed INITCS.INC
                            31     ;                                   to INITCSM.INC
                            32     ;       4/4/16      Timothy Liu     Changed name to InitReg (init registers)
                            33     ;       4/19/16     Timothy Liu     Commented out InitCon - may delete later
                            34     ;       4/20/16     Timothy Liu     Moved write to LMCS to startup.asm
                            35     ; local include files
                            36     
                            37 +1  $INCLUDE(INITREG.INC)
                      =1    38     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                      =1    39     ;                                                                            ;
                      =1    40     ;                                 initreg.INC                                ;
                      =1    41     ;                       Initialize Registers MP3 Include File                ;
                      =1    42     ;                                   EE/CS 52                                 ;
                      =1    43     ;                                                                            ;
                      =1    44     ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                      =1    45     
                      =1    46     ; This file contains the definitions for initcs.asm.
                      =1    47     ;
                      =1    48     ; Revision History:
                      =1    49     ;    11/4/15     Timothy Liu     initial revision
                      =1    50     ;    11/5/15     Timothy Liu     fixed formatting
8086/87/88/186 MACRO ASSEMBLER    INITREG                                                  19:30:14  06/03/;6  PAGE    2


LOC  OBJ                  LINE     SOURCE

                      =1    51     ;    11/17/15    Timothy Liu     changed to only have values for initcs.asm
                      =1    52     ;    4/4/16      Timothy Liu     changed name to InitCSM to signify file
                      =1    53     ;                                is for 80188 MP3 player
                      =1    54     ;    4/4/16      Timothy Liu     added MMCS, LMCs UMCS reg and val definitions
                      =1    55     ;                                but no values
                      =1    56     ;    4/5/16      Timothy Liu     NOTE: control reg vals/address not added yet
                      =1    57     ;    4/19/16     Timothy Liu     wrote register addresses and control reg vals
                      =1    58     ;    5/9/16      Timothy Liu     changed MMCSval start address
                      =1    59     ;    6/3/16      Timothy Liu     changed LMCS value to 1 wait state
                      =1    60     ;    6/3/16      Timothy Liu     changed UMCS value to 1 wait state
                      =1    61     ;    6/3/16      Timothy Liu     changed UMCS value to 3 wait states
                      =1    62     
                      =1    63     
                      =1    64     ; Chip Select Unit Definitions
                      =1    65     
                      =1    66     ; Addresses
  FFA4                =1    67     PACSreg         EQU     0FFA4H          ;address of PACS register
  FFA8                =1    68     MPCSreg         EQU     0FFA8H          ;address of MPCS register
  FFA6                =1    69     MMCSreg         EQU     0FFA6H          ;address of MMCS register
  FFA2                =1    70     LMCSreg         EQU     0FFA2H          ;address of LMCS register
  FFA0                =1    71     UMCSreg         EQU     0FFA0H          ;address of UMCS register
                      =1    72     
                      =1    73     ; Control Register Values
  0003                =1    74     PACSval         EQU     00003H          ;PCS base at 0, 3 wait states
                      =1    75                                             ;0000000000------  starts at address 0
                      =1    76                                             ;----------000---  reserved
                      =1    77                                             ;-------------0--  wait for RDY inputs
                      =1    78                                             ;--------------11  3 wait states
  4083                =1    79     MPCSval         EQU     04083H          ;PCS in I/O space, use PCS5/6, 3 wait states
                      =1    80                                             ;0---------000---  reserved
                      =1    81                                             ;-1000000--------  MCS is 512KB
                      =1    82                                             ;--------1-------  output PCS5/PCS6
                      =1    83                                             ;---------0------  PCS in I/O space
                      =1    84                                             ;-------------0--  wait for RDY inputs
                      =1    85                                             ;--------------11  3 wait states
                      =1    86     
  8003                =1    87     MMCSval        EQU     08003H           ;MMCS base 80000H, 3 wait states
                      =1    88                                             ;1000000---------  start address
                      =1    89                                             ;-------000000---  reserved
                      =1    90                                             ;-------------0--  enable bus ready
                      =1    91                                             ;--------------11  3 wait states
                      =1    92     
  07C0                =1    93     LMCSval        EQU     007C0H           ;LCS end at 07FFFFH, 3 wait states
                      =1    94                                             ;00--------------  reserved
                      =1    95                                             ;--00011111------  end address
                      =1    96                                             ;----------000---  reserved
                      =1    97                                             ;-------------0--  enable bus ready
                      =1    98                                             ;--------------00  0 wait states
                      =1    99     
  3002                =1   100     UMCSval        EQU     03002H           ;UCS base at F0000H, 3 wait states
                      =1   101                                             ;00--------------  reserved
                      =1   102                                             ;--11000000------  start address F0000
                      =1   103                                             ;----------000---  reserved
                      =1   104                                             ;-------------0--  enable bus ready
                      =1   105                                             ;--------------10  2 wait states
8086/87/88/186 MACRO ASSEMBLER    INITREG                                                  19:30:14  06/03/;6  PAGE    3


LOC  OBJ                  LINE     SOURCE

                      =1   106     
                      =1   107     
                      =1   108     
                      =1   109     
                      =1   110     
                      =1   111     
                      =1   112     
                      =1   113     
                      =1   114     
                      =1   115     
                      =1   116     
                      =1   117     
                      =1   118     
                           119     
                           120     
                           121     CGROUP    GROUP    CODE
                           122     
----                       123     CODE SEGMENT PUBLIC 'CODE'
                           124     
                           125             ASSUME  CS:CGROUP
                           126     
                           127     ; external function declarations
                           128     
                           129     
                           130     ;
                           131     ; InitCS
                           132     ;
                           133     ; Description:       Initialize the Peripheral Chip Selects on the 80188.
                           134     ;
                           135     ; Operation:         Write the initial values to the PACS and MPCS, MMCS,
                           136     ;                    LMCS, and UMCS values.
                           137     ;
                           138     ; Arguments:         None.
                           139     ; Return Value:      None.
                           140     ;
                           141     ; Local Variables:   None.
                           142     ; Shared Variables:  None.
                           143     ; Global Variables:  None.
                           144     ;
                           145     ; Input:             None.
                           146     ; Output:            None.
                           147     ;
                           148     ; Error Handling:    None.
                           149     ;
                           150     ; Algorithms:        None.
                           151     ; Data Structures:   None.
                           152     ;
                           153     ; Registers Changed: AX, DX
                           154     ;
                           155     ; Author:            Timothy Liu
                           156     ; Last Modified:     4/5/16
                           157     
0000                       158     InitCS  PROC    NEAR
                           159             PUBLIC  InitCS
                           160     
8086/87/88/186 MACRO ASSEMBLER    INITREG                                                  19:30:14  06/03/;6  PAGE    4


LOC  OBJ                  LINE     SOURCE

                           161     
0000 BAA4FF                162             MOV     DX, PACSreg     ;setup to write to PACS register
0003 B80300                163             MOV     AX, PACSval
0006 EE                    164             OUT     DX, AL          ;write PACSval to PACS
                           165     
0007 BAA8FF                166             MOV     DX, MPCSreg     ;setup to write to MPCS register
000A B88340                167             MOV     AX, MPCSval
000D EE                    168             OUT     DX, AL          ;write MPCSval to MPCS
                           169     
000E BAA6FF                170             MOV     DX, MMCSreg     ;setup to write to MPCS register
0011 B80380                171             MOV     AX, MMCSval
0014 EE                    172             OUT     DX, AL          ;write MPCSval to MPCS
                           173     
                           174     
0015 BAA0FF                175             MOV     DX, UMCSreg     ;setup to write to MPCS register
0018 B80230                176             MOV     AX, UMCSval
001B EE                    177             OUT     DX, AL          ;write MPCSval to MPCS
                           178     
                           179     
                           180     
001C C3                    181             RET                     ;done so return
                           182     
                           183     
                           184     InitCS  ENDP
                           185     
                           186     
                           187     ;
                           188     ; InitCon
                           189     ;
                           190     ; Description:       Initialize the control registers on the 80188.
                           191     ;
                           192     ; Operation:         Write the initial values to RELREG (PCB relocation),
                           193     ;                    RFBASE (refresh base address), RFTIME (refresh clock),
                           194     ;                    RFCON (Refresh Control), DxCON (DMAControl).
                           195     ;
                           196     ; Arguments:         None.
                           197     ; Return Value:      None.
                           198     ;
                           199     ; Local Variables:   None.
                           200     ; Shared Variables:  None.
                           201     ; Global Variables:  None.
                           202     ;
                           203     ; Input:             None.
                           204     ; Output:            None.
                           205     ;
                           206     ; Error Handling:    None.
                           207     ;
                           208     ; Algorithms:        None.
                           209     ; Data Structures:   None.
                           210     ;
                           211     ; Registers Changed: AX, DX
                           212     ;
                           213     ; Author:            Timothy Liu
                           214     ; Last Modified:     04/5/16
                           215     
8086/87/88/186 MACRO ASSEMBLER    INITREG                                                  19:30:14  06/03/;6  PAGE    5


LOC  OBJ                  LINE     SOURCE

                           216     ;InitCS  PROC    NEAR
                           217     ;        PUBLIC  InitCS
                           218     ;
                           219     ;
                           220     ;        MOV     DX, RELREGreg     ;setup to write to RELREG register
                           221     ;        MOV     AX, RELREGval
                           222     ;        OUT     DX, AL            ;write RELREGval to RELREG
                           223     ;
                           224     ;        MOV     DX, RFBASEreg     ;setup to write to RFBASE register
                           225     ;        MOV     AX, RFBASEval
                           226     ;        OUT     DX, AL            ;write RFBASEval to RFBASE
                           227     ;
                           228     ;        MOV     DX, RFTIMEreg     ;setup to write to RFTIME register
                           229     ;        MOV     AX, RFTIMEval
                           230     ;        OUT     DX, AL            ;write RFTIMEval to RFTIME
                           231     ;
                           232     ;        MOV     DX, RFCONreg      ;setup to write to RFCON register
                           233     ;        MOV     AX, RFCONval
                           234     ;        OUT     DX, AL            ;write RFCONval to RFCON
                           235     ;
                           236     ;        MOV     DX, DxCONreg      ;setup to write to DxCON register
                           237     ;        MOV     AX, DxCONval
                           238     ;        OUT     DX, AL            ;write DxCONval to DxCON
                           239     ;
                           240     ;
                           241     ;
                           242     ;        RET                     ;done so return
                           243     ;
                           244     ;
                           245     ;InitCS  ENDP
                           246     
                           247     
----                       248     CODE ENDS
                           249     
                           250     
                           251             END

ASSEMBLY COMPLETE, NO ERRORS FOUND
