FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0+ */
/* bench 10825.2.0 0a2dc6b55092 */
/* bench 10825.2.1 3813859bf25d */
/* bench 10825.2.2 150c9111f082 */
/* bench 10825.2.3 4626d925917b */
/* bench 10825.2.4 4428bcf6c94e */
 * Copyright (C) 2019 BayLibre, SAS
/* bench 26497.0.0 8b42de3adc63 */
/* bench 26497.0.1 6c25f79e89ac */
/* bench 26497.0.2 beaf1971f2de */
/* bench 26497.0.3 184925538cbd */
/* bench 26497.0.4 e1c35536a967 */
/* bench 26497.0.5 7a0fe10644ee */
/* bench 26497.0.6 a51c035cf9f3 */
/* bench 26497.0.7 212aac7b4f19 */
/* bench 26497.0.8 131e90db8331 */
/* bench 26497.0.9 82a92bcb4fe9 */
/* bench 26497.0.10 330c891881e2 */

#ifndef __MESON_OSD_AFBCD_H
#define __MESON_OSD_AFBCD_H

#include "meson_drv.h"

/* This is an internal address used to transfer pixel from AFBC to the VIU */
#define MESON_G12A_AFBCD_OUT_ADDR	0x1000000
/* bench 18110.1.0 01c4b9f76b7f */
/* bench 18110.1.1 e35150d8401f */
/* bench 18110.1.2 e40a8522ea56 */
/* bench 18110.1.3 b4bcfd8b1143 */
/* bench 18110.1.4 ff8bd24c3129 */
/* bench 18110.1.5 eae8e42ed06e */
/* bench 18110.1.6 192f40d80cc3 */
	int (*init)(struct meson_drm *priv);
	int (*reset)(struct meson_drm *priv);
	int (*enable)(struct meson_drm *priv);
	int (*disable)(struct meson_drm *priv);
	int (*setup)(struct meson_drm *priv);
	int (*fmt_to_blk_mode)(u64 modifier, uint32_t format);
	bool (*supported_fmt)(u64 modifier, uint32_t format);
};

extern struct meson_afbcd_ops meson_afbcd_gxm_ops;
extern struct meson_afbcd_ops meson_afbcd_g12a_ops;

#endif /* __MESON_OSD_AFBCD_H */
