\chapter{\hvhdl{}: a target hardware description language}
\label{chap:hvhdl}

\begin{todobox}
  \begin{itemize}
  \item Remark about variables that have persistent values in VHDL
    semantics. Not useful as all local variables always receive an
    inital value in the processes of the place and transition designs.
  \item Make a remark on the notation of design states,
    e.g. $\mathcal{E}''$ refers to the set of events of design state
    $\sigma''$ when there is no ambiguity.
  \item Two points of view to consider the semantics of VHDL:
    simulation or synthesis.  Simulation described in the LRM;
    synthesis, problem is that there are no standard, unlike Verilog
    (cite Verilog standard synthesis semantics).
  \item There are different kinds of component instantiaton statement
    but we only refer to design instantiation statment.
  \item Talk about error cases in the implementation part (?)
  \item Change the identifiers between double quotes into identifiers
    in type-writer font.
  \end{itemize}
\end{todobox}

\section{Presentation of the VHDL language}
\label{sec:vhdl-lang-pres}
\input{Chapters/H-VHDL/vhdl-lang-pres}

\section{Choosing a formal semantics for VHDL}
\label{sec:choosing-vhdl}
\input{Chapters/H-VHDL/litReview}

\section{Abstract syntax for $\mathcal{H}$-VHDL}
\label{sec:abstractSyntax}
\input{Chapters/H-VHDL/abstractSyntax}

\section{Preliminary definitions}
\label{sec:sem-rules}
\input{Chapters/H-VHDL/preliminaries}

\section{Elaboration rules}
\label{sec:elab-rules}
\input{Chapters/H-VHDL/elaboration}
% \section{Static type-checking rules.}
% \label{sec:type-checking}
\input{Chapters/H-VHDL/type-checking}

\section{Simulation rules}
\label{sec:sim-rules}
\input{Chapters/H-VHDL/sim-rules}


%%% Local Variables:
%%% mode: latex
%%% TeX-master: "../main"
%%% End:
