\t (00:00:02) allegro 16.6 S025 (v16-6-112BW) Windows 32
\t (00:00:02)     Journal start - Thu Aug 10 15:04:19 2017
\t (00:00:02)         Host=WYU User=wyu08 Pid=3020 CPUs=4
\t (00:00:02) CmdLine= D:\Cadence\SPB_16.6\tools\pcb\bin\allegro.exe
\t (00:00:02) 
   (00:00:03) Loading axlcore.cxt 
\t (00:00:04) Starting new design...
\i (00:00:05) trapsize 641
\i (00:00:05) trapsize 629
\i (00:00:06) trapsize 643
\i (00:00:06) trapsize 648
\i (00:00:06) trapsize 572
\i (00:00:06) trapsize 1059
\i (00:00:06) generaledit 
\i (00:00:14) open 
\i (00:00:49) fillin "menu_cancel"
\i (00:00:49) generaledit 
\i (00:00:53) open 
\i (00:07:07) fillin "menu_cancel"
\i (00:07:07) generaledit 
\i (00:07:12) open 
\i (00:07:42) fillin "D:\Cadence_workspace\Cadence Library\Allegro Library\Allegro Library\DAQ_CARD_Library\dra\ADR444_SOIC_N.dra"
\i (00:07:42) cd "D:\Cadence_workspace\Cadence Library\Allegro Library\Allegro Library\DAQ_CARD_Library\dra"
\t (00:07:42) Opening existing design...
\t (00:07:42) Grids are drawn 4.0, 4.0 apart for enhanced viewability.
\i (00:07:42) trapsize 33
\t (00:07:43) Grids are drawn 4.0, 4.0 apart for enhanced viewability.
\i (00:07:43) trapsize 44
\t (00:07:43)     Journal end - Thu Aug 10 15:12:00 2017
