#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x556fa4df13f0 .scope module, "tb_display" "tb_display" 2 3;
 .timescale -9 -11;
P_0x556fa4df3290 .param/l "SIZE" 0 2 5, +C4<00000000000000000000000000000100>;
v0x556fa4e2fd10_0 .var "clk", 0 0;
v0x556fa4e2fdd0 .array "data", 3 0, 7 0;
v0x556fa4e2ff40_0 .var "data_all", 31 0;
v0x556fa4e30040_0 .var/i "i", 31 0;
v0x556fa4e30100_0 .var "ram", 10 0;
v0x556fa4e30260_0 .var "rst_n", 0 0;
v0x556fa4e2fdd0_0 .array/port v0x556fa4e2fdd0, 0;
v0x556fa4e2fdd0_1 .array/port v0x556fa4e2fdd0, 1;
v0x556fa4e2fdd0_2 .array/port v0x556fa4e2fdd0, 2;
v0x556fa4e2fdd0_3 .array/port v0x556fa4e2fdd0, 3;
E_0x556fa4de07a0 .event edge, v0x556fa4e2fdd0_0, v0x556fa4e2fdd0_1, v0x556fa4e2fdd0_2, v0x556fa4e2fdd0_3;
S_0x556fa4df15d0 .scope module, "m_display" "display" 2 24, 3 1 0, S_0x556fa4df13f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 11 "i_comm";
    .port_info 3 /INPUT 32 "i_data";
    .port_info 4 /OUTPUT 8 "o_data";
    .port_info 5 /OUTPUT 1 "o_E";
    .port_info 6 /OUTPUT 1 "o_RS";
    .port_info 7 /OUTPUT 1 "o_RW";
P_0x556fa4df17b0 .param/l "SIZE" 1 3 11, +C4<00000000000000000000000000000100>;
L_0x556fa4e30a70 .functor BUFZ 8, v0x556fa4e2ec70_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x556fa4e30d10 .functor BUFZ 1, v0x556fa4e2fd10_0, C4<0>, C4<0>, C4<0>;
v0x556fa4e2ee50 .array "byte", 3 0;
v0x556fa4e2ee50_0 .net v0x556fa4e2ee50 0, 7 0, L_0x556fa4e30300; 1 drivers
v0x556fa4e2ee50_1 .net v0x556fa4e2ee50 1, 7 0, L_0x556fa4e30460; 1 drivers
v0x556fa4e2ee50_2 .net v0x556fa4e2ee50 2, 7 0, L_0x556fa4e30550; 1 drivers
v0x556fa4e2ee50_3 .net v0x556fa4e2ee50 3, 7 0, L_0x556fa4e30640; 1 drivers
v0x556fa4e2eff0_0 .net "command", 10 0, v0x556fa4e2cef0_0;  1 drivers
v0x556fa4e2f0c0 .array "data", 3 0;
v0x556fa4e2f0c0_0 .net v0x556fa4e2f0c0 0, 7 0, v0x556fa4e02bb0_0; 1 drivers
v0x556fa4e2f0c0_1 .net v0x556fa4e2f0c0 1, 7 0, v0x556fa4e2af60_0; 1 drivers
v0x556fa4e2f0c0_2 .net v0x556fa4e2f0c0 2, 7 0, v0x556fa4e2b900_0; 1 drivers
v0x556fa4e2f0c0_3 .net v0x556fa4e2f0c0 3, 7 0, v0x556fa4e2c240_0; 1 drivers
v0x556fa4e2f2e0_0 .var "en", 3 0;
v0x556fa4e2f380_0 .net "i_clk", 0 0, v0x556fa4e2fd10_0;  1 drivers
v0x556fa4e2f470_0 .net "i_comm", 10 0, v0x556fa4e30100_0;  1 drivers
v0x556fa4e2f510_0 .net "i_data", 31 0, v0x556fa4e2ff40_0;  1 drivers
v0x556fa4e2f5b0_0 .net "i_rst_n", 0 0, v0x556fa4e30260_0;  1 drivers
v0x556fa4e2f650_0 .var/i "j", 31 0;
v0x556fa4e2f6f0_0 .net "mux", 7 0, L_0x556fa4e30a70;  1 drivers
v0x556fa4e2f790_0 .net "o_E", 0 0, L_0x556fa4e30d10;  1 drivers
v0x556fa4e2f830_0 .net "o_RS", 0 0, v0x556fa4e2dc00_0;  1 drivers
v0x556fa4e2f8d0_0 .net "o_RW", 0 0, v0x556fa4e2e300_0;  1 drivers
v0x556fa4e2f9a0_0 .net "o_data", 7 0, v0x556fa4e2d570_0;  1 drivers
v0x556fa4e2fa70_0 .net "o_decoder", 3 0, L_0x556fa4e30710;  1 drivers
v0x556fa4e2fb40 .array "o_mux", 1 0;
v0x556fa4e2fb40_0 .net v0x556fa4e2fb40 0, 7 0, v0x556fa4e2ec70_0; 1 drivers
o0x7f76b0346ca8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x556fa4e2fb40_1 .net v0x556fa4e2fb40 1, 7 0, o0x7f76b0346ca8; 0 drivers
E_0x556fa4ddc9e0 .event edge, v0x556fa4e2cef0_0, v0x556fa4e2c7c0_0;
L_0x556fa4e30300 .part v0x556fa4e2ff40_0, 0, 8;
L_0x556fa4e30460 .part v0x556fa4e2ff40_0, 8, 8;
L_0x556fa4e30550 .part v0x556fa4e2ff40_0, 16, 8;
L_0x556fa4e30640 .part v0x556fa4e2ff40_0, 24, 8;
L_0x556fa4e30850 .part v0x556fa4e2cef0_0, 0, 2;
L_0x556fa4e30990 .part v0x556fa4e2cef0_0, 0, 8;
L_0x556fa4e30b80 .part v0x556fa4e2cef0_0, 8, 1;
L_0x556fa4e30c20 .part v0x556fa4e2cef0_0, 9, 1;
S_0x556fa4ddf770 .scope generate, "genblk1[0]" "genblk1[0]" 3 38, 3 38 0, S_0x556fa4df15d0;
 .timescale -9 -11;
P_0x556fa4ddf950 .param/l "i" 0 3 38, +C4<00>;
S_0x556fa4ddf9f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 38, 3 38 0, S_0x556fa4df15d0;
 .timescale -9 -11;
P_0x556fa4e02190 .param/l "i" 0 3 38, +C4<01>;
S_0x556fa4ddce60 .scope generate, "genblk1[2]" "genblk1[2]" 3 38, 3 38 0, S_0x556fa4df15d0;
 .timescale -9 -11;
P_0x556fa4ddd040 .param/l "i" 0 3 38, +C4<010>;
S_0x556fa4ddd0e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 38, 3 38 0, S_0x556fa4df15d0;
 .timescale -9 -11;
P_0x556fa4dfc150 .param/l "i" 0 3 38, +C4<011>;
S_0x556fa4db3cf0 .scope generate, "genblk2[0]" "genblk2[0]" 3 55, 3 55 0, S_0x556fa4df15d0;
 .timescale -9 -11;
P_0x556fa4db3f20 .param/l "i" 0 3 55, +C4<00>;
S_0x556fa4db3fc0 .scope module, "m_reg_data" "register" 3 57, 4 1 0, S_0x556fa4db3cf0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 8 "i_D";
    .port_info 3 /OUTPUT 8 "o_Q";
P_0x556fa4ddfbd0 .param/l "WIDHT" 0 4 1, +C4<00000000000000000000000000001000>;
v0x556fa4e046f0_0 .net "i_D", 7 0, L_0x556fa4e30300;  alias, 1 drivers
v0x556fa4e038e0_0 .net "i_clk", 0 0, v0x556fa4e2fd10_0;  alias, 1 drivers
v0x556fa4e039b0_0 .net "i_rst_n", 0 0, v0x556fa4e30260_0;  alias, 1 drivers
v0x556fa4e02bb0_0 .var "o_Q", 7 0;
E_0x556fa4de0280/0 .event negedge, v0x556fa4e039b0_0;
E_0x556fa4de0280/1 .event posedge, v0x556fa4e038e0_0;
E_0x556fa4de0280 .event/or E_0x556fa4de0280/0, E_0x556fa4de0280/1;
S_0x556fa4e2a920 .scope generate, "genblk2[1]" "genblk2[1]" 3 55, 3 55 0, S_0x556fa4df15d0;
 .timescale -9 -11;
P_0x556fa4e2ab20 .param/l "i" 0 3 55, +C4<01>;
S_0x556fa4e2ac00 .scope module, "m_reg_data" "register" 3 57, 4 1 0, S_0x556fa4e2a920;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 8 "i_D";
    .port_info 3 /OUTPUT 8 "o_Q";
P_0x556fa4e2ade0 .param/l "WIDHT" 0 4 1, +C4<00000000000000000000000000001000>;
v0x556fa4e02c80_0 .net "i_D", 7 0, L_0x556fa4e30460;  alias, 1 drivers
v0x556fa4e01e80_0 .net "i_clk", 0 0, v0x556fa4e2fd10_0;  alias, 1 drivers
v0x556fa4e01f50_0 .net "i_rst_n", 0 0, v0x556fa4e30260_0;  alias, 1 drivers
v0x556fa4e2af60_0 .var "o_Q", 7 0;
S_0x556fa4e2b070 .scope generate, "genblk2[2]" "genblk2[2]" 3 55, 3 55 0, S_0x556fa4df15d0;
 .timescale -9 -11;
P_0x556fa4e2b270 .param/l "i" 0 3 55, +C4<010>;
S_0x556fa4e2b350 .scope module, "m_reg_data" "register" 3 57, 4 1 0, S_0x556fa4e2b070;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 8 "i_D";
    .port_info 3 /OUTPUT 8 "o_Q";
P_0x556fa4e2b530 .param/l "WIDHT" 0 4 1, +C4<00000000000000000000000000001000>;
v0x556fa4e2b600_0 .net "i_D", 7 0, L_0x556fa4e30550;  alias, 1 drivers
v0x556fa4e2b700_0 .net "i_clk", 0 0, v0x556fa4e2fd10_0;  alias, 1 drivers
v0x556fa4e2b810_0 .net "i_rst_n", 0 0, v0x556fa4e30260_0;  alias, 1 drivers
v0x556fa4e2b900_0 .var "o_Q", 7 0;
S_0x556fa4e2ba20 .scope generate, "genblk2[3]" "genblk2[3]" 3 55, 3 55 0, S_0x556fa4df15d0;
 .timescale -9 -11;
P_0x556fa4e2bc20 .param/l "i" 0 3 55, +C4<011>;
S_0x556fa4e2bd00 .scope module, "m_reg_data" "register" 3 57, 4 1 0, S_0x556fa4e2ba20;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 8 "i_D";
    .port_info 3 /OUTPUT 8 "o_Q";
P_0x556fa4e2bee0 .param/l "WIDHT" 0 4 1, +C4<00000000000000000000000000001000>;
v0x556fa4e2bfb0_0 .net "i_D", 7 0, L_0x556fa4e30640;  alias, 1 drivers
v0x556fa4e2c0b0_0 .net "i_clk", 0 0, v0x556fa4e2fd10_0;  alias, 1 drivers
v0x556fa4e2c170_0 .net "i_rst_n", 0 0, v0x556fa4e30260_0;  alias, 1 drivers
v0x556fa4e2c240_0 .var "o_Q", 7 0;
S_0x556fa4e2c390 .scope module, "m_decoder" "decoder" 3 65, 5 2 0, S_0x556fa4df15d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 2 "i_A";
    .port_info 1 /OUTPUT 4 "o_P";
P_0x556fa4db3ed0 .param/l "WIDTH" 0 5 2, +C4<00000000000000000000000000000100>;
L_0x7f76b02fd018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x556fa4e2c5e0_0 .net/2s *"_ivl_0", 3 0, L_0x7f76b02fd018;  1 drivers
v0x556fa4e2c6e0_0 .net "i_A", 1 0, L_0x556fa4e30850;  1 drivers
v0x556fa4e2c7c0_0 .net "o_P", 3 0, L_0x556fa4e30710;  alias, 1 drivers
L_0x556fa4e30710 .shift/l 4, L_0x7f76b02fd018, L_0x556fa4e30850;
S_0x556fa4e2c910 .scope module, "m_reg_comm" "register" 3 49, 4 1 0, S_0x556fa4df15d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 11 "i_D";
    .port_info 3 /OUTPUT 11 "o_Q";
P_0x556fa4e2caf0 .param/l "WIDHT" 0 4 1, +C4<00000000000000000000000000001011>;
v0x556fa4e2cbf0_0 .net "i_D", 10 0, v0x556fa4e30100_0;  alias, 1 drivers
v0x556fa4e2ccd0_0 .net "i_clk", 0 0, v0x556fa4e2fd10_0;  alias, 1 drivers
v0x556fa4e2cd90_0 .net "i_rst_n", 0 0, v0x556fa4e30260_0;  alias, 1 drivers
v0x556fa4e2cef0_0 .var "o_Q", 10 0;
S_0x556fa4e2d040 .scope module, "m_reg_o_data" "register" 3 118, 4 1 0, S_0x556fa4df15d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 8 "i_D";
    .port_info 3 /OUTPUT 8 "o_Q";
P_0x556fa4e2b7c0 .param/l "WIDHT" 0 4 1, +C4<00000000000000000000000000001000>;
v0x556fa4e2d2e0_0 .net "i_D", 7 0, L_0x556fa4e30a70;  alias, 1 drivers
v0x556fa4e2d3e0_0 .net "i_clk", 0 0, v0x556fa4e2fd10_0;  alias, 1 drivers
v0x556fa4e2d4a0_0 .net "i_rst_n", 0 0, v0x556fa4e30260_0;  alias, 1 drivers
v0x556fa4e2d570_0 .var "o_Q", 7 0;
S_0x556fa4e2d6c0 .scope module, "m_reg_o_rs" "register" 3 123, 4 1 0, S_0x556fa4df15d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_D";
    .port_info 3 /OUTPUT 1 "o_Q";
P_0x556fa4e2d8a0 .param/l "WIDHT" 0 4 1, +C4<00000000000000000000000000000001>;
v0x556fa4e2d970_0 .net "i_D", 0 0, L_0x556fa4e30b80;  1 drivers
v0x556fa4e2da70_0 .net "i_clk", 0 0, v0x556fa4e2fd10_0;  alias, 1 drivers
v0x556fa4e2db30_0 .net "i_rst_n", 0 0, v0x556fa4e30260_0;  alias, 1 drivers
v0x556fa4e2dc00_0 .var "o_Q", 0 0;
S_0x556fa4e2dd50 .scope module, "m_reg_o_rw" "register" 3 128, 4 1 0, S_0x556fa4df15d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_D";
    .port_info 3 /OUTPUT 1 "o_Q";
P_0x556fa4e2df30 .param/l "WIDHT" 0 4 1, +C4<00000000000000000000000000000001>;
v0x556fa4e2e070_0 .net "i_D", 0 0, L_0x556fa4e30c20;  1 drivers
v0x556fa4e2e170_0 .net "i_clk", 0 0, v0x556fa4e2fd10_0;  alias, 1 drivers
v0x556fa4e2e230_0 .net "i_rst_n", 0 0, v0x556fa4e30260_0;  alias, 1 drivers
v0x556fa4e2e300_0 .var "o_Q", 0 0;
S_0x556fa4e2e450 .scope module, "mux0" "mux4in1" 3 89, 6 1 0, S_0x556fa4df15d0;
 .timescale -9 -11;
    .port_info 0 /INPUT 4 "i_en";
    .port_info 1 /INPUT 8 "i_D0";
    .port_info 2 /INPUT 8 "i_D1";
    .port_info 3 /INPUT 8 "i_D2";
    .port_info 4 /INPUT 8 "i_D3";
    .port_info 5 /OUTPUT 8 "o_Q";
P_0x556fa4e2e630 .param/l "WIDHT" 0 6 1, +C4<00000000000000000000000000001000>;
v0x556fa4e2e7c0_0 .net "i_D0", 7 0, L_0x556fa4e30990;  1 drivers
v0x556fa4e2e8c0_0 .net "i_D1", 7 0, v0x556fa4e2af60_0;  alias, 1 drivers
v0x556fa4e2e9b0_0 .net "i_D2", 7 0, v0x556fa4e2b900_0;  alias, 1 drivers
v0x556fa4e2eab0_0 .net "i_D3", 7 0, v0x556fa4e2c240_0;  alias, 1 drivers
v0x556fa4e2eb80_0 .net "i_en", 3 0, v0x556fa4e2f2e0_0;  1 drivers
v0x556fa4e2ec70_0 .var "o_Q", 7 0;
E_0x556fa4e0d3d0/0 .event edge, v0x556fa4e2e7c0_0, v0x556fa4e2eb80_0, v0x556fa4e2af60_0, v0x556fa4e2b900_0;
E_0x556fa4e0d3d0/1 .event edge, v0x556fa4e2c240_0;
E_0x556fa4e0d3d0 .event/or E_0x556fa4e0d3d0/0, E_0x556fa4e0d3d0/1;
    .scope S_0x556fa4db3fc0;
T_0 ;
    %wait E_0x556fa4de0280;
    %load/vec4 v0x556fa4e039b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556fa4e02bb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x556fa4e046f0_0;
    %assign/vec4 v0x556fa4e02bb0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x556fa4e2ac00;
T_1 ;
    %wait E_0x556fa4de0280;
    %load/vec4 v0x556fa4e01f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556fa4e2af60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x556fa4e02c80_0;
    %assign/vec4 v0x556fa4e2af60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556fa4e2b350;
T_2 ;
    %wait E_0x556fa4de0280;
    %load/vec4 v0x556fa4e2b810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556fa4e2b900_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x556fa4e2b600_0;
    %assign/vec4 v0x556fa4e2b900_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x556fa4e2bd00;
T_3 ;
    %wait E_0x556fa4de0280;
    %load/vec4 v0x556fa4e2c170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556fa4e2c240_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556fa4e2bfb0_0;
    %assign/vec4 v0x556fa4e2c240_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x556fa4e2c910;
T_4 ;
    %wait E_0x556fa4de0280;
    %load/vec4 v0x556fa4e2cd90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x556fa4e2cef0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x556fa4e2cbf0_0;
    %assign/vec4 v0x556fa4e2cef0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x556fa4e2e450;
T_5 ;
    %wait E_0x556fa4e0d3d0;
    %pushi/vec4 1, 0, 32;
    %dup/vec4;
    %load/vec4 v0x556fa4e2eb80_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %load/vec4 v0x556fa4e2eb80_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %load/vec4 v0x556fa4e2eb80_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %load/vec4 v0x556fa4e2eb80_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x556fa4e2e7c0_0;
    %assign/vec4 v0x556fa4e2ec70_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x556fa4e2e8c0_0;
    %assign/vec4 v0x556fa4e2ec70_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x556fa4e2e9b0_0;
    %assign/vec4 v0x556fa4e2ec70_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x556fa4e2eab0_0;
    %assign/vec4 v0x556fa4e2ec70_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x556fa4e2d040;
T_6 ;
    %wait E_0x556fa4de0280;
    %load/vec4 v0x556fa4e2d4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x556fa4e2d570_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x556fa4e2d2e0_0;
    %assign/vec4 v0x556fa4e2d570_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x556fa4e2d6c0;
T_7 ;
    %wait E_0x556fa4de0280;
    %load/vec4 v0x556fa4e2db30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fa4e2dc00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x556fa4e2d970_0;
    %assign/vec4 v0x556fa4e2dc00_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556fa4e2dd50;
T_8 ;
    %wait E_0x556fa4de0280;
    %load/vec4 v0x556fa4e2e230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556fa4e2e300_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x556fa4e2e070_0;
    %assign/vec4 v0x556fa4e2e300_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x556fa4df15d0;
T_9 ;
    %wait E_0x556fa4ddc9e0;
    %load/vec4 v0x556fa4e2eff0_0;
    %parti/s 1, 10, 5;
    %inv;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x556fa4e2f2e0_0, 4, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x556fa4e2f650_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x556fa4e2f650_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v0x556fa4e2eff0_0;
    %parti/s 1, 10, 5;
    %load/vec4 v0x556fa4e2fa70_0;
    %load/vec4 v0x556fa4e2f650_0;
    %subi 1, 0, 32;
    %part/s 1;
    %and;
    %ix/getv/s 4, v0x556fa4e2f650_0;
    %store/vec4 v0x556fa4e2f2e0_0, 4, 1;
    %load/vec4 v0x556fa4e2f650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556fa4e2f650_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x556fa4df13f0;
T_10 ;
    %wait E_0x556fa4de07a0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x556fa4e2fdd0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x556fa4e2fdd0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x556fa4e2fdd0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x556fa4e2fdd0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x556fa4e2ff40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556fa4e30040_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x556fa4e30040_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0x556fa4e30040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x556fa4e30040_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x556fa4df13f0;
T_11 ;
    %pushi/vec4 2032, 0, 11;
    %store/vec4 v0x556fa4e30100_0, 0, 11;
    %pushi/vec4 255, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556fa4e2fdd0, 4, 0;
    %pushi/vec4 15, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556fa4e2fdd0, 4, 0;
    %delay 6000, 0;
    %pushi/vec4 770, 0, 11;
    %store/vec4 v0x556fa4e30100_0, 0, 11;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556fa4e2fdd0, 4, 0;
    %pushi/vec4 240, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x556fa4e2fdd0, 4, 0;
    %end;
    .thread T_11;
    .scope S_0x556fa4df13f0;
T_12 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa4e30260_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556fa4e30260_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x556fa4df13f0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556fa4e2fd10_0, 0, 1;
T_13.0 ;
    %delay 2000, 0;
    %load/vec4 v0x556fa4e2fd10_0;
    %inv;
    %store/vec4 v0x556fa4e2fd10_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x556fa4df13f0;
T_14 ;
    %vpi_call 2 58 "$dumpfile", "Debug/display.vcd" {0 0 0};
    %vpi_call 2 59 "$dumpvars" {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb_display.v";
    "display.v";
    "Components/register.v";
    "Components/decoder.v";
    "Components/mux4in1.v";
