# Hi, I'm Quil180 ğŸ‘‹

## About Me
I'm a hardware design enthusiast passionate about digital design, FPGA development, and formal verification. 

## ğŸ”­ Currently Working On
- Digital design projects using Verilog and SystemVerilog
- FPGA development and verification
- Learning formal verification methods

## ğŸ› ï¸ Technologies & Tools
![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-6A0DAD?style=flat)
![Verilog](https://img.shields.io/badge/-Verilog-4B0082?style=flat)
![Vivado](https://img.shields.io/badge/-Vivado-FF6600?style=flat&logo=xilinx&logoColor=white)
![Cadence](https://img.shields.io/badge/-Cadence%20EDA-007ACC?style=flat)
![Verilator](https://img.shields.io/badge/-Verilator-005c99?style=flat)
![Formal Verification](https://img.shields.io/badge/-Formal%20Verification-2E8B57?style=flat)
![UVM/OVM](https://img.shields.io/badge/-UVM%2FOVM-21653f?style=flat)
![Constrained Randomized Tests](https://img.shields.io/badge/-Constrained%20Randomized%20Tests-143f27?style=flat)
![C/C++](https://img.shields.io/badge/-C%2FC++-652125?style=flat)
![Rust](https://img.shields.io/badge/-Rust-8b2e33?style=flat)


## ğŸ“« How to Reach Me
[![LinkedIn](https://img.shields.io/badge/-LinkedIn-181717?style=flat&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/yousefalaaawad/)
[![Email](https://img.shields.io/badge/-Email-181717?style=flat&logo=linkedin&logoColor=white)](mailto:yousefalaaawad@gmail.com)

## ğŸ“Š GitHub Stats
<details>
  <summary>Github Stats</summary>

  <img align="left" alt="Quil180's Github Stats" src="https://github-readme-stats-yousef-awads-projects.vercel.app/api?username=Quil180&show_icons=true&hide_border=true" />
</details>
