

================================================================
== Vitis HLS Report for 'Accumulator'
================================================================
* Date:           Tue Sep 14 14:04:48 2021

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        MBKM-Tutorial5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.060 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_1  |        ?|        ?|         2|          1|          1|     ?|    yes   |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specshared_ln0 = specshared void @_ssdm_op_SpecShared, i32 %readRep, void"   --->   Operation 5 'specshared' 'specshared_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %readRep, void"   --->   Operation 6 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoC325, void @empty_9, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoC224, void @empty_9, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%readRep_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %readRep" [MBKM-Tutorial5/ComputationModule.cpp:66]   --->   Operation 9 'read' 'readRep_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.65ns)   --->   "%br_ln70 = br void" [MBKM-Tutorial5/ComputationModule.cpp:70]   --->   Operation 10 'br' 'br_ln70' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i = phi i31, void %.lr.ph, i31 %add_ln70, void %.split" [MBKM-Tutorial5/ComputationModule.cpp:70]   --->   Operation 11 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%cAcc = phi i32, void %.lr.ph, i32 %cAcc_1, void %.split"   --->   Operation 12 'phi' 'cAcc' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i31 %i" [MBKM-Tutorial5/ComputationModule.cpp:70]   --->   Operation 13 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.99ns)   --->   "%icmp_ln70 = icmp_slt  i32 %zext_ln70, i32 %readRep_read" [MBKM-Tutorial5/ComputationModule.cpp:70]   --->   Operation 14 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.00ns)   --->   "%add_ln70 = add i31 %i, i31" [MBKM-Tutorial5/ComputationModule.cpp:70]   --->   Operation 15 'add' 'add_ln70' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %._crit_edge.loopexit, void %.split" [MBKM-Tutorial5/ComputationModule.cpp:70]   --->   Operation 16 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.06>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln68 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [MBKM-Tutorial5/ComputationModule.cpp:68]   --->   Operation 17 'specpipeline' 'specpipeline_ln68' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [MBKM-Tutorial5/ComputationModule.cpp:68]   --->   Operation 18 'specloopname' 'specloopname_ln68' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (2.04ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %fifoC224" [D:/xilinx/vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 'tmp' <Predicate = (icmp_ln70)> <Delay = 2.04> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 16> <FIFO>
ST_3 : Operation 20 [1/1] (1.01ns)   --->   "%cAcc_1 = add i32 %tmp, i32 %cAcc" [MBKM-Tutorial5/ComputationModule.cpp:73]   --->   Operation 20 'add' 'cAcc_1' <Predicate = (icmp_ln70)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 21 'br' 'br_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.83>
ST_4 : Operation 22 [1/1] (1.83ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %fifoC325, i32 %cAcc" [D:/xilinx/vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 22 'write' 'write_ln167' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln77 = ret" [MBKM-Tutorial5/ComputationModule.cpp:77]   --->   Operation 23 'ret' 'ret_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', MBKM-Tutorial5/ComputationModule.cpp:70) with incoming values : ('add_ln70', MBKM-Tutorial5/ComputationModule.cpp:70) [11]  (0.656 ns)

 <State 2>: 1.01ns
The critical path consists of the following:
	'phi' operation ('i', MBKM-Tutorial5/ComputationModule.cpp:70) with incoming values : ('add_ln70', MBKM-Tutorial5/ComputationModule.cpp:70) [11]  (0 ns)
	'add' operation ('add_ln70', MBKM-Tutorial5/ComputationModule.cpp:70) [15]  (1.01 ns)

 <State 3>: 3.06ns
The critical path consists of the following:
	fifo read on port 'fifoC224' (D:/xilinx/vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [20]  (2.04 ns)
	'add' operation ('cAcc', MBKM-Tutorial5/ComputationModule.cpp:73) [21]  (1.02 ns)

 <State 4>: 1.84ns
The critical path consists of the following:
	fifo write on port 'fifoC325' (D:/xilinx/vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [24]  (1.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
