{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1410629195880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1410629195880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 13 12:26:35 2014 " "Processing started: Sat Sep 13 12:26:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1410629195880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1410629195880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L1_Q6_statemachine -c L1_Q6_statemachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off L1_Q6_statemachine -c L1_Q6_statemachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1410629195880 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1410629196572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "l1_q6_statemachine.bdf 1 1 " "Found 1 design units, including 1 entities, in source file l1_q6_statemachine.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 L1_Q6_statemachine " "Found entity 1: L1_Q6_statemachine" {  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410629196640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410629196640 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "L1_Q6_statemachine " "Elaborating entity \"L1_Q6_statemachine\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1410629196683 ""}
{ "Warning" "WGDFX_INCONSISTENT_IO_TYPE" "LEDG " "Found inconsistent I/O type for element \"LEDG\"" {  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { { 728 1320 1496 744 "LEDG\[8\]" "" } { 448 768 944 464 "LEDG\[7\]" "" } } } }  } 0 275086 "Found inconsistent I/O type for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410629196685 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "LEDG " "Converted elements in bus name \"LEDG\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDG\[8\] LEDG8 " "Converted element name(s) from \"LEDG\[8\]\" to \"LEDG8\"" {  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { { 728 1320 1496 744 "LEDG\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410629196686 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "LEDG\[7\] LEDG7 " "Converted element name(s) from \"LEDG\[7\]\" to \"LEDG7\"" {  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { { 448 768 944 464 "LEDG\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410629196686 ""}  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { { 728 1320 1496 744 "LEDG\[8\]" "" } { 448 768 944 464 "LEDG\[7\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1410629196686 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[17..0\] " "Not all bits in bus \"SW\[17..0\]\" are used" {  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { { 336 408 576 352 "SW\[17\]" "" } { 216 448 616 232 "SW\[0\]" "" } { 248 448 616 264 "SW\[1\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Quartus II" 0 -1 1410629196686 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[17\] SW17 " "Converted element name(s) from \"SW\[17\]\" to \"SW17\"" {  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { { 336 408 576 352 "SW\[17\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410629196687 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[0\] SW0 " "Converted element name(s) from \"SW\[0\]\" to \"SW0\"" {  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { { 216 448 616 232 "SW\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410629196687 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[1\] SW1 " "Converted element name(s) from \"SW\[1\]\" to \"SW1\"" {  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { { 248 448 616 264 "SW\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1410629196687 ""}  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { { 336 408 576 352 "SW\[17\]" "" } { 216 448 616 232 "SW\[0\]" "" } { 248 448 616 264 "SW\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1410629196687 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LEDR\[0\] " "Inserted always-enabled tri-state buffer between \"LEDR\[0\]\" and its non-tri-state driver." {  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { { 648 784 960 664 "LEDR\[0\]" "" } { 248 1064 1096 256 "LEDR\[0\]" "" } { 656 1048 1120 664 "LEDR\[0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1410629197164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LEDG7 " "Inserted always-enabled tri-state buffer between \"LEDG7\" and its non-tri-state driver." {  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { { 448 768 944 464 "LEDG\[7\]" "" } { 360 1088 1110 368 "LEDG\[7\]" "" } { 528 1080 1120 536 "LEDG\[7\]" "" } { 800 1088 1120 808 "LEDG\[7\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1410629197164 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "G_next " "Inserted always-enabled tri-state buffer between \"G_next\" and its non-tri-state driver." {  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { { 408 1416 1592 424 "G_next" "" } { 408 608 680 432 "G_next" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1410629197164 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1410629197164 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LEDR\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"LEDR\[0\]\" is moved to its source" {  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { { 648 784 960 664 "LEDR\[0\]" "" } { 248 1064 1096 256 "LEDR\[0\]" "" } { 656 1048 1120 664 "LEDR\[0\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1410629197166 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "LEDG7 " "Fan-out of permanently enabled tri-state buffer feeding bidir \"LEDG7\" is moved to its source" {  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { { 448 768 944 464 "LEDG\[7\]" "" } { 360 1088 1110 368 "LEDG\[7\]" "" } { 528 1080 1120 536 "LEDG\[7\]" "" } { 800 1088 1120 808 "LEDG\[7\]" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1410629197166 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "G_next " "Fan-out of permanently enabled tri-state buffer feeding bidir \"G_next\" is moved to its source" {  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { { 408 1416 1592 424 "G_next" "" } { 408 608 680 432 "G_next" "" } } } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1410629197166 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1410629197166 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "G_next~synth " "Node \"G_next~synth\"" {  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { { 408 1416 1592 424 "G_next" "" } { 408 608 680 432 "G_next" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410629197176 ""} { "Warning" "WMLS_MLS_NODE_NAME" "G_next~synth " "Node \"G_next~synth\"" {  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { { 408 1416 1592 424 "G_next" "" } { 408 608 680 432 "G_next" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410629197176 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LEDG7~synth " "Node \"LEDG7~synth\"" {  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { { 448 768 944 464 "LEDG\[7\]" "" } { 360 1088 1110 368 "LEDG\[7\]" "" } { 528 1080 1120 536 "LEDG\[7\]" "" } { 800 1088 1120 808 "LEDG\[7\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410629197176 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LEDR~synth " "Node \"LEDR~synth\"" {  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { { 648 784 960 664 "LEDR\[0\]" "" } { 248 1064 1096 256 "LEDR\[0\]" "" } { 656 1048 1120 664 "LEDR\[0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410629197176 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1410629197176 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1410629197315 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1410629197627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410629197627 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "L1_Q6_statemachine.bdf" "" { Schematic "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/HW1/Q6/L1_Q6_statemachine.bdf" { { 464 400 568 480 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410629197670 "|L1_Q6_statemachine|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1410629197670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1410629197671 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1410629197671 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1410629197671 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1410629197671 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1410629197671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1410629197698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 13 12:26:37 2014 " "Processing ended: Sat Sep 13 12:26:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1410629197698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1410629197698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1410629197698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1410629197698 ""}
