/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 144 144)
	(text "cpu" (rect 5 0 26 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 107 24 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 23 19)(font "Intel Clear" (font_size 8)))
		(text "CLK" (rect 21 27 44 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "nNMI" (rect 0 0 30 19)(font "Intel Clear" (font_size 8)))
		(text "nNMI" (rect 21 43 51 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 128 32)
		(output)
		(text "A[15..0]" (rect 0 0 47 19)(font "Intel Clear" (font_size 8)))
		(text "A[15..0]" (rect 60 27 107 46)(font "Intel Clear" (font_size 8)))
		(line (pt 128 32)(pt 112 32)(line_width 3))
	)
	(port
		(pt 128 64)
		(output)
		(text "RD" (rect 0 0 17 19)(font "Intel Clear" (font_size 8)))
		(text "RD" (rect 90 59 107 78)(font "Intel Clear" (font_size 8)))
		(line (pt 128 64)(pt 112 64))
	)
	(port
		(pt 128 80)
		(output)
		(text "WR" (rect 0 0 20 19)(font "Intel Clear" (font_size 8)))
		(text "WR" (rect 87 75 107 94)(font "Intel Clear" (font_size 8)))
		(line (pt 128 80)(pt 112 80))
	)
	(port
		(pt 128 96)
		(output)
		(text "OUT0" (rect 0 0 35 19)(font "Intel Clear" (font_size 8)))
		(text "OUT0" (rect 72 91 107 110)(font "Intel Clear" (font_size 8)))
		(line (pt 128 96)(pt 112 96))
	)
	(port
		(pt 128 48)
		(bidir)
		(text "D[7..0]" (rect 0 0 40 19)(font "Intel Clear" (font_size 8)))
		(text "D[7..0]" (rect 67 43 107 62)(font "Intel Clear" (font_size 8)))
		(line (pt 128 48)(pt 112 48)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 112 112))
	)
)
