------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.280   -53081.969                 171963              2734292       -0.342      -52.849                    165              2727283        0.000        0.000                       0               1203006  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                             Waveform(ns)           Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                                                                                                                             ------------           ----------      --------------
c0_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                                      {0.000 4.998}          9.996           100.040         
c1_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                                      {0.000 4.998}          9.996           100.040         
pfm_top_i/dynamic_region/hmss_0/inst/hbm_inst/inst/HBM_REF_CLK_0                                                                                                                                                                                                                                                                                                                                  {0.000 5.000}          10.000          100.000         
pfm_top_i/dynamic_region/hmss_0/inst/hbm_inst/inst/HBM_REF_CLK_1                                                                                                                                                                                                                                                                                                                                  {0.000 5.000}          10.000          100.000         
pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/clk_in1                                                                                                                                                                                                                                                                                                                                {0.000 5.000}          10.000          100.000         
  clk_out1_pfm_top_clkwiz_hbm_aclk_0                                                                                                                                                                                                                                                                                                                                                              {0.000 1.111}          2.222           450.000         
pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/clk_in1                                                                                                                                                                                                                                                                                                                                  {0.000 5.000}          10.000          100.000         
  clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                                                                                                                                                                                {0.000 1.667}          3.333           300.000         
pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/clk_in1                                                                                                                                                                                                                                                                                                                                 {0.000 5.000}          10.000          100.000         
  clk_out1_pfm_top_clkwiz_kernel2_0                                                                                                                                                                                                                                                                                                                                                               {0.000 1.000}          2.000           500.000         
pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_in1                                                                                                                                                                                                                                                                                                                                    {0.000 2.000}          4.000           250.000         
  clk_out1_pfm_top_clkwiz_pcie_0                                                                                                                                                                                                                                                                                                                                                                  {0.000 5.000}          10.000          100.000         
pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_in1                                                                                                                                                                                                                                                                                                                               {0.000 2.000}          4.000           250.000         
  clk_out1_pfm_top_clkwiz_scheduler_0                                                                                                                                                                                                                                                                                                                                                             {0.000 2.000}          4.000           250.000         
pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_in1                                                                                                                                                                                                                                                                                                                                 {0.000 2.000}          4.000           250.000         
  clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                               {0.000 10.000}         20.000          50.000          
    clk_sck                                                                                                                                                                                                                                                                                                                                                                                       {0.000 20.000}         40.000          25.000          
    pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                          {0.000 80.000}         160.000         6.250           
      pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                             {0.000 80.000}         160.000         6.250           
      pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                         {80.000 160.000}       160.000         6.250           
    pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                          {0.000 80.000}         160.000         6.250           
      pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                         {80.000 160.000}       160.000         6.250           
pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                               {0.000 25.000}         50.000          20.000          
  pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                      {0.000 50.000}         100.000         10.000          
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                   {0.000 1.000}          2.000           500.000         
  diablo_gt.diablo_gt_phy_wrapper/pclk2_gt                                                                                                                                                                                                                                                                                                                                                        {0.000 2.000}          4.000           250.000         
  mcap_clk                                                                                                                                                                                                                                                                                                                                                                                        {0.000 4.000}          8.000           125.000         
  microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                                {0.000 2.000}          4.000           250.000         
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 4.000}          8.000           125.000         
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   {0.000 4.000}          8.000           125.000         
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                             {0.000 500.000}        1000.000        1.000           
ref_clk                                                                                                                                                                                                                                                                                                                                                                                           {0.000 5.000}          10.000          100.000         
  qpll0outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                              {0.000 0.100}          0.200           5000.001        
  qpll0outclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                            {0.000 0.100}          0.200           5000.001        
  qpll0outclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                            {0.000 0.100}          0.200           5000.001        
  qpll0outclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                            {0.000 0.100}          0.200           5000.001        
  qpll0outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                                           {0.000 5.000}          10.000          100.000         
  qpll0outrefclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                         {0.000 5.000}          10.000          100.000         
  qpll0outrefclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                         {0.000 5.000}          10.000          100.000         
  qpll0outrefclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                         {0.000 5.000}          10.000          100.000         
  qpll1outclk_out[0]                                                                                                                                                                                                                                                                                                                                                                              {0.000 0.100}          0.200           5000.001        
  qpll1outclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                            {0.000 0.100}          0.200           5000.001        
  qpll1outclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                            {0.000 0.100}          0.200           5000.001        
  qpll1outclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                            {0.000 0.100}          0.200           5000.001        
  qpll1outrefclk_out[0]                                                                                                                                                                                                                                                                                                                                                                           {0.000 5.000}          10.000          100.000         
  qpll1outrefclk_out[0]_1                                                                                                                                                                                                                                                                                                                                                                         {0.000 5.000}          10.000          100.000         
  qpll1outrefclk_out[0]_2                                                                                                                                                                                                                                                                                                                                                                         {0.000 5.000}          10.000          100.000         
  qpll1outrefclk_out[0]_3                                                                                                                                                                                                                                                                                                                                                                         {0.000 5.000}          10.000          100.000         
xmc_clk_p                                                                                                                                                                                                                                                                                                                                                                                         {0.000 5.000}          10.000          100.000         
  clk_out1_pfm_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                    {0.000 10.000}         20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                                                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pfm_top_i/dynamic_region/hmss_0/inst/hbm_inst/inst/HBM_REF_CLK_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    3.890        0.000                       0                     1  
pfm_top_i/dynamic_region/hmss_0/inst/hbm_inst/inst/HBM_REF_CLK_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    3.890        0.000                       0                     1  
pfm_top_i/static_region/base_clocking/clkwiz_hbm_aclk/inst/clk_in1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  4.550        0.000                       0                     1  
  clk_out1_pfm_top_clkwiz_hbm_aclk_0                                                                                                                                                                                                                                                                                                                                                                   -1.280   -12444.136                  40963               570482        0.000        0.000                      0               570482        0.001        0.000                       0                307881  
pfm_top_i/static_region/base_clocking/clkwiz_kernel/inst/clk_in1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    4.550        0.000                       0                     1  
  clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                                                                                                                                                                                     -1.089   -40637.832                 131000              1752356        0.003        0.000                      0              1752356        0.967        0.000                       0                713691  
pfm_top_i/static_region/base_clocking/clkwiz_kernel2/inst/clk_in1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   4.550        0.000                       0                     1  
  clk_out1_pfm_top_clkwiz_kernel2_0                                                                                                                                                                                                                                                                                                                                                                     1.139        0.000                      0                   98        0.059        0.000                      0                   98        0.710        0.000                       0                    38  
pfm_top_i/static_region/base_clocking/clkwiz_pcie/inst/clk_in1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      1.550        0.000                       0                     1  
  clk_out1_pfm_top_clkwiz_pcie_0                                                                                                                                                                                                                                                                                                                                                                        1.815        0.000                      0                  918        0.021        0.000                      0                  918        2.725        0.000                       0                   513  
pfm_top_i/static_region/base_clocking/clkwiz_scheduler/inst/clk_in1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 1.550        0.000                       0                     1  
  clk_out1_pfm_top_clkwiz_scheduler_0                                                                                                                                                                                                                                                                                                                                                                   0.363        0.000                      0                 8664        0.010        0.000                      0                 8664        1.458        0.000                       0                  3160  
pfm_top_i/static_region/base_clocking/clkwiz_sysclks/inst/clk_in1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   1.550        0.000                       0                     1  
  clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                                     4.494        0.000                      0                58984        0.010        0.000                      0                58984        5.000        0.000                       0                 28346  
    pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                               65.973        0.000                      0                 1589        0.017        0.000                      0                 1589       79.468        0.000                       0                   711  
      pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O                                                                                                                                                                                                                                                                                  77.944        0.000                      0                  370        0.021        0.000                      0                  370       79.468        0.000                       0                   393  
      pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                                                                                                                                                                                         158.710        0.000                       0                     1  
    pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                               77.113        0.000                      0                  750        0.022        0.000                      0                  750       79.725        0.000                       0                   331  
pfm_top_i/static_region/jtag_fallback/inst/bs_switch/inst/BSCAN_SWITCH.N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                     2.823        0.000                      0                  725        0.017        0.000                      0                  725       24.725        0.000                       0                   293  
  pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                           45.252        0.000                      0                   62        0.062        0.000                      0                   62       49.725        0.000                       0                    55  
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                         0.044        0.000                      0                19075        0.004        0.000                      0                19075        0.000        0.000                       0                  8369  
  diablo_gt.diablo_gt_phy_wrapper/pclk2_gt                                                                                                                                                                                                                                                                                                                                                              0.273        0.000                      0                11606        0.012        0.000                      0                11606        0.000        0.000                       0                  4438  
  mcap_clk                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          0.000        0.000                       0                     1  
  microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                                      0.022        0.000                      0               257207       -0.342      -52.849                    165               257207        0.000        0.000                       0                119585  
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.560        0.000                      0                   50        0.046        0.000                      0                   50        3.725        0.000                       0                    31  
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.901        0.000                      0                   50        0.052        0.000                      0                   50        3.725        0.000                       0                    31  
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.003        0.000                      0                   50        0.046        0.000                      0                   50        3.725        0.000                       0                    31  
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.417        0.000                      0                   50        0.046        0.000                      0                   50        3.725        0.000                       0                    31  
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.826        0.000                      0                   50        0.046        0.000                      0                   50        3.725        0.000                       0                    31  
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.808        0.000                      0                   50        0.046        0.000                      0                   50        3.725        0.000                       0                    31  
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.992        0.000                      0                   50        0.044        0.000                      0                   50        3.725        0.000                       0                    31  
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.041        0.000                      0                   50        0.050        0.000                      0                   50        3.725        0.000                       0                    31  
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.076        0.000                      0                   50        0.045        0.000                      0                   50        3.725        0.000                       0                    31  
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.998        0.000                      0                   50        0.052        0.000                      0                   50        3.725        0.000                       0                    31  
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.123        0.000                      0                   50        0.044        0.000                      0                   50        3.725        0.000                       0                    31  
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.961        0.000                      0                   50        0.052        0.000                      0                   50        3.725        0.000                       0                    31  
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.854        0.000                      0                   50        0.066        0.000                      0                   50        3.725        0.000                       0                    31  
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.773        0.000                      0                   50        0.046        0.000                      0                   50        3.725        0.000                       0                    31  
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.987        0.000                      0                   50        0.050        0.000                      0                   50        3.725        0.000                       0                    31  
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         6.615        0.000                      0                   50        0.046        0.000                      0                   50        3.725        0.000                       0                    31  
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/bufg_gt_intclk/O                                                                                                                                                                                                                                                                                                 999.153        0.000                      0                   20        0.059        0.000                      0                   20      499.725        0.000                       0                    13  
ref_clk                                                                                                                                                                                                                                                                                                                                                                                                 6.577        0.000                      0                17478        0.010        0.000                      0                17478        3.200        0.000                       0                  8333  
xmc_clk_p                                                                                                                                                                                                                                                                                                                                                                                               9.111        0.000                      0                   98        0.059        0.000                      0                   98        4.286        0.000                       0                    38  
  clk_out1_pfm_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                         11.537        0.000                      0                14779        0.010        0.000                      0                14779        9.458        0.000                       0                  6312  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                                                                                                                                                                                                                                                                       To Clock                                                                                                                                                                                                                                                                                                                                                                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                       --------                                                                                                                                                                                                                                                                                                                                                                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                                                                                                                                                                 clk_out1_pfm_top_clkwiz_hbm_aclk_0                                                                                                                                                                                                                                                                                                                                                     2.389        0.000                      0                  978                                                                        
microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                 clk_out1_pfm_top_clkwiz_hbm_aclk_0                                                                                                                                                                                                                                                                                                                                                     2.913        0.000                      0                   48                                                                        
clk_out1_pfm_top_clkwiz_hbm_aclk_0                                                                                                                                                                                                                                                                                                                                               clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                                                                                                                                                                       1.485        0.000                      0                  966                                                                        
clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                                                                                                                                                                       8.886        0.000                      0                 1536                                                                        
microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                 clk_out1_pfm_top_clkwiz_pcie_0                                                                                                                                                                                                                                                                                                                                                         2.466        0.000                      0                   25                                                                        
clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                clk_out1_pfm_top_clkwiz_scheduler_0                                                                                                                                                                                                                                                                                                                                                   11.473        0.000                      0                   52                                                                        
microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                 clk_out1_pfm_top_clkwiz_scheduler_0                                                                                                                                                                                                                                                                                                                                                   10.941        0.000                      0                   32                                                                        
clk_out1_pfm_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                     clk_out1_pfm_top_clkwiz_scheduler_0                                                                                                                                                                                                                                                                                                                                                   10.931        0.000                      0                   32                                                                        
clk_out1_pfm_top_clkwiz_kernel_0                                                                                                                                                                                                                                                                                                                                                 clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                     58.454        0.000                      0                 1152                                                                        
clk_out1_pfm_top_clkwiz_scheduler_0                                                                                                                                                                                                                                                                                                                                              clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                      2.992        0.000                      0                  126                                                                        
clk_sck                                                                                                                                                                                                                                                                                                                                                                          clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                     20.234        0.000                      0                    4        2.213        0.000                      0                    4  
pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                             clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                     19.682        0.000                      0                   41        0.062        0.000                      0                    1  
pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                             clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                     19.682        0.000                      0                   33        0.062        0.000                      0                    1  
microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                 clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                      3.029        0.000                      0                  672                                                                        
ref_clk                                                                                                                                                                                                                                                                                                                                                                          clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                      9.553        0.000                      0                   24                                                                        
clk_out1_pfm_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                     clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                     19.367        0.000                      0                  383                                                                        
clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                clk_sck                                                                                                                                                                                                                                                                                                                                                                               10.258        0.000                      0                    4       10.590        0.000                      0                    4  
clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                  19.583        0.000                      0                   23                                                                        
pfm_top_i/static_region/mgmt_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                              pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                  76.860        0.000                      0                   19        0.613        0.000                      0                   19  
clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                  78.830        0.000                      0                   11                                                                        
pfm_top_i/static_region/user_debug_bridge/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q                                                                                                                                                                                                                                                              pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                  78.196        0.000                      0                   18        0.321        0.000                      0                   18  
microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK        0.030        0.000                      0                 6075        0.011        0.000                      0                 6075  
microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                 diablo_gt.diablo_gt_phy_wrapper/pclk2_gt                                                                                                                                                                                                                                                                                                                                               3.098        0.000                      0                    1        0.020        0.000                      0                    1  
clk_out1_pfm_top_clkwiz_hbm_aclk_0                                                                                                                                                                                                                                                                                                                                               microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                       1.152        0.000                      0                   36                                                                        
clk_out1_pfm_top_clkwiz_pcie_0                                                                                                                                                                                                                                                                                                                                                   microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                       8.257        0.000                      0                   36                                                                        
clk_out1_pfm_top_clkwiz_scheduler_0                                                                                                                                                                                                                                                                                                                                              microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                      11.022        0.000                      0                   94                                                                        
clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                      10.812        0.000                      0                  406                                                                        
pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK  microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                       0.043        0.000                      0                 6176        0.011        0.000                      0                 6176  
diablo_gt.diablo_gt_phy_wrapper/pclk2_gt                                                                                                                                                                                                                                                                                                                                         microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                       2.702        0.000                      0                    3        0.158        0.000                      0                    3  
clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                ref_clk                                                                                                                                                                                                                                                                                                                                                                               19.452        0.000                      0                   24                                                                        
clk_out1_pfm_top_clkwiz_scheduler_0                                                                                                                                                                                                                                                                                                                                              clk_out1_pfm_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                          58.858        0.000                      0                   52                                                                        
clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                clk_out1_pfm_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                          19.483        0.000                      0                  314                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                                                                                                                        From Clock                                                                                                                                                                                                                                                                                                                                                                                        To Clock                                                                                                                                                                                                                                                                                                                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                                        ----------                                                                                                                                                                                                                                                                                                                                                                                        --------                                                                                                                                                                                                                                                                                                                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 clk_out1_pfm_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                      clk_out1_pfm_top_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                           17.734        0.000                      0                   37        0.339        0.000                      0                   37  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 clk_out1_pfm_top_clkwiz_scheduler_0                                                                                                                                                                                                                                                                                                                                                               clk_out1_pfm_top_clkwiz_scheduler_0                                                                                                                                                                                                                                                                                                                                                                     2.545        0.000                      0                  109        0.118        0.000                      0                  109  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                                 clk_out1_pfm_top_clkwiz_sysclks_0                                                                                                                                                                                                                                                                                                                                                                      11.475        0.000                      0                 1611        0.023        0.000                      0                 1611  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 diablo_gt.diablo_gt_phy_wrapper/pclk2_gt                                                                                                                                                                                                                                                                                                                                                          diablo_gt.diablo_gt_phy_wrapper/pclk2_gt                                                                                                                                                                                                                                                                                                                                                                2.017        0.000                      0                   32        0.177        0.000                      0                   32  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                   diablo_gt.diablo_gt_phy_wrapper/pclk2_gt                                                                                                                                                                                                                                                                                                                                                                1.423        0.000                      0                    5        0.900        0.000                      0                    5  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                                  microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                                        0.147        0.000                      0                 1054        0.063        0.000                      0                 1054  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                   microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                                        1.446        0.000                      0                    1        0.893        0.000                      0                    1  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                        pfm_top_i/static_region/brd_mgmt_scheduler/mdm_board_control/U0/Use_External.Use_BSCANID.No_Dbg_Reg_Access.BUFG_UPDATE/Using_FPGA.Native/O                                                                                                                                                                                                                                                             48.757        0.000                      0                    1       50.206        0.000                      0                    1  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                              pfm_top_i/static_region/mgmt_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                   79.091        0.000                      0                  107        0.124        0.000                      0                  107  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 microblaze_0_Clk                                                                                                                                                                                                                                                                                                                                                                                  pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[24].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK                         0.200        0.000                      0                   12        0.067        0.000                      0                   12  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.427        0.000                      0                   18        0.146        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[10].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.234        0.000                      0                   18        0.165        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[11].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.329        0.000                      0                   18        0.124        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[12].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.399        0.000                      0                   18        0.141        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[13].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        6.997        0.000                      0                   18        0.117        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[14].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.288        0.000                      0                   18        0.153        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[15].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O        7.314        0.000                      0                   18        0.163        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.400        0.000                      0                   18        0.126        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.188        0.000                      0                   18        0.257        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.410        0.000                      0                   18        0.116        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[4].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.473        0.000                      0                   18        0.128        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[5].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.371        0.000                      0                   18        0.143        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[6].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.289        0.000                      0                   18        0.139        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[7].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.417        0.000                      0                   18        0.124        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[8].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.247        0.000                      0                   18        0.177        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O   pfm_top_i/static_region/pcie/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pfm_top_pcie_0_gt_i/inst/gen_gtwizard_gtye4_top.pfm_top_pcie_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_cpll_cal_gtye4.gen_cpll_cal_inst[9].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_inst/gtwizard_ultrascale_v1_7_7_gtye4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O         7.340        0.000                      0                   18        0.176        0.000                      0                   18  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                              pfm_top_i/static_region/user_debug_bridge/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                                                                                   78.847        0.000                      0                    7        0.402        0.000                      0                    7  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                 ref_clk                                                                                                                                                                                                                                                                                                                                                                                           ref_clk                                                                                                                                                                                                                                                                                                                                                                                                 7.959        0.000                      0                  499        0.122        0.000                      0                  499  


