http://www.ics.uci.edu/~eli/courses/cs153-f09/example-seq.txt
bit -> 3 
register -> 1 
esd -> 3 
book -> 2 
figure -> 3 
weijun -> 3 
zhang -> 3 
04 -> 3 
2001 -> 3 
key -> 1 
word -> 1 
concurrent -> 4 
generic -> 3 
range -> 3 
library -> 3 
ieee -> 8 
use -> 8 
std_logic_1164 -> 3 
std_logic_unsigned -> 2 
entity -> 3 
reg -> 3 
natural -> 2 
port -> 3 
std_logic_vector -> 5 
downto -> 5 
clock -> 12 
std_logic -> 10 
load -> 3 
clear -> 6 
end -> 20 
architecture -> 3 
behv -> 4 
signal -> 4 
q_tmp -> 5 
begin -> 7 
process -> 11 
assigment -> 1 
elsif -> 7 
event -> 3 
statement -> 4 
vhdl -> 2 
code -> 1 
counter -> 6 
behavior -> 2 
description -> 1 
another -> 1 
way -> 1 
can -> 1 
used -> 1 
fsm -> 6 
model -> 3 
count -> 3 
pre_q -> 7 
describe -> 2 
assignment -> 1 
finite -> 1 
state -> 4 
machine -> 1 
modeling -> 1 
consists -> 1 
two -> 1 
processes -> 1 
state_reg -> 2 
comb_logic -> 2 
case -> 4 
transistion -> 2 
all -> 1 
inputs -> 1 
signals -> 1 
put -> 1 
sensitive -> 1 
list -> 1 
seq_design -> 3 
reset -> 3 
define -> 1 
states -> 1 
type -> 1 
state_type -> 2 
s0 -> 6 
s1 -> 4 
s2 -> 4 
s3 -> 4 
next_state -> 11 
current_state -> 5 
cocurrent -> 2 
registers -> 1 
combinational -> 1 
logic -> 1 
show -> 1 
others -> 1 
