

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-7aab8bc3510e3baaa293a5a70e622cbe97784766_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                       2.7273MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        3 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     3 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
9655adc2b1adb35ca361e062b2c08f0a  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_75zeau
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Z3I2dn"
Running: cat _ptx_Z3I2dn | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_DRzShg
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_DRzShg --output-file  /dev/null 2> _ptx_Z3I2dninfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Z3I2dn _ptx2_DRzShg _ptx_Z3I2dninfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 698640
gpu_sim_insn = 103760320
gpu_ipc =     148.5176
gpu_tot_sim_cycle = 920790
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =     112.6862
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 24517
gpu_stall_icnt2sh    = 195455
partiton_reqs_in_parallel = 15345563
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9649
partiton_level_parallism_total  =      16.6656
partiton_reqs_in_parallel_util = 15345563
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 698306
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9754
partiton_level_parallism_util_total  =      21.9754
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =      15.3626 GB/Sec
L2_BW_total  =      11.6563 GB/Sec
gpu_total_sim_rate=59427

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 8681
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1924943
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 8681
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2681, 3462, 3460, 3458, 3464, 3456, 3464, 2773, 2513, 3144, 3149, 3145, 3149, 3142, 3143, 2518, 2512, 3144, 3146, 3140, 3147, 3135, 3148, 2516, 2259, 2826, 2833, 2827, 2832, 2825, 2832, 2265, 2262, 2828, 2832, 2822, 2831, 2673, 2687, 2179, 2259, 2821, 2829, 2822, 2830, 2679, 2685, 2183, 2010, 2512, 2517, 2513, 2517, 2511, 2516, 2016, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 112491
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 75260
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 32345
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153504	W0_Idle:18391932	W0_Scoreboard:17397195	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 549 
maxdqlatency = 0 
maxmflatency = 236853 
averagemflatency = 10978 
max_icnt2mem_latency = 236268 
max_icnt2sh_latency = 920789 
mrq_lat_table:18896 	1534 	1487 	3521 	4054 	4943 	3589 	4595 	4140 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36581 	42024 	1445 	1 	2324 	3302 	2645 	17381 	4881 	126 	2162 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	25766 	4340 	811 	358 	46455 	2538 	146 	0 	23 	2501 	3422 	2452 	18000 	4136 	126 	2162 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	21106 	43557 	20146 	926 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	13356 	13780 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	64 	0 	8 	11 	11 	21 	18 	5 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        59        60        68        70        67        69        64        67        68        70        44        43        68        70        55        53 
dram[1]:        60        62        68        70        67        70        65        66        68        69        43        45        68        70        55        53 
dram[2]:        57        62        68        70        68        70        64        70        67        69        45        43        68        70        55        53 
dram[3]:        60        59        68        70        67        70        64        67        68        70        43        44        68        70        55        53 
dram[4]:        60        62        68        70        68        70        65        68        68        69        43        44        68        70        55        57 
dram[5]:        62        66        68        70        67        70        64        69        67        69        44        43        68        70        60        57 
dram[6]:        64        64        68        70        66        70        66        68        68        69        42        45        68        70        59        58 
dram[7]:        64        66        68        70        68        70        65        68        68        69        42        43        68        70        59        57 
dram[8]:        63        65        68        70        68        69        64        67        67        70        44        43        68        70        55        53 
dram[9]:        64        65        68        70        67        70        65        66        68        69        46        50        68        70        55        53 
dram[10]:        63        66        68        70        68        70        65        70        68        69        46        47        68        70        55        53 
maximum service time to same row:
dram[0]:    257072    257194    258420    258486    240778    240711    305389    305350    255224    255125    384041    385143    384648    384509    381480    381141 
dram[1]:    256972    256947    258419    258644    240774    240774    241557    241576    255150    255253    384114    385116    384521    384524    386630    386527 
dram[2]:    257148    257196    258757    258881    240729    240783    305384    305396    255292    255163    383995    385055    384445    384567    386951    386947 
dram[3]:    257101    257185    258900    258932    240778    240582    241712    241659    255169    255043    383971    385238    384490    384591    386939    386555 
dram[4]:    257188    257323    258987    258989    240591    240577    241757    241742    255330    255179    384150    385119    384374    384470    386940    386938 
dram[5]:    257224    257471    258999    259063    240563    240586    305435    305402    255049    255054    383995    385055    384344    384411    386964    386949 
dram[6]:    257237    257163    259042    259070    240561    240605    241636    241761    254966    254977    383962    385239    384432    384476    386918    386470 
dram[7]:    257279    257290    258425    258497    240658    240620    305442    305445    255250    255319    384118    385206    384365    384257    386943    386937 
dram[8]:    257201    257296    258419    258485    240803    240719    305422    305393    255207    255326    384037    385136    384658    384508    381472    381478 
dram[9]:    256972    256946    258418    258648    240774    240774    241624    241595    255148    255249    384109    385313    384512    384469    386968    386527 
dram[10]:    257147    257195    258423    258489    240730    240784    305433    305440    255300    255166    384118    385188    384549    384507    387006    387068 
average row accesses per activate:
dram[0]: 15.117647 13.894737 21.071428 21.642857 16.055555 16.444445 15.277778 15.555555 16.000000 15.933333 18.076923 17.076923 18.214285 16.437500 11.782609  9.925926 
dram[1]: 16.062500 16.562500 21.142857 21.571428 14.450000 14.800000 15.277778 15.277778 16.200001 15.933333 18.384615 17.307692 21.166666 22.250000  9.888889  8.838710 
dram[2]: 14.333333 14.444445 21.142857 21.642857 14.500000 14.600000 15.333333 15.777778 15.800000 15.666667 18.153847 17.076923 16.000000 16.625000 10.760000 10.148149 
dram[3]: 16.125000 16.562500 21.142857 21.571428 14.450000 14.950000 15.166667 15.555555 15.866667 15.866667 18.384615 15.857142 23.272728 20.615385  9.888889  8.612904 
dram[4]: 15.294118 18.714285 21.142857 21.642857 14.500000 14.700000 15.222222 15.444445 16.133333 15.466666 16.785715 17.153847 23.181818 24.363636  8.833333  8.900000 
dram[5]: 16.125000 16.187500 21.142857 21.571428 14.450000 14.850000 15.166667 15.444445 15.666667 15.800000 18.230770 17.000000 19.769230 20.384615  9.642858  9.166667 
dram[6]: 18.571428 18.928572 21.142857 21.571428 14.400000 14.850000 15.222222 15.444445 15.666667 15.600000 18.076923 16.000000 28.666666 24.727272  8.406250  7.941176 
dram[7]: 16.125000 15.470589 21.142857 21.571428 14.600000 14.650000 15.111111 15.500000 16.066668 15.400000 16.642857 15.642858 20.000000 20.846153  8.833333  8.562500 
dram[8]: 16.125000 15.411765 21.142857 21.571428 14.500000 14.650000 13.550000 13.800000 15.800000 15.933333 18.076923 17.000000 18.428572 16.937500  9.000000  9.678572 
dram[9]: 17.266666 17.666666 21.142857 21.500000 14.450000 14.850000 15.166667 15.333333 15.866667 15.733334 18.153847 17.461538 21.166666 22.666666  8.218750  9.033334 
dram[10]: 15.352942 15.352942 21.142857 21.571428 16.055555 16.111111 15.166667 15.555555 15.933333 15.466666 18.000000 17.153847 16.125000 16.875000 10.384615  9.344828 
average row locality = 46777/3047 = 15.351822
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[1]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[2]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[3]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       144       144 
dram[4]:       144       144       144       144       144       144       143       143       128       128       128       128       142       142       145       145 
dram[5]:       144       144       144       144       144       144       143       143       128       128       128       128       143       143       145       145 
dram[6]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[7]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[8]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[9]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       145 
dram[10]:       144       144       144       144       144       144       142       142       128       128       128       128       143       143       145       144 
total reads: 24590
bank skew: 145/128 = 1.13
chip skew: 2238/2234 = 1.00
number of total write accesses:
dram[0]:       112       120       151       159       145       152       132       137       112       111       107        94       113       121       127       124 
dram[1]:       113       121       152       158       145       152       132       132       115       111       111        97       112       125       123       130 
dram[2]:       114       116       152       159       146       148       133       141       109       107       108        94       114       124       125       130 
dram[3]:       114       121       152       158       145       155       130       137       110       110       111        94       114       126       123       123 
dram[4]:       116       118       152       159       146       150       131       135       114       104       107        95       113       126       120       122 
dram[5]:       114       115       152       158       145       153       130       135       107       109       109        93       114       122       125       130 
dram[6]:       116       121       152       158       144       153       132       136       107       106       107        96       115       129       124       125 
dram[7]:       114       119       152       158       148       149       130       137       113       103       105        91       117       128       120       129 
dram[8]:       114       118       152       158       146       149       129       134       109       111       107        93       115       128       125       126 
dram[9]:       115       121       152       157       145       153       131       134       110       108       108        99       111       129       118       126 
dram[10]:       117       117       152       158       145       146       131       138       111       104       106        95       115       127       125       127 
total reads: 22187
bank skew: 159/91 = 1.75
chip skew: 2029/2008 = 1.01
average mf latency per bank:
dram[0]:      27443     26917     35666     35956     64460     64751     24188     22720     13482     13495     14123     15037     12307     12039     11864     11917
dram[1]:      27094     26854     35810     36183     65471     65355     23198     21836     12951     13260     13459     14414     12205     12172     11805     11619
dram[2]:      26996     27065     36202     36451     64589     66292     24806     21574     13821     13924     13978     14954     12174     11918     12144     12054
dram[3]:      25897     25666     37780     39228     65916     65750     23230     21594     13580     13573     14008     15287     12186     11967     11949     11960
dram[4]:      26595     26925     38049     38178     66315     66831     22664     18354     13153     13880     13686     14159     12165     12079     11802     12058
dram[5]:      26662     26906     38528     38098     66358     66796     20786     18564     14344     14124     13637     14673     12224     12086     12065     11817
dram[6]:      26242     26633     38240     39790     67067     66337     19763     18121     14081     14170     13809     14626     12078     11833     11970     12100
dram[7]:      25762     25568     39040     39303     64969     66310     20961     19081     13965     14780     13600     14715     11919     11828     12176     12119
dram[8]:      26369     26319     39031     38778     65121     66132     21602     19305     14225     13707     13824     14627     12045     11627     12443     12436
dram[9]:      27000     27439     38571     39916     65282     64775     20773     19297     13650     13877     13769     14494     11814     11502     12681     12436
dram[10]:      27238     27779     39196     39447     63926     65511     21546     19306     13680     14365     13674     14558     12057     11862     12438     12534
maximum mf latency per bank:
dram[0]:     123792    123774    236534    236547    236561    236633    235949    235842     33185     33182     32412     32241     29458     29436     33475     33484
dram[1]:     123756    123793    236727    236795    236822    236795    235966    235862     33181     33148     32236     32435     29431     29451     33464     33478
dram[2]:     123754    123787    236656    236667    236618    236577    235863    235901     33246     33348     32295     32323     29430     29433     33486     33495
dram[3]:     123753    123761    236575    236602    236564    236657    236006    235877     33349     33270     32278     32450     29437     29429     33490     33503
dram[4]:     123740    123776    236825    236785    236790    236714    235954    235870     33217     33154     32379     32246     29415     29420     33494     33502
dram[5]:     123748    123774    236698    236661    236615    236592    235897    235899     33271     33359     32337     32223     29413     29416     33481     33509
dram[6]:     123758    123768    236567    236597    236853    236852    236000    235872     33347     33276     32202     32399     29422     29423     33479     33494
dram[7]:     123742    123781    236763    236777    236676    236674    235813    235940     33218     33222     32256     32277     29429     29410     33488     33481
dram[8]:     123760    123789    236604    236620    236615    236595    235928    235902     33257     33262     32378     32231     29417     29432     33469     33481
dram[9]:     123786    123805    236563    236681    236845    236806    236032    235870     33207     33215     32215     32307     29427     29429     33470     33464
dram[10]:     123760    123802    236621    236771    236762    236638    235854    235906     33186     33173     32276     32262     29439     29446     33476     33487
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1297271 n_nop=1283715 n_act=273 n_pre=257 n_req=4252 n_rd=8940 n_write=4086 bw_util=0.02008
n_activity=43935 dram_eff=0.593
bk0: 580a 1293379i bk1: 576a 1292833i bk2: 576a 1292152i bk3: 576a 1291641i bk4: 576a 1291848i bk5: 576a 1291687i bk6: 572a 1292812i bk7: 572a 1292388i bk8: 512a 1293121i bk9: 512a 1292757i bk10: 512a 1293638i bk11: 512a 1293503i bk12: 568a 1293519i bk13: 568a 1292998i bk14: 576a 1292884i bk15: 576a 1292454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.386734
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1297271 n_nop=1283696 n_act=274 n_pre=258 n_req=4263 n_rd=8936 n_write=4107 bw_util=0.02011
n_activity=43178 dram_eff=0.6042
bk0: 576a 1293518i bk1: 576a 1293016i bk2: 576a 1292263i bk3: 576a 1291788i bk4: 576a 1292068i bk5: 576a 1291393i bk6: 572a 1292859i bk7: 572a 1292620i bk8: 512a 1293056i bk9: 512a 1292755i bk10: 512a 1293670i bk11: 512a 1293422i bk12: 568a 1293531i bk13: 568a 1292977i bk14: 576a 1292650i bk15: 576a 1292334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.388675
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1297271 n_nop=1283708 n_act=280 n_pre=264 n_req=4254 n_rd=8936 n_write=4083 bw_util=0.02007
n_activity=43266 dram_eff=0.6018
bk0: 576a 1293346i bk1: 576a 1293179i bk2: 576a 1292225i bk3: 576a 1291786i bk4: 576a 1291978i bk5: 576a 1291660i bk6: 572a 1292434i bk7: 572a 1292194i bk8: 512a 1293016i bk9: 512a 1292759i bk10: 512a 1293272i bk11: 512a 1293252i bk12: 568a 1293315i bk13: 568a 1292878i bk14: 576a 1292735i bk15: 576a 1292395i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.387782
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1297271 n_nop=1283701 n_act=275 n_pre=259 n_req=4257 n_rd=8936 n_write=4100 bw_util=0.0201
n_activity=43404 dram_eff=0.6007
bk0: 576a 1293347i bk1: 576a 1292922i bk2: 576a 1292074i bk3: 576a 1291656i bk4: 576a 1291975i bk5: 576a 1291500i bk6: 572a 1292603i bk7: 572a 1292435i bk8: 512a 1293129i bk9: 512a 1292938i bk10: 512a 1293458i bk11: 512a 1293380i bk12: 568a 1293379i bk13: 568a 1292727i bk14: 576a 1292702i bk15: 576a 1292162i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.383665
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1297271 n_nop=1283719 n_act=274 n_pre=258 n_req=4244 n_rd=8944 n_write=4076 bw_util=0.02007
n_activity=43124 dram_eff=0.6038
bk0: 576a 1293354i bk1: 576a 1293071i bk2: 576a 1292347i bk3: 576a 1291820i bk4: 576a 1291932i bk5: 576a 1291528i bk6: 572a 1292614i bk7: 572a 1292586i bk8: 512a 1293033i bk9: 512a 1292934i bk10: 512a 1293539i bk11: 512a 1293749i bk12: 568a 1293188i bk13: 568a 1292918i bk14: 580a 1292693i bk15: 580a 1292309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381306
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1297271 n_nop=1283715 n_act=276 n_pre=260 n_req=4249 n_rd=8952 n_write=4068 bw_util=0.02007
n_activity=43760 dram_eff=0.5951
bk0: 576a 1293422i bk1: 576a 1293057i bk2: 576a 1292169i bk3: 576a 1291803i bk4: 576a 1292040i bk5: 576a 1291551i bk6: 572a 1292758i bk7: 572a 1292314i bk8: 512a 1293238i bk9: 512a 1292917i bk10: 512a 1293593i bk11: 512a 1293412i bk12: 572a 1293280i bk13: 572a 1292914i bk14: 580a 1292842i bk15: 580a 1292439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.370975
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1297271 n_nop=1283703 n_act=275 n_pre=259 n_req=4257 n_rd=8944 n_write=4090 bw_util=0.02009
n_activity=43473 dram_eff=0.5996
bk0: 576a 1293421i bk1: 576a 1292871i bk2: 576a 1292404i bk3: 576a 1291869i bk4: 576a 1292063i bk5: 576a 1291651i bk6: 568a 1292900i bk7: 568a 1292381i bk8: 512a 1293206i bk9: 512a 1292852i bk10: 512a 1293472i bk11: 512a 1293312i bk12: 572a 1293382i bk13: 572a 1292744i bk14: 580a 1292425i bk15: 580a 1292171i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.376721
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1297271 n_nop=1283697 n_act=283 n_pre=267 n_req=4249 n_rd=8944 n_write=4080 bw_util=0.02008
n_activity=43620 dram_eff=0.5972
bk0: 576a 1293428i bk1: 576a 1292956i bk2: 576a 1292406i bk3: 576a 1291875i bk4: 576a 1292135i bk5: 576a 1291747i bk6: 568a 1292582i bk7: 568a 1292377i bk8: 512a 1292916i bk9: 512a 1292900i bk10: 512a 1293694i bk11: 512a 1293733i bk12: 572a 1293297i bk13: 572a 1292806i bk14: 580a 1292610i bk15: 580a 1292217i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.387729
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1297271 n_nop=1283697 n_act=285 n_pre=269 n_req=4250 n_rd=8944 n_write=4076 bw_util=0.02007
n_activity=43666 dram_eff=0.5963
bk0: 576a 1293322i bk1: 576a 1292841i bk2: 576a 1292110i bk3: 576a 1291758i bk4: 576a 1291900i bk5: 576a 1291883i bk6: 568a 1292578i bk7: 568a 1292182i bk8: 512a 1293168i bk9: 512a 1292834i bk10: 512a 1293531i bk11: 512a 1293428i bk12: 572a 1293147i bk13: 572a 1292657i bk14: 580a 1292616i bk15: 580a 1292382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.376187
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1297271 n_nop=1283704 n_act=276 n_pre=260 n_req=4253 n_rd=8944 n_write=4087 bw_util=0.02009
n_activity=43067 dram_eff=0.6052
bk0: 576a 1293406i bk1: 576a 1293000i bk2: 576a 1292316i bk3: 576a 1291748i bk4: 576a 1291986i bk5: 576a 1291647i bk6: 568a 1292539i bk7: 568a 1292473i bk8: 512a 1293150i bk9: 512a 1292745i bk10: 512a 1293636i bk11: 512a 1293306i bk12: 572a 1293233i bk13: 572a 1292834i bk14: 580a 1292392i bk15: 580a 1292274i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.381477
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1297271 n_nop=1283719 n_act=277 n_pre=261 n_req=4249 n_rd=8940 n_write=4074 bw_util=0.02006
n_activity=43544 dram_eff=0.5977
bk0: 576a 1293405i bk1: 576a 1293034i bk2: 576a 1292160i bk3: 576a 1291882i bk4: 576a 1292120i bk5: 576a 1291889i bk6: 568a 1292684i bk7: 568a 1292358i bk8: 512a 1292926i bk9: 512a 1292808i bk10: 512a 1293563i bk11: 512a 1293446i bk12: 572a 1293213i bk13: 572a 1292720i bk14: 580a 1292608i bk15: 576a 1292430i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.386748

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5100, Miss = 1118, Miss_rate = 0.219, Pending_hits = 2681, Reservation_fails = 0
L2_cache_bank[1]: Access = 5212, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2703, Reservation_fails = 0
L2_cache_bank[2]: Access = 5037, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2590, Reservation_fails = 0
L2_cache_bank[3]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2666, Reservation_fails = 0
L2_cache_bank[4]: Access = 5047, Miss = 1117, Miss_rate = 0.221, Pending_hits = 2618, Reservation_fails = 0
L2_cache_bank[5]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2690, Reservation_fails = 0
L2_cache_bank[6]: Access = 5042, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2611, Reservation_fails = 0
L2_cache_bank[7]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2739, Reservation_fails = 0
L2_cache_bank[8]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2633, Reservation_fails = 0
L2_cache_bank[9]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2717, Reservation_fails = 0
L2_cache_bank[10]: Access = 5077, Miss = 1119, Miss_rate = 0.220, Pending_hits = 2647, Reservation_fails = 0
L2_cache_bank[11]: Access = 5243, Miss = 1119, Miss_rate = 0.213, Pending_hits = 2720, Reservation_fails = 0
L2_cache_bank[12]: Access = 5068, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2624, Reservation_fails = 1
L2_cache_bank[13]: Access = 5241, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2746, Reservation_fails = 0
L2_cache_bank[14]: Access = 5071, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2644, Reservation_fails = 0
L2_cache_bank[15]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2741, Reservation_fails = 0
L2_cache_bank[16]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2668, Reservation_fails = 0
L2_cache_bank[17]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2779, Reservation_fails = 0
L2_cache_bank[18]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2617, Reservation_fails = 0
L2_cache_bank[19]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2695, Reservation_fails = 0
L2_cache_bank[20]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2633, Reservation_fails = 1
L2_cache_bank[21]: Access = 5217, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2679, Reservation_fails = 0
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 58841
L2_total_cache_reservation_fails = 2
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24820
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44476
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4949
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13995
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 343
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.4893
	minimum = 6
	maximum = 632
Network latency average = 13.7132
	minimum = 6
	maximum = 616
Slowest packet = 48594
Flit latency average = 12.9388
	minimum = 6
	maximum = 610
Slowest flit = 107054
Fragmentation average = 0.00264492
	minimum = 0
	maximum = 599
Injected packet rate average = 0.00324162
	minimum = 0.00271027 (at node 21)
	maximum = 0.0037523 (at node 39)
Accepted packet rate average = 0.00324162
	minimum = 0.00271027 (at node 21)
	maximum = 0.0037523 (at node 39)
Injected flit rate average = 0.00692924
	minimum = 0.00402425 (at node 21)
	maximum = 0.0104789 (at node 43)
Accepted flit rate average= 0.00692924
	minimum = 0.00540551 (at node 34)
	maximum = 0.00854161 (at node 3)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.4893 (1 samples)
	minimum = 6 (1 samples)
	maximum = 632 (1 samples)
Network latency average = 13.7132 (1 samples)
	minimum = 6 (1 samples)
	maximum = 616 (1 samples)
Flit latency average = 12.9388 (1 samples)
	minimum = 6 (1 samples)
	maximum = 610 (1 samples)
Fragmentation average = 0.00264492 (1 samples)
	minimum = 0 (1 samples)
	maximum = 599 (1 samples)
Injected packet rate average = 0.00324162 (1 samples)
	minimum = 0.00271027 (1 samples)
	maximum = 0.0037523 (1 samples)
Accepted packet rate average = 0.00324162 (1 samples)
	minimum = 0.00271027 (1 samples)
	maximum = 0.0037523 (1 samples)
Injected flit rate average = 0.00692924 (1 samples)
	minimum = 0.00402425 (1 samples)
	maximum = 0.0104789 (1 samples)
Accepted flit rate average = 0.00692924 (1 samples)
	minimum = 0.00540551 (1 samples)
	maximum = 0.00854161 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 6 sec (1746 sec)
gpgpu_simulation_rate = 59427 (inst/sec)
gpgpu_simulation_rate = 527 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 3952 Tlb_hit: 1278 Tlb_miss: 2674 Tlb_hit_rate: 0.323381
Shader1: Tlb_access: 4040 Tlb_hit: 1046 Tlb_miss: 2994 Tlb_hit_rate: 0.258911
Shader2: Tlb_access: 4252 Tlb_hit: 1256 Tlb_miss: 2996 Tlb_hit_rate: 0.295390
Shader3: Tlb_access: 4344 Tlb_hit: 1544 Tlb_miss: 2800 Tlb_hit_rate: 0.355433
Shader4: Tlb_access: 4100 Tlb_hit: 1024 Tlb_miss: 3076 Tlb_hit_rate: 0.249756
Shader5: Tlb_access: 3948 Tlb_hit: 1136 Tlb_miss: 2812 Tlb_hit_rate: 0.287741
Shader6: Tlb_access: 4076 Tlb_hit: 1166 Tlb_miss: 2910 Tlb_hit_rate: 0.286065
Shader7: Tlb_access: 4072 Tlb_hit: 1126 Tlb_miss: 2946 Tlb_hit_rate: 0.276523
Shader8: Tlb_access: 3876 Tlb_hit: 1042 Tlb_miss: 2834 Tlb_hit_rate: 0.268834
Shader9: Tlb_access: 3912 Tlb_hit: 1004 Tlb_miss: 2908 Tlb_hit_rate: 0.256646
Shader10: Tlb_access: 3952 Tlb_hit: 1110 Tlb_miss: 2842 Tlb_hit_rate: 0.280870
Shader11: Tlb_access: 4004 Tlb_hit: 1148 Tlb_miss: 2856 Tlb_hit_rate: 0.286713
Shader12: Tlb_access: 4148 Tlb_hit: 1122 Tlb_miss: 3026 Tlb_hit_rate: 0.270492
Shader13: Tlb_access: 4148 Tlb_hit: 1138 Tlb_miss: 3010 Tlb_hit_rate: 0.274349
Shader14: Tlb_access: 4112 Tlb_hit: 1152 Tlb_miss: 2960 Tlb_hit_rate: 0.280156
Shader15: Tlb_access: 4084 Tlb_hit: 1260 Tlb_miss: 2824 Tlb_hit_rate: 0.308521
Shader16: Tlb_access: 3896 Tlb_hit: 1134 Tlb_miss: 2762 Tlb_hit_rate: 0.291068
Shader17: Tlb_access: 3816 Tlb_hit: 936 Tlb_miss: 2880 Tlb_hit_rate: 0.245283
Shader18: Tlb_access: 3928 Tlb_hit: 1076 Tlb_miss: 2852 Tlb_hit_rate: 0.273931
Shader19: Tlb_access: 4288 Tlb_hit: 1310 Tlb_miss: 2978 Tlb_hit_rate: 0.305504
Shader20: Tlb_access: 4116 Tlb_hit: 1158 Tlb_miss: 2958 Tlb_hit_rate: 0.281341
Shader21: Tlb_access: 3772 Tlb_hit: 888 Tlb_miss: 2884 Tlb_hit_rate: 0.235419
Shader22: Tlb_access: 4028 Tlb_hit: 926 Tlb_miss: 3102 Tlb_hit_rate: 0.229891
Shader23: Tlb_access: 3940 Tlb_hit: 1220 Tlb_miss: 2720 Tlb_hit_rate: 0.309645
Shader24: Tlb_access: 4088 Tlb_hit: 1158 Tlb_miss: 2930 Tlb_hit_rate: 0.283268
Shader25: Tlb_access: 3912 Tlb_hit: 1034 Tlb_miss: 2878 Tlb_hit_rate: 0.264315
Shader26: Tlb_access: 4012 Tlb_hit: 1034 Tlb_miss: 2978 Tlb_hit_rate: 0.257727
Shader27: Tlb_access: 4000 Tlb_hit: 1054 Tlb_miss: 2946 Tlb_hit_rate: 0.263500
Tlb_tot_access: 112816 Tlb_tot_hit: 31480, Tlb_tot_miss: 81336, Tlb_tot_hit_rate: 0.279038
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 728 Tlb_invalidate: 293 Tlb_evict: 0 Tlb_page_evict: 293
Shader1: Tlb_validate: 726 Tlb_invalidate: 289 Tlb_evict: 0 Tlb_page_evict: 289
Shader2: Tlb_validate: 756 Tlb_invalidate: 306 Tlb_evict: 0 Tlb_page_evict: 306
Shader3: Tlb_validate: 714 Tlb_invalidate: 286 Tlb_evict: 0 Tlb_page_evict: 286
Shader4: Tlb_validate: 740 Tlb_invalidate: 296 Tlb_evict: 0 Tlb_page_evict: 296
Shader5: Tlb_validate: 700 Tlb_invalidate: 278 Tlb_evict: 0 Tlb_page_evict: 278
Shader6: Tlb_validate: 687 Tlb_invalidate: 271 Tlb_evict: 0 Tlb_page_evict: 271
Shader7: Tlb_validate: 729 Tlb_invalidate: 293 Tlb_evict: 0 Tlb_page_evict: 293
Shader8: Tlb_validate: 743 Tlb_invalidate: 299 Tlb_evict: 0 Tlb_page_evict: 299
Shader9: Tlb_validate: 701 Tlb_invalidate: 279 Tlb_evict: 0 Tlb_page_evict: 279
Shader10: Tlb_validate: 740 Tlb_invalidate: 295 Tlb_evict: 0 Tlb_page_evict: 295
Shader11: Tlb_validate: 726 Tlb_invalidate: 289 Tlb_evict: 0 Tlb_page_evict: 289
Shader12: Tlb_validate: 756 Tlb_invalidate: 306 Tlb_evict: 0 Tlb_page_evict: 306
Shader13: Tlb_validate: 771 Tlb_invalidate: 312 Tlb_evict: 0 Tlb_page_evict: 312
Shader14: Tlb_validate: 757 Tlb_invalidate: 305 Tlb_evict: 0 Tlb_page_evict: 305
Shader15: Tlb_validate: 726 Tlb_invalidate: 289 Tlb_evict: 0 Tlb_page_evict: 289
Shader16: Tlb_validate: 743 Tlb_invalidate: 299 Tlb_evict: 0 Tlb_page_evict: 299
Shader17: Tlb_validate: 740 Tlb_invalidate: 296 Tlb_evict: 0 Tlb_page_evict: 296
Shader18: Tlb_validate: 754 Tlb_invalidate: 302 Tlb_evict: 0 Tlb_page_evict: 302
Shader19: Tlb_validate: 715 Tlb_invalidate: 285 Tlb_evict: 0 Tlb_page_evict: 285
Shader20: Tlb_validate: 768 Tlb_invalidate: 309 Tlb_evict: 0 Tlb_page_evict: 309
Shader21: Tlb_validate: 726 Tlb_invalidate: 288 Tlb_evict: 0 Tlb_page_evict: 288
Shader22: Tlb_validate: 754 Tlb_invalidate: 302 Tlb_evict: 0 Tlb_page_evict: 302
Shader23: Tlb_validate: 726 Tlb_invalidate: 290 Tlb_evict: 0 Tlb_page_evict: 290
Shader24: Tlb_validate: 715 Tlb_invalidate: 286 Tlb_evict: 0 Tlb_page_evict: 286
Shader25: Tlb_validate: 712 Tlb_invalidate: 288 Tlb_evict: 0 Tlb_page_evict: 288
Shader26: Tlb_validate: 728 Tlb_invalidate: 291 Tlb_evict: 0 Tlb_page_evict: 291
Shader27: Tlb_validate: 710 Tlb_invalidate: 283 Tlb_evict: 0 Tlb_page_evict: 283
Tlb_tot_valiate: 20491 Tlb_invalidate: 8205, Tlb_tot_evict: 0, Tlb_tot_evict page: 8205
========================================TLB statistics(thrashing)==============================
Shader0: Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 2
Shader1: Total 0
Shader2: Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 2
Shader3: Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 2
Shader4: Total 0
Shader5: Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 2
Shader6: Page: 525139 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 3
Shader7: Page: 525139 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 3
Shader8: Page: 525139 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 3
Shader9: Page: 525139 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 3
Shader10: Total 0
Shader11: Total 0
Shader12: Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 2
Shader13: Page: 525139 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 3
Shader14: Page: 525139 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 3
Shader15: Total 0
Shader16: Page: 525139 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 3
Shader17: Total 0
Shader18: Total 0
Shader19: Page: 525139 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 3
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Page: 525139 Trashed: 1 | Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 3
Shader25: Total 0
Shader26: Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 2
Shader27: Page: 525142 Trashed: 1 | Page: 525655 Trashed: 1 | Total 2
Tlb_tot_thrash: 41
========================================Page fault statistics==============================
Shader0: Page_table_access:2674 Page_hit: 1560 Page_miss: 1114 Page_hit_rate: 0.583396
Shader1: Page_table_access:2994 Page_hit: 1758 Page_miss: 1236 Page_hit_rate: 0.587174
Shader2: Page_table_access:2996 Page_hit: 1792 Page_miss: 1204 Page_hit_rate: 0.598131
Shader3: Page_table_access:2800 Page_hit: 1748 Page_miss: 1052 Page_hit_rate: 0.624286
Shader4: Page_table_access:3076 Page_hit: 1936 Page_miss: 1140 Page_hit_rate: 0.629389
Shader5: Page_table_access:2812 Page_hit: 1710 Page_miss: 1102 Page_hit_rate: 0.608108
Shader6: Page_table_access:2910 Page_hit: 1750 Page_miss: 1160 Page_hit_rate: 0.601375
Shader7: Page_table_access:2946 Page_hit: 1772 Page_miss: 1174 Page_hit_rate: 0.601494
Shader8: Page_table_access:2834 Page_hit: 1710 Page_miss: 1124 Page_hit_rate: 0.603387
Shader9: Page_table_access:2908 Page_hit: 1806 Page_miss: 1102 Page_hit_rate: 0.621045
Shader10: Page_table_access:2842 Page_hit: 1612 Page_miss: 1230 Page_hit_rate: 0.567206
Shader11: Page_table_access:2856 Page_hit: 1674 Page_miss: 1182 Page_hit_rate: 0.586134
Shader12: Page_table_access:3026 Page_hit: 1714 Page_miss: 1312 Page_hit_rate: 0.566424
Shader13: Page_table_access:3010 Page_hit: 1828 Page_miss: 1182 Page_hit_rate: 0.607309
Shader14: Page_table_access:2960 Page_hit: 1860 Page_miss: 1100 Page_hit_rate: 0.628378
Shader15: Page_table_access:2824 Page_hit: 1682 Page_miss: 1142 Page_hit_rate: 0.595609
Shader16: Page_table_access:2762 Page_hit: 1606 Page_miss: 1156 Page_hit_rate: 0.581463
Shader17: Page_table_access:2880 Page_hit: 1712 Page_miss: 1168 Page_hit_rate: 0.594444
Shader18: Page_table_access:2852 Page_hit: 1724 Page_miss: 1128 Page_hit_rate: 0.604488
Shader19: Page_table_access:2978 Page_hit: 1900 Page_miss: 1078 Page_hit_rate: 0.638012
Shader20: Page_table_access:2958 Page_hit: 1806 Page_miss: 1152 Page_hit_rate: 0.610548
Shader21: Page_table_access:2884 Page_hit: 1566 Page_miss: 1318 Page_hit_rate: 0.542996
Shader22: Page_table_access:3102 Page_hit: 1914 Page_miss: 1188 Page_hit_rate: 0.617021
Shader23: Page_table_access:2720 Page_hit: 1474 Page_miss: 1246 Page_hit_rate: 0.541912
Shader24: Page_table_access:2930 Page_hit: 1738 Page_miss: 1192 Page_hit_rate: 0.593174
Shader25: Page_table_access:2878 Page_hit: 1644 Page_miss: 1234 Page_hit_rate: 0.571230
Shader26: Page_table_access:2978 Page_hit: 1718 Page_miss: 1260 Page_hit_rate: 0.576897
Shader27: Page_table_access:2946 Page_hit: 1800 Page_miss: 1146 Page_hit_rate: 0.610998
Page_table_tot_access: 81336 Page_tot_hit: 48514, Page_tot_miss 32822, Page_tot_hit_rate: 0.596464 Page_tot_fault: 43 Page_tot_pending: 32779
Total_memory_access_page_fault: 43, Average_latency: 691872.437500
========================================Page thrashing statistics==============================
Page_validate: 799 Page_evict_dirty: 18 Page_evict_not_dirty: 82
Page: 525139 Thrashed: 1
Page: 525142 Thrashed: 1
Page: 525147 Thrashed: 1
Page: 525148 Thrashed: 1
Page: 525165 Thrashed: 1
Page: 525176 Thrashed: 1
Page: 525196 Thrashed: 1
Page: 525200 Thrashed: 1
Page: 525204 Thrashed: 1
Page: 525205 Thrashed: 1
Page: 525207 Thrashed: 1
Page: 525208 Thrashed: 1
Page: 525211 Thrashed: 1
Page: 525214 Thrashed: 1
Page: 525217 Thrashed: 1
Page: 525236 Thrashed: 1
Page: 525494 Thrashed: 1
Page: 525559 Thrashed: 1
Page: 525616 Thrashed: 1
Page: 525655 Thrashed: 1
Page: 525676 Thrashed: 1
Page: 525705 Thrashed: 1
Page: 525719 Thrashed: 1
Page: 525733 Thrashed: 1
Page: 525735 Thrashed: 1
Page: 525737 Thrashed: 1
Page: 525742 Thrashed: 1
Page: 525744 Thrashed: 1
Page: 525745 Thrashed: 1
Page: 525746 Thrashed: 1
Page: 525750 Thrashed: 1
Page_tot_thrash: 31
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.866357
[0-25]: 0.207999, [26-50]: 0.028663, [51-75]: 0.014827, [76-100]: 0.748512
Pcie_write_utilization: 0.203145
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
F:   222150----T:   920790 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(471.735321)
F:   223850----T:   230715 	 St: 802bb000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   230715----T:   234145 	 St: 802c7000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   234145----T:   236945 	 St: 802cb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   236945----T:   244725 	 St: 802cd000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   244725----T:   247330 	 St: 804bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   247330----T:   255570 	 St: 804bc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   255570----T:   258175 	 St: 804cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   258175----T:   266415 	 St: 804cc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   266415----T:   269020 	 St: 803bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269020----T:   277260 	 St: 803bc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   277260----T:   279865 	 St: 803cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   279865----T:   288105 	 St: 803cc000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   288504----T:   291304 	 St: 802db000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   291304----T:   306530 	 St: 802dd000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   306530----T:   309135 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   309135----T:   324830 	 St: 804dc000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   330457----T:   333062 	 St: 803db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   333062----T:   348757 	 St: 803dc000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:   349561----T:   352361 	 St: 802fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   352361----T:   382614 	 St: 802fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   382614----T:   385219 	 St: 804fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   385219----T:   415942 	 St: 804fc000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(20.744766)
F:   421153----T:   423953 	 St: 803fb000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   423953----T:   454206 	 St: 803fd000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:   462824----T:   465624 	 St: 8033b000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   465624----T:   525989 	 St: 8033d000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F:   525989----T:   528594 	 St: 8053b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   528594----T:   589430 	 St: 8053c000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(41.077652)
F:   595069----T:   598881 	 St: 8043b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   595069----T:   597674 	 St: 804db000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   597674----T:   600279 	 St: 8051f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   600279----T:   602884 	 St: 803ca000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   602884----T:   605489 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   605489----T:   608094 	 St: 8056c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   608094----T:   610699 	 St: 80597000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   610699----T:   613304 	 St: 805b2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   613304----T:   615909 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   615909----T:   618514 	 St: 80323000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   618514----T:   621119 	 St: 804d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   621119----T:   623724 	 St: 80309000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   623724----T:   626329 	 St: 80549000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   626329----T:   628934 	 St: 80409000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   628934----T:   631539 	 St: 804ec000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   631539----T:   634144 	 St: 80589000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   634144----T:   636749 	 St: 804f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   636749----T:   639354 	 St: 80506000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   639354----T:   641959 	 St: 80533000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   641959----T:   644564 	 St: 8050c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   644564----T:   647169 	 St: 80332000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   647169----T:   649774 	 St: 802c6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   649774----T:   652379 	 St: 80547000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   652379----T:   654984 	 St: 80557000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   654984----T:   657589 	 St: 80543000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   657589----T:   660194 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   660194----T:   662799 	 St: 802c0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   662799----T:   665404 	 St: 802cf000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   665404----T:   668009 	 St: 805b0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   668009----T:   670614 	 St: 80407000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   670614----T:   673219 	 St: 803eb000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   673219----T:   675824 	 St: 80530000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   675824----T:   678429 	 St: 8053f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   678429----T:   681034 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   681034----T:   683639 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   683639----T:   686244 	 St: 80415000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   686244----T:   688849 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   688849----T:   691454 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   691454----T:   694059 	 St: 80334000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   694059----T:   696664 	 St: 803c3000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   696664----T:   699269 	 St: 804ce000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   699269----T:   701874 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   701874----T:   704479 	 St: 80503000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   704479----T:   707084 	 St: 805b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   707084----T:   709689 	 St: 805b1000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   709689----T:   712294 	 St: 80418000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   712294----T:   714899 	 St: 8040c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   714899----T:   717504 	 St: 802f6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   717504----T:   720109 	 St: 804ff000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   720109----T:   722714 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   722714----T:   725319 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   725319----T:   727924 	 St: 80505000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   727924----T:   730529 	 St: 802d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   730529----T:   733134 	 St: 802e0000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   733134----T:   735739 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   735739----T:   738344 	 St: 802bd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   738344----T:   740949 	 St: 8030d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   740949----T:   743554 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   743554----T:   746159 	 St: 802c2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   746159----T:   748764 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   748764----T:   751369 	 St: 805ae000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   751369----T:   753974 	 St: 803fa000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   753974----T:   756579 	 St: 803d8000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   756579----T:   759184 	 St: 8052a000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   759184----T:   761789 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   761789----T:   764394 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   764394----T:   766999 	 St: 804e5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   766999----T:   769604 	 St: 802d7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   769604----T:   772209 	 St: 8042d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   772210----T:   831163 	 St: 80440000 Sz: 503808 	 Sm: 0 	 T: memcpy_h2d(39.806213)
F:   772210----T:   774815 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   831460----T:   834065 	 St: 80356000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   831460----T:   834065 	 St: 80319000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   834065----T:   836670 	 St: 8035c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   834065----T:   836670 	 St: 802f7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   836670----T:   839275 	 St: 80353000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   836670----T:   839275 	 St: 805a9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   839275----T:   841880 	 St: 8035b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   839275----T:   841880 	 St: 8054d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   841881----T:   844486 	 St: 80557000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   841881----T:   844486 	 St: 8032d000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   845929----T:   848534 	 St: 8036d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   845929----T:   848534 	 St: 8051b000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   848535----T:   851140 	 St: 8056c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   848535----T:   851140 	 St: 804d9000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   851783----T:   854388 	 St: 80378000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   851783----T:   854388 	 St: 80417000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   857299----T:   859904 	 St: 8038c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   857299----T:   859904 	 St: 802f4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   859904----T:   862509 	 St: 80589000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   859904----T:   862509 	 St: 805a5000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   862509----T:   865114 	 St: 805b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   862509----T:   865114 	 St: 804fd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   865115----T:   867720 	 St: 80390000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   865115----T:   867720 	 St: 805a7000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   868265----T:   870870 	 St: 80394000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   868265----T:   870870 	 St: 8037f000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   870870----T:   873475 	 St: 80398000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   870870----T:   873475 	 St: 80575000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   873475----T:   876080 	 St: 80395000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   873475----T:   876080 	 St: 80429000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   876080----T:   878685 	 St: 80397000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   876080----T:   878685 	 St: 804c4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   878685----T:   881290 	 St: 8039e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   878685----T:   881290 	 St: 803d6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   881290----T:   883895 	 St: 8039b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   881290----T:   883895 	 St: 80569000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   883895----T:   886500 	 St: 803a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   883895----T:   886500 	 St: 80442000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   886500----T:   889105 	 St: 805a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   886500----T:   889105 	 St: 80376000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   889105----T:   891710 	 St: 805a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   889105----T:   891710 	 St: 80314000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   891710----T:   894315 	 St: 805a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   891710----T:   894315 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   894315----T:   896920 	 St: 804f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   894315----T:   896920 	 St: 803e4000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   896920----T:   899525 	 St: 80597000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   896920----T:   899525 	 St: 803cd000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   899526----T:   902131 	 St: 80530000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   899526----T:   902131 	 St: 802e2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   902951----T:   905556 	 St: 805ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   902951----T:   905556 	 St: 80571000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   905556----T:   908161 	 St: 805b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   905556----T:   908161 	 St: 80333000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   908161----T:   910766 	 St: 803b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   908161----T:   910766 	 St: 80303000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   910766----T:   913371 	 St: 805b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   910766----T:   913371 	 St: 803d2000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   913372----T:   915977 	 St: 805b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   913372----T:   915977 	 St: 80548000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   917881----T:   920486 	 St: 804b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   917881----T:   920486 	 St: 804da000 Sz: 4096 	 Sm: 0 	 T: write_back(1.758947)
F:   920790----T:   923395 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   920790----T:   929030 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   931635----T:   934240 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   931635----T:   939875 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   942480----T:   945085 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   942480----T:   958175 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   960780----T:   963385 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   960780----T:   991503 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:   994108----T:   996713 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   994108----T:  1046473 	 St: 0 Sz: 446464 	 Sm: 0 	 T: device_sync(35.357868)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 698640(cycle), 471.735321(us)
Tot_kernel_exec_time_and_fault_time: 3564375(cycle), 2406.735352(us)
Tot_memcpy_h2d_time: 488441(cycle), 329.804871(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 488441(cycle), 329.804871(us)
Tot_devicesync_time: 128288(cycle), 86.622551(us)
Tot_writeback_time: 260500(cycle), 175.894669(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 388788(cycle), 262.517212(us)
GPGPU-Sim: *** exit detected ***
