Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,628
design__inferred_latch__count,0
design__instance__count,18544
design__instance__area,153677
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,3
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,131
design__max_cap_violation__count__corner:nom_tt_025C_1v80,4
power__internal__total,0.005858258344233036
power__switching__total,0.0019614207558333874
power__leakage__total,1.7262058804590197E-7
power__total,0.00781985092908144
clock__skew__worst_hold__corner:nom_tt_025C_1v80,3.9668247587291012
clock__skew__worst_setup__corner:nom_tt_025C_1v80,4.466824814240254
timing__hold__ws__corner:nom_tt_025C_1v80,0.3132761916329372
timing__setup__ws__corner:nom_tt_025C_1v80,9.677534603154655
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.313276
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,10.100211
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,611
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,131
design__max_cap_violation__count__corner:nom_ss_100C_1v60,4
clock__skew__worst_hold__corner:nom_ss_100C_1v60,4.228074010577539
clock__skew__worst_setup__corner:nom_ss_100C_1v60,4.728074066088692
timing__hold__ws__corner:nom_ss_100C_1v60,0.8765002305378176
timing__setup__ws__corner:nom_ss_100C_1v60,-0.4308411527268355
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-0.6785399101318845
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-0.4308411527268355
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.876500
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,3
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-0.430841
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,3
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,131
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,4
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,3.8655697514843403
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,4.365570251084716
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10794088151044515
timing__setup__ws__corner:nom_ff_n40C_1v95,11.983738784943021
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.107941
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,13.863874
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,810
design__max_fanout_violation__count,131
design__max_cap_violation__count,9
clock__skew__worst_hold,4.244373861396867
clock__skew__worst_setup,4.365570251084716
timing__hold__ws,0.10622991675880593
timing__setup__ws,-0.5856186812348656
timing__hold__tns,0.0
timing__setup__tns,-1.1968453233907677
timing__hold__wns,0
timing__setup__wns,-0.5856186812348656
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106230
timing__hold_r2r_vio__count,0
timing__setup_vio__count,8
timing__setup_r2r__ws,-0.585619
timing__setup_r2r_vio__count,8
design__die__bbox,0.0 0.0 1378.16 225.76
design__core__bbox,2.76 2.72 1375.4 223.04
design__io,45
design__die__area,311133
design__core__area,302420
design__instance__count__stdcell,18544
design__instance__area__stdcell,153677
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.508159
design__instance__utilization__stdcell,0.508159
design__instance__count__class:buffer,15
design__instance__count__class:inverter,386
design__instance__count__class:sequential_cell,2801
design__instance__count__class:multi_input_combinational_cell,8354
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,17843
design__instance__count__class:tap_cell,4399
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,465745
design__violations,0
design__instance__count__class:timing_repair_buffer,2107
design__instance__count__class:clock_buffer,162
design__instance__count__class:clock_inverter,17
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1343
antenna__violating__nets,33
antenna__violating__pins,62
route__antenna_violation__count,33
antenna_diodes_count,303
design__instance__count__class:antenna_cell,303
route__net,13786
route__net__special,2
route__drc_errors__iter:1,9944
route__wirelength__iter:1,539987
route__drc_errors__iter:2,5625
route__wirelength__iter:2,536149
route__drc_errors__iter:3,5171
route__wirelength__iter:3,534932
route__drc_errors__iter:4,751
route__wirelength__iter:4,534694
route__drc_errors__iter:5,25
route__wirelength__iter:5,534601
route__drc_errors__iter:6,0
route__wirelength__iter:6,534575
route__drc_errors,0
route__wirelength,534575
route__vias,108641
route__vias__singlecut,108641
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,996.38
timing__unannotated_net__count__corner:nom_tt_025C_1v80,133
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,133
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,133
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,131
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,3.9721009827805513
clock__skew__worst_setup__corner:min_tt_025C_1v80,4.472101038291704
timing__hold__ws__corner:min_tt_025C_1v80,0.31058145823135475
timing__setup__ws__corner:min_tt_025C_1v80,9.74701946742822
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.310581
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,10.189498
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,133
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,406
design__max_fanout_violation__count__corner:min_ss_100C_1v60,131
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,4.22900482158771
clock__skew__worst_setup__corner:min_ss_100C_1v60,4.729004877098863
timing__hold__ws__corner:min_ss_100C_1v60,0.8715659551876227
timing__setup__ws__corner:min_ss_100C_1v60,-0.26519587276799367
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-0.26519587276799367
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-0.26519587276799367
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.871566
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,1
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-0.265196
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,1
timing__unannotated_net__count__corner:min_ss_100C_1v60,133
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,131
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,3.870131880066156
clock__skew__worst_setup__corner:min_ff_n40C_1v95,4.370131935577309
timing__hold__ws__corner:min_ff_n40C_1v95,0.10622991675880593
timing__setup__ws__corner:min_ff_n40C_1v95,12.032847059335538
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.106230
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,13.924097
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,133
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,7
design__max_fanout_violation__count__corner:max_tt_025C_1v80,131
design__max_cap_violation__count__corner:max_tt_025C_1v80,9
clock__skew__worst_hold__corner:max_tt_025C_1v80,3.970932139947169
clock__skew__worst_setup__corner:max_tt_025C_1v80,4.4709330836367664
timing__hold__ws__corner:max_tt_025C_1v80,0.31593673016439405
timing__setup__ws__corner:max_tt_025C_1v80,9.595716492996324
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.315937
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,10.024235
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,133
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,810
design__max_fanout_violation__count__corner:max_ss_100C_1v60,131
design__max_cap_violation__count__corner:max_ss_100C_1v60,9
clock__skew__worst_hold__corner:max_ss_100C_1v60,4.244373861396867
clock__skew__worst_setup__corner:max_ss_100C_1v60,4.74437391690802
timing__hold__ws__corner:max_ss_100C_1v60,0.8809577761077556
timing__setup__ws__corner:max_ss_100C_1v60,-0.5856186812348656
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-1.1968453233907677
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.5856186812348656
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.880958
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,4
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.585619
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,4
timing__unannotated_net__count__corner:max_ss_100C_1v60,133
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,131
design__max_cap_violation__count__corner:max_ff_n40C_1v95,9
clock__skew__worst_hold__corner:max_ff_n40C_1v95,3.865736284942744
clock__skew__worst_setup__corner:max_ff_n40C_1v95,4.365738116810786
timing__hold__ws__corner:max_ff_n40C_1v95,0.10980994202526224
timing__setup__ws__corner:max_ff_n40C_1v95,11.92739807347434
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.109810
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,13.810398
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,133
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,133
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000840211
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000102806
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000721203
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000102806
design_powergrid__voltage__worst,0.000102806
design_powergrid__voltage__worst__net:VPWR,1.79992
design_powergrid__drop__worst,0.000102806
design_powergrid__drop__worst__net:VPWR,0.0000840211
design_powergrid__voltage__worst__net:VGND,0.000102806
design_powergrid__drop__worst__net:VGND,0.000102806
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000007109999999999999688846986922730053493069135583937168121337890625
ir__drop__worst,0.000083999999999999995351808446120145390523248352110385894775390625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
