

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Tue Oct 04 15:14:43 2022

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F57Q43
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.40
    15                           ; Generated 08/12/2021 GMT
    16                           ; 
    17                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F57Q43 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49  0000                     _SLRCONF	set	1067
    50  0000                     _ODCONF	set	1066
    51  0000                     _INLVLF	set	1068
    52  0000                     _WPUF	set	1065
    53  0000                     _OSCCON1	set	173
    54  0000                     _ANSELF	set	1064
    55  0000                     _TRISF	set	1227
    56  0000                     _LATF	set	1219
    57  0000                     _OSCFRQ	set	177
    58                           
    59                           ; #config settings
    60                           
    61                           	psect	cinit
    62  01FF8E                     __pcinit:
    63                           	callstack 0
    64  01FF8E                     start_initialization:
    65                           	callstack 0
    66  01FF8E                     __initialization:
    67                           	callstack 0
    68  01FF8E                     end_of_initialization:
    69                           	callstack 0
    70  01FF8E                     __end_of__initialization:
    71                           	callstack 0
    72  01FF8E  0100               	movlb	0
    73  01FF90  EFD0  F0FF         	goto	_main	;jump to C main() function
    74                           
    75                           	psect	cstackCOMRAM
    76  000501                     __pcstackCOMRAM:
    77                           	callstack 0
    78  000501                     ??_main:
    79                           
    80                           ; 1 bytes @ 0x0
    81  000501                     	ds	2
    82                           
    83 ;;
    84 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    85 ;;
    86 ;; *************** function _main *****************
    87 ;; Defined at:
    88 ;;		line 14 in file "main.c"
    89 ;; Parameters:    Size  Location     Type
    90 ;;		None
    91 ;; Auto vars:     Size  Location     Type
    92 ;;		None
    93 ;; Return value:  Size  Location     Type
    94 ;;                  1    wreg      void 
    95 ;; Registers used:
    96 ;;		wreg, status,2, cstack
    97 ;; Tracked objects:
    98 ;;		On entry : 0/0
    99 ;;		On exit  : 0/0
   100 ;;		Unchanged: 0/0
   101 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   102 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   103 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   104 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   105 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   106 ;;Total ram usage:        2 bytes
   107 ;; Hardware stack levels required when called: 1
   108 ;; This function calls:
   109 ;;		_Clock_Config
   110 ;; This function is called by:
   111 ;;		Startup code after reset
   112 ;; This function uses a non-reentrant model
   113 ;;
   114                           
   115                           	psect	text0
   116  01FFA0                     __ptext0:
   117                           	callstack 0
   118  01FFA0                     _main:
   119                           	callstack 126
   120  01FFA0                     
   121                           ;main.c: 15:     Clock_Config();
   122  01FFA0  ECCA  F0FF         	call	_Clock_Config	;wreg free
   123  01FFA4                     
   124                           ;main.c: 17:     TRISF=0x00;
   125  01FFA4  0E00               	movlw	0
   126  01FFA6  6ECB               	movwf	203,c	;volatile
   127  01FFA8                     
   128                           ;main.c: 18:     ANSELF=0x00;
   129  01FFA8  0E00               	movlw	0
   130  01FFAA  0104               	movlb	4	; () banked
   131  01FFAC  6F28               	movwf	40,b	;volatile
   132  01FFAE                     
   133                           ; BSR set to: 4
   134                           ;main.c: 19:     WPUF=0x00;
   135  01FFAE  0E00               	movlw	0
   136  01FFB0  6F29               	movwf	41,b	;volatile
   137  01FFB2                     
   138                           ; BSR set to: 4
   139                           ;main.c: 20:     INLVLF=0x00;
   140  01FFB2  0E00               	movlw	0
   141  01FFB4  6F2C               	movwf	44,b	;volatile
   142  01FFB6                     
   143                           ; BSR set to: 4
   144                           ;main.c: 21:     ODCONF= 0x00;
   145  01FFB6  0E00               	movlw	0
   146  01FFB8  6F2A               	movwf	42,b	;volatile
   147  01FFBA                     
   148                           ; BSR set to: 4
   149                           ;main.c: 22:     SLRCONF=0XFF;
   150  01FFBA  692B               	setf	43,b	;volatile
   151  01FFBC                     l725:
   152                           
   153                           ;main.c: 26:         LATF=0x08;
   154  01FFBC  0E08               	movlw	8
   155  01FFBE  6EC3               	movwf	195,c	;volatile
   156  01FFC0                     
   157                           ;main.c: 27:         _delay((unsigned long)((200)*(64000000UL/4000.0)));
   158  01FFC0  0E11               	movlw	17
   159  01FFC2  6E02               	movwf	(??_main+1)^(0+1280),c
   160  01FFC4  0E3C               	movlw	60
   161  01FFC6  6E01               	movwf	??_main^(0+1280),c
   162  01FFC8  0ECB               	movlw	203
   163  01FFCA                     u17:
   164  01FFCA  2EE8               	decfsz	wreg,f,c
   165  01FFCC  D7FE               	bra	u17
   166  01FFCE  2E01               	decfsz	??_main^(0+1280),f,c
   167  01FFD0  D7FC               	bra	u17
   168  01FFD2  2E02               	decfsz	(??_main+1)^(0+1280),f,c
   169  01FFD4  D7FA               	bra	u17
   170  01FFD6  F000               	nop	
   171  01FFD8                     
   172                           ;main.c: 28:         LATF=0x00;
   173  01FFD8  0E00               	movlw	0
   174  01FFDA  6EC3               	movwf	195,c	;volatile
   175  01FFDC                     
   176                           ;main.c: 29:         _delay((unsigned long)((200)*(64000000UL/4000.0)));
   177  01FFDC  0E11               	movlw	17
   178  01FFDE  6E02               	movwf	(??_main+1)^(0+1280),c
   179  01FFE0  0E3C               	movlw	60
   180  01FFE2  6E01               	movwf	??_main^(0+1280),c
   181  01FFE4  0ECB               	movlw	203
   182  01FFE6                     u27:
   183  01FFE6  2EE8               	decfsz	wreg,f,c
   184  01FFE8  D7FE               	bra	u27
   185  01FFEA  2E01               	decfsz	??_main^(0+1280),f,c
   186  01FFEC  D7FC               	bra	u27
   187  01FFEE  2E02               	decfsz	(??_main+1)^(0+1280),f,c
   188  01FFF0  D7FA               	bra	u27
   189  01FFF2  F000               	nop	
   190  01FFF4  EFDE  F0FF         	goto	l725
   191  01FFF8  EFFE  F0FF         	goto	start
   192  01FFFC                     __end_of_main:
   193                           	callstack 0
   194                           
   195 ;; *************** function _Clock_Config *****************
   196 ;; Defined at:
   197 ;;		line 66 in file "config.c"
   198 ;; Parameters:    Size  Location     Type
   199 ;;		None
   200 ;; Auto vars:     Size  Location     Type
   201 ;;		None
   202 ;; Return value:  Size  Location     Type
   203 ;;                  1    wreg      void 
   204 ;; Registers used:
   205 ;;		wreg, status,2
   206 ;; Tracked objects:
   207 ;;		On entry : 0/0
   208 ;;		On exit  : 0/0
   209 ;;		Unchanged: 0/0
   210 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36
   211 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   212 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   213 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   214 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0
   215 ;;Total ram usage:        0 bytes
   216 ;; Hardware stack levels used: 1
   217 ;; This function calls:
   218 ;;		Nothing
   219 ;; This function is called by:
   220 ;;		_main
   221 ;; This function uses a non-reentrant model
   222 ;;
   223                           
   224                           	psect	text1
   225  01FF94                     __ptext1:
   226                           	callstack 0
   227  01FF94                     _Clock_Config:
   228                           	callstack 126
   229  01FF94  0E60               	movlw	96
   230  01FF96  0100               	movlb	0	; () banked
   231  01FF98  6FAD               	movwf	173,b	;volatile
   232  01FF9A  0E08               	movlw	8
   233  01FF9C  6FB1               	movwf	177,b	;volatile
   234  01FF9E                     
   235                           ; BSR set to: 0
   236  01FF9E  0012               	return		;funcret
   237  01FFA0                     __end_of_Clock_Config:
   238                           	callstack 0
   239  0000                     
   240                           	psect	rparam
   241  0000                     
   242                           	psect	idloc
   243                           
   244                           ;Config register IDLOC0 @ 0x200000
   245                           ;	unspecified, using default values
   246  200000                     	org	2097152
   247  200000  0FFF               	dw	4095
   248                           
   249                           ;Config register IDLOC1 @ 0x200002
   250                           ;	unspecified, using default values
   251  200002                     	org	2097154
   252  200002  0FFF               	dw	4095
   253                           
   254                           ;Config register IDLOC2 @ 0x200004
   255                           ;	unspecified, using default values
   256  200004                     	org	2097156
   257  200004  0FFF               	dw	4095
   258                           
   259                           ;Config register IDLOC3 @ 0x200006
   260                           ;	unspecified, using default values
   261  200006                     	org	2097158
   262  200006  0FFF               	dw	4095
   263                           
   264                           ;Config register IDLOC4 @ 0x200008
   265                           ;	unspecified, using default values
   266  200008                     	org	2097160
   267  200008  0FFF               	dw	4095
   268                           
   269                           ;Config register IDLOC5 @ 0x20000A
   270                           ;	unspecified, using default values
   271  20000A                     	org	2097162
   272  20000A  0FFF               	dw	4095
   273                           
   274                           ;Config register IDLOC6 @ 0x20000C
   275                           ;	unspecified, using default values
   276  20000C                     	org	2097164
   277  20000C  0FFF               	dw	4095
   278                           
   279                           ;Config register IDLOC7 @ 0x20000E
   280                           ;	unspecified, using default values
   281  20000E                     	org	2097166
   282  20000E  0FFF               	dw	4095
   283                           
   284                           ;Config register IDLOC8 @ 0x200010
   285                           ;	unspecified, using default values
   286  200010                     	org	2097168
   287  200010  0FFF               	dw	4095
   288                           
   289                           ;Config register IDLOC9 @ 0x200012
   290                           ;	unspecified, using default values
   291  200012                     	org	2097170
   292  200012  0FFF               	dw	4095
   293                           
   294                           ;Config register IDLOC10 @ 0x200014
   295                           ;	unspecified, using default values
   296  200014                     	org	2097172
   297  200014  0FFF               	dw	4095
   298                           
   299                           ;Config register IDLOC11 @ 0x200016
   300                           ;	unspecified, using default values
   301  200016                     	org	2097174
   302  200016  0FFF               	dw	4095
   303                           
   304                           ;Config register IDLOC12 @ 0x200018
   305                           ;	unspecified, using default values
   306  200018                     	org	2097176
   307  200018  0FFF               	dw	4095
   308                           
   309                           ;Config register IDLOC13 @ 0x20001A
   310                           ;	unspecified, using default values
   311  20001A                     	org	2097178
   312  20001A  0FFF               	dw	4095
   313                           
   314                           ;Config register IDLOC14 @ 0x20001C
   315                           ;	unspecified, using default values
   316  20001C                     	org	2097180
   317  20001C  0FFF               	dw	4095
   318                           
   319                           ;Config register IDLOC15 @ 0x20001E
   320                           ;	unspecified, using default values
   321  20001E                     	org	2097182
   322  20001E  0FFF               	dw	4095
   323                           
   324                           ;Config register IDLOC16 @ 0x200020
   325                           ;	unspecified, using default values
   326  200020                     	org	2097184
   327  200020  0FFF               	dw	4095
   328                           
   329                           ;Config register IDLOC17 @ 0x200022
   330                           ;	unspecified, using default values
   331  200022                     	org	2097186
   332  200022  0FFF               	dw	4095
   333                           
   334                           ;Config register IDLOC18 @ 0x200024
   335                           ;	unspecified, using default values
   336  200024                     	org	2097188
   337  200024  0FFF               	dw	4095
   338                           
   339                           ;Config register IDLOC19 @ 0x200026
   340                           ;	unspecified, using default values
   341  200026                     	org	2097190
   342  200026  0FFF               	dw	4095
   343                           
   344                           ;Config register IDLOC20 @ 0x200028
   345                           ;	unspecified, using default values
   346  200028                     	org	2097192
   347  200028  0FFF               	dw	4095
   348                           
   349                           ;Config register IDLOC21 @ 0x20002A
   350                           ;	unspecified, using default values
   351  20002A                     	org	2097194
   352  20002A  0FFF               	dw	4095
   353                           
   354                           ;Config register IDLOC22 @ 0x20002C
   355                           ;	unspecified, using default values
   356  20002C                     	org	2097196
   357  20002C  0FFF               	dw	4095
   358                           
   359                           ;Config register IDLOC23 @ 0x20002E
   360                           ;	unspecified, using default values
   361  20002E                     	org	2097198
   362  20002E  0FFF               	dw	4095
   363                           
   364                           ;Config register IDLOC24 @ 0x200030
   365                           ;	unspecified, using default values
   366  200030                     	org	2097200
   367  200030  0FFF               	dw	4095
   368                           
   369                           ;Config register IDLOC25 @ 0x200032
   370                           ;	unspecified, using default values
   371  200032                     	org	2097202
   372  200032  0FFF               	dw	4095
   373                           
   374                           ;Config register IDLOC26 @ 0x200034
   375                           ;	unspecified, using default values
   376  200034                     	org	2097204
   377  200034  0FFF               	dw	4095
   378                           
   379                           ;Config register IDLOC27 @ 0x200036
   380                           ;	unspecified, using default values
   381  200036                     	org	2097206
   382  200036  0FFF               	dw	4095
   383                           
   384                           ;Config register IDLOC28 @ 0x200038
   385                           ;	unspecified, using default values
   386  200038                     	org	2097208
   387  200038  0FFF               	dw	4095
   388                           
   389                           ;Config register IDLOC29 @ 0x20003A
   390                           ;	unspecified, using default values
   391  20003A                     	org	2097210
   392  20003A  0FFF               	dw	4095
   393                           
   394                           ;Config register IDLOC30 @ 0x20003C
   395                           ;	unspecified, using default values
   396  20003C                     	org	2097212
   397  20003C  0FFF               	dw	4095
   398                           
   399                           ;Config register IDLOC31 @ 0x20003E
   400                           ;	unspecified, using default values
   401  20003E                     	org	2097214
   402  20003E  0FFF               	dw	4095
   403                           
   404                           	psect	config
   405                           
   406                           ;Config register CONFIG1 @ 0x300000
   407                           ;	External Oscillator Selection
   408                           ;	FEXTOSC = OFF, Oscillator not enabled
   409                           ;	Reset Oscillator Selection
   410                           ;	RSTOSC = HFINTOSC_64MHZ, HFINTOSC with HFFRQ = 64 MHz and CDIV = 1:1
   411  300000                     	org	3145728
   412  300000  8C                 	db	140
   413                           
   414                           ;Config register CONFIG2 @ 0x300001
   415                           ;	Clock out Enable bit
   416                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   417                           ;	PRLOCKED One-Way Set Enable bit
   418                           ;	PR1WAY = OFF, PRLOCKED bit can be set and cleared repeatedly
   419                           ;	Clock Switch Enable bit
   420                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   421                           ;	Fail-Safe Clock Monitor Enable bit
   422                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   423  300001                     	org	3145729
   424  300001  DD                 	db	221
   425                           
   426                           ;Config register CONFIG3 @ 0x300002
   427                           ;	MCLR Enable bit
   428                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   429                           ;	Power-up timer selection bits
   430                           ;	PWRTS = PWRT_OFF, PWRT is disabled
   431                           ;	Multi-vector enable bit
   432                           ;	MVECEN = ON, Multi-vector enabled, Vector table used for interrupts
   433                           ;	IVTLOCK bit One-way set enable bit
   434                           ;	IVT1WAY = ON, IVTLOCKED bit can be cleared and set only once
   435                           ;	Low Power BOR Enable bit
   436                           ;	LPBOREN = OFF, Low-Power BOR disabled
   437                           ;	Brown-out Reset Enable bits
   438                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
   439  300002                     	org	3145730
   440  300002  FF                 	db	255
   441                           
   442                           ;Config register CONFIG4 @ 0x300003
   443                           ;	Brown-out Reset Voltage Selection bits
   444                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
   445                           ;	ZCD Disable bit
   446                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
   447                           ;	PPSLOCK bit One-Way Set Enable bit
   448                           ;	PPS1WAY = ON, PPSLOCKED bit can be cleared and set only once; PPS registers remain loc
      +                          ked after one clear/set cycle
   449                           ;	Stack Full/Underflow Reset Enable bit
   450                           ;	STVREN = ON, Stack full/underflow will cause Reset
   451                           ;	Low Voltage Programming Enable bit
   452                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE config
      +                          uration bit is ignored
   453                           ;	Extended Instruction Set Enable bit
   454                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   455  300003                     	org	3145731
   456  300003  FF                 	db	255
   457                           
   458                           ;Config register CONFIG5 @ 0x300004
   459                           ;	WDT Period selection bits
   460                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   461                           ;	WDT operating mode
   462                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
   463  300004                     	org	3145732
   464  300004  9F                 	db	159
   465                           
   466                           ;Config register CONFIG6 @ 0x300005
   467                           ;	WDT Window Select bits
   468                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   469                           ;	WDT input clock selector
   470                           ;	WDTCCS = SC, Software Control
   471  300005                     	org	3145733
   472  300005  FF                 	db	255
   473                           
   474                           ;Config register CONFIG7 @ 0x300006
   475                           ;	Boot Block Size selection bits
   476                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
   477                           ;	Boot Block enable bit
   478                           ;	BBEN = OFF, Boot block disabled
   479                           ;	Storage Area Flash enable bit
   480                           ;	SAFEN = OFF, SAF disabled
   481                           ;	Background Debugger
   482                           ;	DEBUG = ON, Background Debugger enabled
   483  300006                     	org	3145734
   484  300006  DF                 	db	223
   485                           
   486                           ;Config register CONFIG8 @ 0x300007
   487                           ;	Boot Block Write Protection bit
   488                           ;	WRTB = OFF, Boot Block not Write protected
   489                           ;	Configuration Register Write Protection bit
   490                           ;	WRTC = OFF, Configuration registers not Write protected
   491                           ;	Data EEPROM Write Protection bit
   492                           ;	WRTD = OFF, Data EEPROM not Write protected
   493                           ;	SAF Write protection bit
   494                           ;	WRTSAF = OFF, SAF not Write Protected
   495                           ;	Application Block write protection bit
   496                           ;	WRTAPP = OFF, Application Block not write protected
   497  300007                     	org	3145735
   498  300007  FF                 	db	255
   499                           
   500                           ; Padding undefined space
   501  300008                     	org	3145736
   502  300008  FF                 	db	255
   503                           
   504                           ;Config register CONFIG10 @ 0x300009
   505                           ;	PFM and Data EEPROM Code Protection bit
   506                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
   507  300009                     	org	3145737
   508  300009  FF                 	db	255
   509                           tosu	equ	0x4FF
   510                           tosh	equ	0x4FE
   511                           tosl	equ	0x4FD
   512                           stkptr	equ	0x4FC
   513                           pclatu	equ	0x4FB
   514                           pclath	equ	0x4FA
   515                           pcl	equ	0x4F9
   516                           tblptru	equ	0x4F8
   517                           tblptrh	equ	0x4F7
   518                           tblptrl	equ	0x4F6
   519                           tablat	equ	0x4F5
   520                           prodh	equ	0x4F4
   521                           prodl	equ	0x4F3
   522                           indf0	equ	0x4EF
   523                           postinc0	equ	0x4EE
   524                           postdec0	equ	0x4ED
   525                           preinc0	equ	0x4EC
   526                           plusw0	equ	0x4EB
   527                           fsr0h	equ	0x4EA
   528                           fsr0l	equ	0x4E9
   529                           wreg	equ	0x4E8
   530                           indf1	equ	0x4E7
   531                           postinc1	equ	0x4E6
   532                           postdec1	equ	0x4E5
   533                           preinc1	equ	0x4E4
   534                           plusw1	equ	0x4E3
   535                           fsr1h	equ	0x4E2
   536                           fsr1l	equ	0x4E1
   537                           bsr	equ	0x4E0
   538                           indf2	equ	0x4DF
   539                           postinc2	equ	0x4DE
   540                           postdec2	equ	0x4DD
   541                           preinc2	equ	0x4DC
   542                           plusw2	equ	0x4DB
   543                           fsr2h	equ	0x4DA
   544                           fsr2l	equ	0x4D9
   545                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
                       _Clock_Config
 ---------------------------------------------------------------------------------
 (1) _Clock_Config                                         0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Clock_Config

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK21          100      0       0      36        0.0%
BANK21             100      0       0      37        0.0%
BITBANK22          100      0       0      38        0.0%
BANK22             100      0       0      39        0.0%
BITBANK23          100      0       0      40        0.0%
BANK23             100      0       0      41        0.0%
BITBANK24          100      0       0      42        0.0%
BANK24             100      0       0      43        0.0%
BITBANK25          100      0       0      44        0.0%
BANK25             100      0       0      45        0.0%
BITBANK26          100      0       0      46        0.0%
BANK26             100      0       0      47        0.0%
BITBANK27          100      0       0      48        0.0%
BANK27             100      0       0      49        0.0%
BITBANK28          100      0       0      50        0.0%
BANK28             100      0       0      51        0.0%
BITBANK29          100      0       0      52        0.0%
BANK29             100      0       0      53        0.0%
BITBANK30          100      0       0      54        0.0%
BANK30             100      0       0      55        0.0%
BITBANK31          100      0       0      56        0.0%
BANK31             100      0       0      57        0.0%
ABS                  0      0       0      58        0.0%
BITBANK32          100      0       0      59        0.0%
BANK32             100      0       0      60        0.0%
BITBANK33          100      0       0      61        0.0%
BANK33             100      0       0      62        0.0%
BITBANK34          100      0       0      63        0.0%
BANK34             100      0       0      64        0.0%
BITBANK35          100      0       0      65        0.0%
BANK35             100      0       0      66        0.0%
BITBANK36          100      0       0      67        0.0%
BANK36             100      0       0      68        0.0%
BITBIGSFR_1        100      0       0      69        0.0%
BIGRAM            1FFF      0       0      70        0.0%
BITBIGSFRh          34      0       0      71        0.0%
BITBIGSFRlhhh        7      0       0      72        0.0%
BITBIGSFRlhhl       96      0       0      73        0.0%
BITBIGSFRllhh      376      0       0      74        0.0%
BITBIGSFRllhl        3      0       0      75        0.0%
BITBIGSFRlll        AD      0       0      76        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Tue Oct 04 15:14:43 2022

                     l33 FF9E                       u17 FFCA                       u27 FFE6  
                    l711 FFA0                      l721 FFB6                      l713 FFA4  
                    l731 FFDC                      l723 FFBA                      l715 FFA8  
                    l709 FF94                      l725 FFBC                      l717 FFAE  
                    l727 FFC0                      l719 FFB2                      l729 FFD8  
                    wreg 0004E8                     _LATF 0004C3                     _WPUF 000429  
                   _main FFA0                     start FFFC             ___param_bank 000000  
   __end_of_Clock_Config FFA0                    ?_main 0501                    _TRISF 0004CB  
        __initialization FF8E             __end_of_main FFFC                   ??_main 0501  
          __activetblptr 000000                   _ANSELF 000428                   _ODCONF 00042A  
                 _INLVLF 00042C                   _OSCFRQ 0000B1                   isa$std 000001  
             __accesstop 0560  __end_of__initialization FF8E            ___rparam_used 000001  
         __pcstackCOMRAM 0501             _Clock_Config FF94                  _OSCCON1 0000AD  
                _SLRCONF 00042B                  __Hparam 0000                  __Lparam 0000  
                __pcinit FF8E                  __ramtop 2500                  __ptext0 FFA0  
                __ptext1 FF94     end_of_initialization FF8E      start_initialization FF8E  
               __Hrparam 0000                 __Lrparam 0000            ?_Clock_Config 0501  
               isa$xinst 000000           ??_Clock_Config 0501  
