$date
	Thu Sep 13 10:23:23 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0044 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0044 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#12
1"
1!
#16
0"
#20
1"
#24
0"
0!
#28
1"
#32
0"
#36
1"
1!
#40
0"
#44
1"
#48
0"
0!
#52
1"
#56
0"
#60
1"
1!
#64
0"
#68
1"
#72
0"
0!
#76
1"
#80
0"
#84
1"
1!
#88
0"
#92
1"
#96
0"
0!
#100
1"
#104
0"
#108
1"
1!
#112
0"
#116
1"
#120
0"
0!
#124
1"
#128
0"
#132
1"
1!
#136
0"
#140
1"
#144
0"
0!
#148
1"
#152
0"
#156
1"
1!
#160
0"
#164
1"
#168
0"
0!
#172
1"
#176
0"
#180
1"
1!
#184
0"
#188
1"
#192
0"
0!
#196
1"
#200
0"
#204
1"
1!
#208
0"
#212
1"
#216
0"
0!
#220
1"
#224
0"
#228
1"
1!
#232
0"
#236
1"
#240
0"
0!
#244
1"
#248
0"
#252
1"
1!
#256
0"
#260
1"
#264
0"
0!
#268
1"
#272
0"
#276
1"
1!
#280
0"
#284
1"
#288
0"
0!
#292
1"
#296
0"
#300
1"
1!
#304
0"
#308
1"
#312
0"
0!
#316
1"
#320
0"
#324
1"
1!
#328
0"
#332
1"
#336
0"
0!
#340
1"
#344
0"
#348
1"
1!
#352
0"
#356
1"
#360
0"
0!
#364
1"
#368
0"
#372
1"
1!
#376
0"
#380
1"
#384
0"
0!
#388
1"
#392
0"
#396
1"
1!
#400
0"
#404
1"
#408
0"
0!
#412
1"
#416
0"
#420
1"
1!
#424
0"
#428
1"
#432
0"
0!
#436
1"
#440
0"
#444
1"
1!
#448
0"
#452
1"
#456
0"
0!
#460
1"
#464
0"
#468
1"
1!
#472
0"
#476
1"
#480
0"
0!
#482
