Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Nov 29 21:12:37 2022
| Host         : DF3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Phase_accumulator_for_diego_ref_timing_summary_routed.rpt -pb Phase_accumulator_for_diego_ref_timing_summary_routed.pb -rpx Phase_accumulator_for_diego_ref_timing_summary_routed.rpx -warn_on_violation
| Design       : Phase_accumulator_for_diego_ref
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  51          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (51)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (89)
5. checking no_input_delay (20)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (51)
-------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (89)
-------------------------------------------------
 There are 89 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  118          inf        0.000                      0                  118           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            large_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.548ns  (logic 3.055ns (55.072%)  route 2.492ns (44.928%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/Q
                         net (fo=2, routed)           2.492     2.948    large_out_OBUF[0]
    U14                  OBUF (Prop_obuf_I_O)         2.599     5.548 r  large_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.548    large_out[0]
    U14                                                               r  large_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            large_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.491ns  (logic 3.054ns (55.613%)  route 2.437ns (44.387%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=2, routed)           2.437     2.893    large_out_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.598     5.491 r  large_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.491    large_out[3]
    U16                                                               r  large_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            large_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.487ns  (logic 3.053ns (55.644%)  route 2.434ns (44.356%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           2.434     2.890    large_out_OBUF[2]
    V13                  OBUF (Prop_obuf_I_O)         2.597     5.487 r  large_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.487    large_out[2]
    V13                                                               r  large_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            large_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.430ns  (logic 3.058ns (56.317%)  route 2.372ns (43.683%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDRE                         0.000     0.000 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
    SLICE_X1Y26          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/Q
                         net (fo=14, routed)          2.372     2.828    large_out_OBUF[19]
    V19                  OBUF (Prop_obuf_I_O)         2.602     5.430 r  large_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000     5.430    large_out[19]
    V19                                                               r  large_out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            large_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.388ns  (logic 3.050ns (56.599%)  route 2.339ns (43.401%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE                         0.000     0.000 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           2.339     2.795    large_out_OBUF[1]
    V14                  OBUF (Prop_obuf_I_O)         2.594     5.388 r  large_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.388    large_out[1]
    V14                                                               r  large_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            large_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.360ns  (logic 3.063ns (57.159%)  route 2.296ns (42.841%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE                         0.000     0.000 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=2, routed)           2.296     2.752    large_out_OBUF[4]
    U15                  OBUF (Prop_obuf_I_O)         2.607     5.360 r  large_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.360    large_out[4]
    U15                                                               r  large_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            large_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.357ns  (logic 3.070ns (57.302%)  route 2.287ns (42.698%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE                         0.000     0.000 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/Q
                         net (fo=2, routed)           2.287     2.743    large_out_OBUF[8]
    V15                  OBUF (Prop_obuf_I_O)         2.614     5.357 r  large_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.357    large_out[8]
    V15                                                               r  large_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            large_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.351ns  (logic 3.063ns (57.234%)  route 2.288ns (42.766%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE                         0.000     0.000 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           2.288     2.744    large_out_OBUF[6]
    W13                  OBUF (Prop_obuf_I_O)         2.607     5.351 r  large_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.351    large_out[6]
    W13                                                               r  large_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            large_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.289ns  (logic 3.057ns (57.792%)  route 2.232ns (42.208%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE                         0.000     0.000 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=2, routed)           2.232     2.688    large_out_OBUF[11]
    V17                  OBUF (Prop_obuf_I_O)         2.601     5.289 r  large_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.289    large_out[11]
    V17                                                               r  large_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            large_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.196ns  (logic 3.068ns (59.035%)  route 2.129ns (40.965%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE                         0.000     0.000 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=2, routed)           2.129     2.585    large_out_OBUF[10]
    W16                  OBUF (Prop_obuf_I_O)         2.612     5.196 r  large_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.196    large_out[10]
    W16                                                               r  large_out[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cinit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.146ns (40.740%)  route 0.212ns (59.260%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE                         0.000     0.000 r  cinit_reg/C
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cinit_reg/Q
                         net (fo=23, routed)          0.212     0.358    clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SINIT
    SLICE_X1Y26          FDRE                                         r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cinit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.146ns (40.740%)  route 0.212ns (59.260%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE                         0.000     0.000 r  cinit_reg/C
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cinit_reg/Q
                         net (fo=23, routed)          0.212     0.358    clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SINIT
    SLICE_X1Y26          FDRE                                         r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[18]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cinit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.146ns (40.740%)  route 0.212ns (59.260%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE                         0.000     0.000 r  cinit_reg/C
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cinit_reg/Q
                         net (fo=23, routed)          0.212     0.358    clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SINIT
    SLICE_X1Y26          FDRE                                         r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[19]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cinit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.146ns (40.740%)  route 0.212ns (59.260%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE                         0.000     0.000 r  cinit_reg/C
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cinit_reg/Q
                         net (fo=23, routed)          0.212     0.358    clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SINIT
    SLICE_X1Y26          FDRE                                         r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sigOffset_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.249ns (68.550%)  route 0.114ns (31.450%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE                         0.000     0.000 r  sigOffset_reg[19]/C
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sigOffset_reg[19]/Q
                         net (fo=1, routed)           0.114     0.255    clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[19]
    SLICE_X1Y26          LUT3 (Prop_lut3_I0_O)        0.045     0.300 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carryxortop_i_1/O
                         net (fo=1, routed)           0.000     0.300    clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/LI
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.363 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     0.363    clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[19]
    SLICE_X1Y26          FDRE                                         r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LUT_input/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUT_input/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE                         0.000     0.000 r  LUT_input/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LUT_input/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.134     0.275    LUT_input/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  LUT_input/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.386    LUT_input/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[2]
    SLICE_X0Y23          FDRE                                         r  LUT_input/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LUT_input/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LUT_input/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE                         0.000     0.000 r  LUT_input/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  LUT_input/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.134     0.275    LUT_input/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  LUT_input/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     0.386    LUT_input/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[6]
    SLICE_X0Y24          FDRE                                         r  LUT_input/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sigOffset_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.265ns (67.253%)  route 0.129ns (32.747%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE                         0.000     0.000 r  sigOffset_reg[12]/C
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sigOffset_reg[12]/Q
                         net (fo=2, routed)           0.129     0.270    clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[12]
    SLICE_X1Y25          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.394 r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     0.394    clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[13]
    SLICE_X1Y25          FDRE                                         r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cinit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.146ns (36.025%)  route 0.259ns (63.975%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE                         0.000     0.000 r  cinit_reg/C
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cinit_reg/Q
                         net (fo=23, routed)          0.259     0.405    clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SINIT
    SLICE_X1Y24          FDRE                                         r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cinit_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.146ns (36.025%)  route 0.259ns (63.975%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE                         0.000     0.000 r  cinit_reg/C
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  cinit_reg/Q
                         net (fo=23, routed)          0.259     0.405    clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SINIT
    SLICE_X1Y24          FDRE                                         r  clock_div/U0/i_synth/i_baseblox.i_baseblox_accum/i_gen_accum_fabric.i_accum_fabric/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/R
  -------------------------------------------------------------------    -------------------





