
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4081 (open-tool-forge build) (git sha1 ef4ddfac, gcc 9.3.0-17ubuntu1~20.04 -Os)


-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

3. Printing statistics.

=== wb_hyperram ===

   Number of wires:                608
   Number of wire bits:           1201
   Number of public wires:          46
   Number of public wire bits:     266
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                640
     $and                           13
     $anyseq                        75
     $assert                        14
     $assume                        25
     $cover                         18
     $eq                            52
     $eqx                            1
     $ff                           114
     $gt                             5
     $initstate                      1
     $logic_and                    133
     $logic_not                     27
     $logic_or                      12
     $lt                             1
     $mux                          140
     $ne                             1
     $or                             1
     $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw      1
     $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw      1
     $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw      1
     $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw      1
     $pmux                           2
     hyperram                        1

=== hyperram ===

   Number of wires:                995
   Number of wire bits:           3043
   Number of public wires:          59
   Number of public wire bits:     362
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1049
     $add                            4
     $and                            1
     $anyseq                       151
     $assert                        69
     $assume                         4
     $eq                            52
     $eqx                            2
     $ff                           189
     $ge                             6
     $initstate                      1
     $logic_and                     59
     $logic_not                     26
     $logic_or                      21
     $lt                             1
     $mul                            6
     $mux                          404
     $ne                             9
     $not                            9
     $pmux                          13
     $reduce_bool                    6
     $reduce_or                      1
     $shiftx                         3
     $sub                           12

=== $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw ===

   Number of wires:                 60
   Number of wire bits:            108
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $anyseq                         4
     $assert                         2
     $assume                         1
     $eq                             2
     $eqx                            1
     $ff                            20
     $initstate                      1
     $logic_and                      4
     $logic_not                      3
     $mux                           20

=== $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw ===

   Number of wires:                 60
   Number of wire bits:            144
   Number of public wires:           7
   Number of public wire bits:      28
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $anyseq                         4
     $assert                         2
     $assume                         1
     $eq                             2
     $eqx                            1
     $ff                            20
     $initstate                      1
     $logic_and                      4
     $logic_not                      3
     $mux                           20

=== $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw ===

   Number of wires:                 60
   Number of wire bits:            120
   Number of public wires:           7
   Number of public wire bits:      22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $anyseq                         4
     $assert                         2
     $assume                         1
     $eq                             2
     $eqx                            1
     $ff                            20
     $initstate                      1
     $logic_and                      4
     $logic_not                      3
     $mux                           20

=== $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw ===

   Number of wires:                 60
   Number of wire bits:             96
   Number of public wires:           7
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $anyseq                         4
     $assert                         2
     $assume                         1
     $eq                             2
     $eqx                            1
     $ff                            20
     $initstate                      1
     $logic_and                      4
     $logic_not                      3
     $mux                           20

=== design hierarchy ===

   wb_hyperram                       1
     $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw      1
     $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw      1
     $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw      1
     $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw      1
     hyperram                        1

   Number of wires:               1843
   Number of wire bits:           4712
   Number of public wires:         133
   Number of public wire bits:     713
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1916
     $add                            4
     $and                           14
     $anyseq                       242
     $assert                        91
     $assume                        33
     $cover                         18
     $eq                           112
     $eqx                            7
     $ff                           383
     $ge                             6
     $gt                             5
     $initstate                      6
     $logic_and                    208
     $logic_not                     65
     $logic_or                      33
     $lt                             2
     $mul                            6
     $mux                          624
     $ne                            10
     $not                            9
     $or                             1
     $pmux                          15
     $reduce_bool                    6
     $reduce_or                      1
     $shiftx                         3
     $sub                           12

4. Executing SMT2 backend.
Creating SMT-LIBv2 representation of module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw.
Creating SMT-LIBv2 representation of module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw.
Creating SMT-LIBv2 representation of module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw.
Creating SMT-LIBv2 representation of module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw.
Creating SMT-LIBv2 representation of module hyperram.
Creating SMT-LIBv2 representation of module wb_hyperram.

End of script. Logfile hash: 5167a75adb, CPU: user 1.53s system 0.31s, MEM: 13.06 MB peak
Yosys 0.9+4081 (open-tool-forge build) (git sha1 ef4ddfac, gcc 9.3.0-17ubuntu1~20.04 -Os)
Time spent: 68% 2x read_ilang (1 sec), 28% 2x write_smt2 (0 sec), ...
