11:45
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 11:57:27 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(61): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(102): instantiating unknown module EEPROM. VERI-1063
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
######## Converting I/O port SCL to input.
######## Converting I/O port SDA to input.
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 29
################### End Area Report ##################

################### Begin BlackBox Report ######################
EEPROM => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n26, loads : 2
  Net : n25, loads : 2
  Net : n24, loads : 2
  Net : n23, loads : 2
  Net : n22, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 198.246  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.995  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
template_Implmnt: newer file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Error: Module EEPROM is not a valid primitive. Please check!
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 11:57:48 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(61): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
ERROR - synthesis: verilog/TinyFPGA_B.v(98): concurrent assignment to a non-net data is not permitted. VERI-1195
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 11:58:03 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(61): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
ERROR - synthesis: verilog/eeprom.v(30): concurrent assignment to a non-net data_rd is not permitted. VERI-1195
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 11:58:18 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(61): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(38): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(16000000,400000)(logic)

INFO - synthesis: verilog/eeprom.v(38): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(10): net ena does not have a driver. VDB-1002
WARNING - synthesis: verilog/eeprom.v(15): net number_of_bytes[7] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(91): net addr[10] does not have a driver. VDB-1002
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(91): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/eeprom.v(10): net ena does not have a driver. VDB-1002
WARNING - synthesis: verilog/eeprom.v(15): net number_of_bytes[7] does not have a driver. VDB-1002
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net \eeprom/ena. Patching with GND.
######## Missing driver on net \eeprom/number_of_bytes[7]. Patching with GND.
######## Missing driver on net \eeprom/number_of_bytes[6]. Patching with GND.
######## Missing driver on net \eeprom/number_of_bytes[5]. Patching with GND.
######## Missing driver on net \eeprom/number_of_bytes[4]. Patching with GND.
######## Missing driver on net \eeprom/number_of_bytes[3]. Patching with GND.
######## Missing driver on net \eeprom/number_of_bytes[2]. Patching with GND.
######## Missing driver on net \eeprom/number_of_bytes[1]. Patching with GND.
######## Missing driver on net \eeprom/number_of_bytes[0]. Patching with GND.
WARNING - synthesis: vhdl/i2c_master.vhd(291): Register \eeprom/i2c/scl_ena_223 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/bit_cnt is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/bit_cnt is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/bit_cnt is stuck at One
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: vhdl/i2c_master.vhd(112): Register \eeprom/i2c/stretch_215 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(291): Register \eeprom/i2c/busy_222 is stuck at One. VDB-5014
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/count is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/count is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/count is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/count is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/count is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/count is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state is stuck at Zero



######## Converting I/O port SCL to output.
######## Converting I/O port SDA to output.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 27 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_DFFS => 1
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 30
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 27
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n205, loads : 2
  Net : n204, loads : 2
  Net : n203, loads : 2
  Net : n207, loads : 2
  Net : n206, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 200.766  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.085  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal SCL_pad:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.sda_int_224:S is driven by non-default constant value VCC

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	32
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	5
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	32/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.1 (sec)

Final Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	32/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 63
used logic cells: 32
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 63
used logic cells: 32
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 60 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
 total           323656K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 12:03:09 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(61): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(45): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(16000000,400000)(logic)

INFO - synthesis: verilog/eeprom.v(45): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(91): net addr[10] does not have a driver. VDB-1002
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(91): net addr[10] does not have a driver. VDB-1002
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: vhdl/i2c_master.vhd(291): Register \eeprom/i2c/scl_ena_223 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/bit_cnt is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/bit_cnt is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/bit_cnt is stuck at One
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: vhdl/i2c_master.vhd(112): Register \eeprom/i2c/stretch_215 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(291): Register \eeprom/i2c/busy_222 is stuck at One. VDB-5014
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/count is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/count is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/count is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/count is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/count is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/count is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state is stuck at Zero



######## Converting I/O port SCL to output.
######## Converting I/O port SDA to output.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 27 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_DFFS => 1
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 30
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 27
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n205, loads : 2
  Net : n204, loads : 2
  Net : n195, loads : 2
  Net : n203, loads : 2
  Net : n207, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 212.480  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.305  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal SCL_pad:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.sda_int_224:S is driven by non-default constant value VCC

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	32
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	5
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	32/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.2 (sec)

Final Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	32/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 63
used logic cells: 32
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 63
used logic cells: 32
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 60 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           323656K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 12:09:01 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(61): analyzing architecture logic. VHDL-1010
ERROR - synthesis: vhdl/i2c_master.vhd(79): syntax error near attribute. VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 12:09:42 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
ERROR - synthesis: vhdl/i2c_master.vhd(61): syntax error near attribute. VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 12:10:02 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(63): analyzing architecture logic. VHDL-1010
ERROR - synthesis: vhdl/i2c_master.vhd(80): i2c_master is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 12:10:36 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(63): analyzing architecture logic. VHDL-1010
ERROR - synthesis: vhdl/i2c_master.vhd(79): syntax error near :=. VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 12:10:45 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(63): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(45): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(16000000,400000)(logic)

INFO - synthesis: verilog/eeprom.v(45): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(91): net addr[10] does not have a driver. VDB-1002
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(91): net addr[10] does not have a driver. VDB-1002
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: vhdl/i2c_master.vhd(294): Register \eeprom/i2c/scl_ena_223 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/bit_cnt is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/bit_cnt is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/bit_cnt is stuck at One
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/counter is stuck at Zero
WARNING - synthesis: vhdl/i2c_master.vhd(115): Register \eeprom/i2c/stretch_215 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(294): Register \eeprom/i2c/busy_222 is stuck at One. VDB-5014
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/count is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/count is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/count is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/count is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/count is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/count is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state is stuck at Zero



######## Converting I/O port SCL to output.
######## Converting I/O port SDA to output.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 27 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_DFFS => 1
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 30
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 27
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n205, loads : 2
  Net : n204, loads : 2
  Net : n195, loads : 2
  Net : n203, loads : 2
  Net : n207, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 212.484  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.184  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal SCL_pad:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.sda_int_224:S is driven by non-default constant value VCC

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	32
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	5
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	32/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.3 (sec)

Final Design Statistics
    Number of LUTs      	:	32
    Number of DFFs      	:	27
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	32/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 63
used logic cells: 32
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 63
used logic cells: 32
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 60 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           323656K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 12:11:52 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(63): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(46): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(16000000,400000)(logic)

INFO - synthesis: verilog/eeprom.v(46): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(28): Register reset_n_13 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(91): net addr[10] does not have a driver. VDB-1002
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(91): net addr[10] does not have a driver. VDB-1002
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One



######## Converting I/O port SDA to output.
WARNING - synthesis: vhdl/i2c_master.vhd(294): Register \eeprom/i2c/addr_rw_i0_i1 is stuck at Zero. VDB-5013
WARNING - synthesis: Initial value found on instance \eeprom/i2c/bit_cnt__i0 will be ignored.
WARNING - synthesis: Initial value found on instance \eeprom/i2c/bit_cnt__i1 will be ignored.
WARNING - synthesis: Initial value found on instance \eeprom/i2c/bit_cnt__i2 will be ignored.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 97 of 7680 (1 % )
SB_CARRY => 308
SB_DFF => 71
SB_DFFE => 5
SB_DFFESR => 20
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 794
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 97
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/delay_counter_31, loads : 49
  Net : eeprom/n2, loads : 44
  Net : eeprom/n3843, loads : 21
  Net : eeprom/i2c/state_3, loads : 20
  Net : eeprom/n3744, loads : 20
  Net : eeprom/n3645, loads : 19
  Net : eeprom/i2c/state_2, loads : 18
  Net : eeprom/n3546, loads : 18
  Net : eeprom/i2c/state_1, loads : 17
  Net : eeprom/n3348, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    4.076 MHz|   155 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 265.336  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 8.421  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.addr_rw_i0_i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	794
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	308
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	796
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	308

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	35
        LUT, DFF and CARRY	:	62
    Combinational LogicCells
        Only LUT         	:	453
        CARRY Only       	:	0
        LUT with CARRY   	:	246
    LogicCells                  :	796/7680
    PLBs                        :	108/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 47.6 (sec)

Final Design Statistics
    Number of LUTs      	:	796
    Number of DFFs      	:	97
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	308
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	796/7680
    PLBs                        :	139/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 9.57 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 52.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2595
used logic cells: 796
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2595
used logic cells: 796
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1188 
I1212: Iteration  1 :   354 unrouted : 1 seconds
I1212: Iteration  2 :   223 unrouted : 1 seconds
I1212: Iteration  3 :   194 unrouted : 0 seconds
I1212: Iteration  4 :   122 unrouted : 1 seconds
I1212: Iteration  5 :    94 unrouted : 0 seconds
I1212: Iteration  6 :    54 unrouted : 0 seconds
I1212: Iteration  7 :    35 unrouted : 0 seconds
I1212: Iteration  8 :    27 unrouted : 0 seconds
I1212: Iteration  9 :    26 unrouted : 0 seconds
I1212: Iteration 10 :    24 unrouted : 0 seconds
I1212: Iteration 11 :    24 unrouted : 0 seconds
I1212: Iteration 12 :    24 unrouted : 0 seconds
I1212: Iteration 13 :    22 unrouted : 0 seconds
I1212: Iteration 14 :    22 unrouted : 0 seconds
I1212: Iteration 15 :    22 unrouted : 0 seconds
I1212: Iteration 16 :    22 unrouted : 0 seconds
I1212: Iteration 17 :    22 unrouted : 0 seconds
I1212: Iteration 18 :    22 unrouted : 0 seconds
I1212: Iteration 19 :    18 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
 total           334916K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 12:17:33 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
WARNING - synthesis: verilog/eeprom.v(11): identifier ena is used before its declaration. VERI-1875
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(63): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(48): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(16000000,400000)(logic)

INFO - synthesis: verilog/eeprom.v(48): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(30): Register reset_n_13 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(91): net addr[10] does not have a driver. VDB-1002
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(91): net addr[10] does not have a driver. VDB-1002
######## Converting I/O port SDA to output.
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One



WARNING - synthesis: vhdl/i2c_master.vhd(294): Register \eeprom/i2c/addr_rw_i0_i1 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 88 of 7680 (1 % )
SB_CARRY => 308
SB_DFF => 71
SB_DFFE => 7
SB_DFFESR => 9
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 748
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 88
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/delay_counter_31, loads : 49
  Net : eeprom/n2, loads : 44
  Net : eeprom/n3843, loads : 21
  Net : eeprom/n3744, loads : 20
  Net : eeprom/n3645, loads : 19
  Net : eeprom/n3546, loads : 18
  Net : eeprom/n3447, loads : 17
  Net : eeprom/n3348, loads : 17
  Net : eeprom/n3249, loads : 16
  Net : eeprom/i2c/state_3, loads : 15
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    4.052 MHz|   156 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 264.945  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 8.260  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SDA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state_i0_i3:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	748
    Number of DFFs      	:	88
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	308
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	750
    Number of DFFs      	:	88
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	308

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	26
        LUT, DFF and CARRY	:	62
    Combinational LogicCells
        Only LUT         	:	416
        CARRY Only       	:	0
        LUT with CARRY   	:	246
    LogicCells                  :	750/7680
    PLBs                        :	102/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 50.9 (sec)

Final Design Statistics
    Number of LUTs      	:	750
    Number of DFFs      	:	88
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	308
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	750/7680
    PLBs                        :	124/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 10.09 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 55.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2354
used logic cells: 750
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2354
used logic cells: 750
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 1145 
I1212: Iteration  1 :   354 unrouted : 1 seconds
I1212: Iteration  2 :   191 unrouted : 1 seconds
I1212: Iteration  3 :   159 unrouted : 0 seconds
I1212: Iteration  4 :   114 unrouted : 1 seconds
I1212: Iteration  5 :    64 unrouted : 0 seconds
I1212: Iteration  6 :    46 unrouted : 0 seconds
I1212: Iteration  7 :    31 unrouted : 0 seconds
I1212: Iteration  8 :    20 unrouted : 0 seconds
I1212: Iteration  9 :    16 unrouted : 0 seconds
I1212: Iteration 10 :    14 unrouted : 0 seconds
I1212: Iteration 11 :    14 unrouted : 0 seconds
I1212: Iteration 12 :    14 unrouted : 0 seconds
I1212: Iteration 13 :    14 unrouted : 0 seconds
I1212: Iteration 14 :    14 unrouted : 0 seconds
I1212: Iteration 15 :    14 unrouted : 0 seconds
I1212: Iteration 16 :    14 unrouted : 0 seconds
I1212: Iteration 17 :    12 unrouted : 0 seconds
I1212: Iteration 18 :    12 unrouted : 0 seconds
I1212: Iteration 19 :    10 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
 total           334484K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 12:21:11 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
WARNING - synthesis: verilog/eeprom.v(11): identifier ena is used before its declaration. VERI-1875
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(63): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
######## Converting I/O port SCL to input.
######## Converting I/O port SDA to output.
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 14
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_c, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : SDA_c_10, loads : 3
  Net : blink_counter_25, loads : 2
  Net : n26, loads : 2
  Net : n25, loads : 2
  Net : n24, loads : 2
  Net : n23, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 198.078  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.965  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SDA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for SCL, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	14
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	29/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.4 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	29/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	15/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.80 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 78
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 78
used logic cells: 29
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
 total           323628K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 12:25:01 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
ERROR - synthesis: verilog/TinyFPGA_B.v(29): syntax error near /. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 12:25:29 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
ERROR - synthesis: verilog/TinyFPGA_B.v(128): block comment was not closed. VERI-1202
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 12:25:41 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
WARNING - synthesis: verilog/eeprom.v(12): identifier ena is used before its declaration. VERI-1875
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(63): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(49): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(16000000,400000)(logic)

INFO - synthesis: verilog/eeprom.v(49): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(31): Register reset_n_13 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(119): actual bit length 1 differs from formal bit length 11 for port addr. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(120): actual bit length 1 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: Net SDA has following drivers :
	 instance blink_counter



ERROR - synthesis: verilog/TinyFPGA_B.v(106): net SDA is constantly driven from multiple places at instance sda_output, on port PACKAGE_PIN. VDB-1000
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 12:26:09 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
WARNING - synthesis: verilog/eeprom.v(12): identifier ena is used before its declaration. VERI-1875
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(63): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(49): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(16000000,400000)(logic)

INFO - synthesis: verilog/eeprom.v(49): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(31): Register reset_n_13 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(119): actual bit length 1 differs from formal bit length 11 for port addr. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(120): actual bit length 1 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(119): net addr does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(119): net addr does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/eeprom.v(4): net n136 does not have a driver. VDB-1002
WARNING - synthesis: verilog/eeprom.v(5): net n152 does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(97): net scl_enable does not have a driver. VDB-1002
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net addr. Patching with GND.
######## Missing driver on net n136. Patching with GND.
######## Missing driver on net n138. Patching with GND.
######## Missing driver on net n140. Patching with GND.
######## Missing driver on net n142. Patching with GND.
######## Missing driver on net n144. Patching with GND.
######## Missing driver on net n146. Patching with GND.
######## Missing driver on net n148. Patching with GND.
######## Missing driver on net n150. Patching with GND.
######## Missing driver on net n152. Patching with GND.
######## Missing driver on net scl_enable. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One



WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(115): Register \eeprom/i2c/stretch_215 is stuck at One. VDB-5014
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 59 of 7680 (0 % )
SB_CARRY => 369
SB_DFF => 59
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 856
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 59
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/delay_counter_31, loads : 35
  Net : eeprom/n2, loads : 30
  Net : eeprom/n3529_adj_336, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/n3133, loads : 20
  Net : eeprom/n3034, loads : 19
  Net : eeprom/n2935, loads : 18
  Net : eeprom/n2836, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl_enable [ get_nets        |             |             |
scl_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.065 MHz|   206 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 284.320  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 12.443  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "scl_enable" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|scl_enable} [get_nets {scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl_enable}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	856
    Number of DFFs      	:	59
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	369
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	857
    Number of DFFs      	:	59
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	369

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	56
    Combinational LogicCells
        Only LUT         	:	485
        CARRY Only       	:	0
        LUT with CARRY   	:	313
    LogicCells                  :	857/7680
    PLBs                        :	117/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 72.4 (sec)

Final Design Statistics
    Number of LUTs      	:	857
    Number of DFFs      	:	59
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	369
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	857/7680
    PLBs                        :	132/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 7.07 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 79.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2972
used logic cells: 857
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2972
used logic cells: 857
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1325 
I1212: Iteration  1 :   467 unrouted : 2 seconds
I1212: Iteration  2 :   346 unrouted : 1 seconds
I1212: Iteration  3 :   270 unrouted : 0 seconds
I1212: Iteration  4 :   177 unrouted : 1 seconds
I1212: Iteration  5 :   110 unrouted : 0 seconds
I1212: Iteration  6 :    80 unrouted : 0 seconds
I1212: Iteration  7 :    54 unrouted : 1 seconds
I1212: Iteration  8 :    29 unrouted : 0 seconds
I1212: Iteration  9 :    22 unrouted : 0 seconds
I1212: Iteration 10 :    16 unrouted : 0 seconds
I1212: Iteration 11 :    14 unrouted : 0 seconds
I1212: Iteration 12 :    12 unrouted : 0 seconds
I1212: Iteration 13 :     8 unrouted : 0 seconds
I1212: Iteration 14 :     6 unrouted : 1 seconds
I1212: Iteration 15 :     6 unrouted : 0 seconds
I1212: Iteration 16 :     6 unrouted : 0 seconds
I1212: Iteration 17 :     6 unrouted : 0 seconds
I1212: Iteration 18 :     6 unrouted : 0 seconds
I1212: Iteration 19 :     2 unrouted : 0 seconds
I1212: Iteration 20 :     2 unrouted : 0 seconds
I1212: Iteration 21 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 7
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 16 seconds
 total           335628K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:10:31 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
WARNING - synthesis: verilog/eeprom.v(12): identifier ena is used before its declaration. VERI-1875
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(65): analyzing architecture logic. VHDL-1010
ERROR - synthesis: vhdl/i2c_master.vhd(309): sda_enable_n is not declared. VHDL-1241
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:13:04 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
WARNING - synthesis: verilog/eeprom.v(12): identifier ena is used before its declaration. VERI-1875
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(65): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(51): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(16000000,400000)(logic)

INFO - synthesis: verilog/eeprom.v(51): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(31): Register reset_n_13 is stuck at One. VDB-5014
WARNING - synthesis: Net sda_enable has following drivers :
	 instance i2c

	 instance ena_12



ERROR - synthesis: verilog/eeprom.v(31): net sda_enable is constantly driven from multiple places at instance ena_12, on port q. VDB-1000
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:13:24 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(65): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(50): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(16000000,400000)(logic)

INFO - synthesis: verilog/eeprom.v(50): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(30): Register reset_n_13 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(119): actual bit length 1 differs from formal bit length 11 for port addr. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(120): actual bit length 1 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(119): net addr does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(119): net addr does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/eeprom.v(4): net n136 does not have a driver. VDB-1002
WARNING - synthesis: verilog/eeprom.v(5): net n152 does not have a driver. VDB-1002
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net addr. Patching with GND.
######## Missing driver on net n136. Patching with GND.
######## Missing driver on net n138. Patching with GND.
######## Missing driver on net n140. Patching with GND.
######## Missing driver on net n142. Patching with GND.
######## Missing driver on net n144. Patching with GND.
######## Missing driver on net n146. Patching with GND.
######## Missing driver on net n148. Patching with GND.
######## Missing driver on net n150. Patching with GND.
######## Missing driver on net n152. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One



WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(117): Register \eeprom/i2c/stretch_216 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(117): Register \eeprom/i2c/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(296): Register \eeprom/i2c/addr_rw_i0_i0 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n1325, loads : 2
  Net : n1315, loads : 2
  Net : n1324, loads : 2
  Net : n1323, loads : 2
  Net : n1322, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl_enable [ get_nets        |             |             |
scl_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 214.688  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.472  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal sda_output:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "scl_enable" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|scl_enable} [get_nets {scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl_enable}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	30
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	30/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.5 (sec)

Final Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	30/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 40
used logic cells: 30
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 40
used logic cells: 30
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 58 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           323672K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:17:30 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(65): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(49): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(16000000,400000)(logic)

INFO - synthesis: verilog/eeprom.v(49): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(29): Register reset_n_13 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(93): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(93): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/eeprom.v(5): net n244 does not have a driver. VDB-1002
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
######## Missing driver on net n244. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One



WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(117): Register \eeprom/i2c/stretch_216 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(117): Register \eeprom/i2c/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(296): Register \eeprom/i2c/addr_rw_i0_i0 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : n1518, loads : 2
  Net : blink_counter_25, loads : 2
  Net : n1517, loads : 2
  Net : n1516, loads : 2
  Net : n1508, loads : 2
  Net : n1520, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl_enable [ get_nets        |             |             |
scl_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 215.715  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.459  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal sda_output:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "scl_enable" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|scl_enable} [get_nets {scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl_enable}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	30
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	30/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.5 (sec)

Final Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	30/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 40
used logic cells: 30
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 40
used logic cells: 30
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 58 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           323672K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:19:22 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(65): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(51): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(16000000,400000)(logic)

INFO - synthesis: verilog/eeprom.v(51): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(31): Register reset_n_14 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(93): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(93): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One



WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(117): Register \eeprom/i2c/stretch_216 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(117): Register \eeprom/i2c/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(296): Register \eeprom/i2c/addr_rw_i0_i0 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n1541, loads : 2
  Net : n1540, loads : 2
  Net : n1531, loads : 2
  Net : n1543, loads : 2
  Net : n1539, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl_enable [ get_nets        |             |             |
scl_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 215.750  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.456  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal sda_output:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "scl_enable" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|scl_enable} [get_nets {scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl_enable}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	30
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	30/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.5 (sec)

Final Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	30/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 40
used logic cells: 30
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 40
used logic cells: 30
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 58 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           323672K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:21:28 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(65): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(51): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(16000000,400000)(logic)

INFO - synthesis: verilog/eeprom.v(51): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(31): Register reset_n_14 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(93): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(93): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One



WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(117): Register \eeprom/i2c/stretch_216 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(117): Register \eeprom/i2c/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(296): Register \eeprom/i2c/data_rd_i0_i0 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 59 of 7680 (0 % )
SB_CARRY => 369
SB_DFF => 59
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 858
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 59
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/delay_counter_31, loads : 36
  Net : eeprom/n2, loads : 30
  Net : eeprom/n3529, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/n3133, loads : 20
  Net : eeprom/n3034, loads : 19
  Net : eeprom/n2935, loads : 18
  Net : eeprom/n2836, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets addr[10]_N]            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.051 MHz|   207 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 284.848  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 13.612  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf, 2: invalid command "10"
Warning: Parse sdc command met problem at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
can't read "param_array(-to,value)": no such element in array
    while executing
"list $param_array([lindex $parexpect 0],value)  $par"start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'eeprom.ena_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.busy_I_0_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4156_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_47' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4194_1_lut_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4197_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4191_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4188_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_46' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1056_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2444_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4179_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4185_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4182_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_45' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2445_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1056_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1056_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4176_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4173_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_3_lut_adj_44' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2446_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1056_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1056_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2447_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1056_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1056_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2448_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1056_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1056_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2449_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1056_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1056_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2450_rep_1_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1056_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1056_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_63' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1056_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i7_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1056_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_25_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_61' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2360_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_62' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i6_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_24' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_57' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2376_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2362_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_56' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_24_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_60' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_23_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i5_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_54' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_53' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2364_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2363_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_22_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_55' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_23' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_59' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_19_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i4_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_51' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_18_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2373_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_20_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_21_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_50' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_22' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_58' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i8_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2382_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2369_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i3_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2370_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_17_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2372_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_21' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_49' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2381_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2380_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2378_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i2_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_20' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2379_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2377_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i1_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_19' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i17_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_18' because it is not driving any logic
Warning: Removing the instance 'eeprom.i14_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i13_4_lut_adj_42' because it is not driving any logic
Warning: Removing the instance 'eeprom.i12_4_lut_adj_41' because it is not driving any logic
Warning: Removing the instance 'eeprom.i11_4_lut_adj_43' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_17' because it is not driving any logic
Warning: Removing the instance 'eeprom.i10_4_lut_adj_37' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_40' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2299_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2298_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2297_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2296_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2300_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2295_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2294_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2293_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_24_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_3_lut_adj_39' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_38' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_17_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_18_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_19_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_20_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2301_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_21_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_22_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_23_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_23' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2302_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_22' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2303_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_21' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2304_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_20' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4143_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_19' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4145_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_18' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2307_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_17' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2308_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2309_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2310_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2311_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2312_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2313_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2314_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i9_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i16_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i13_4_lut_adj_33' because it is not driving any logic
Warning: Removing the instance 'eeprom.i12_4_lut_adj_35' because it is not driving any logic
Warning: Removing the instance 'eeprom.i11_4_lut_adj_34' because it is not driving any logic
Warning: Removing the instance 'eeprom.i10_4_lut_adj_36' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4144_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2237_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2236_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_29' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2240_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4142_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2235_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2234_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_32' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2233_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2232_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2231_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2230_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2229_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2228_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2227_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2226_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_23_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_3_lut_adj_31' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_30' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_17_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_18_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_19_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_20_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_21_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_22_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_22' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2242_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2241_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2243_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_21' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2244_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_20' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2245_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_19' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2246_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_18' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i10_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i15_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_17' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i12_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i11_4_lut_adj_27' because it is not driving any logic
Warning: Removing the instance 'eeprom.i10_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i9_4_lut_adj_28' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_26' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2164_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2163_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2162_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2161_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2160_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2159_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_22_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2165_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_25' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_17_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_18_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_19_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_20_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_21_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_21' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2166_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_20' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2167_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_19' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2168_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_18' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2169_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_17' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2170_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2171_rep_11_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2172_rep_14_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2173_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2174_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2175_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2176_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2177_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2178_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i11_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i14_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2103_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i13_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i9_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_23' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2098_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2097_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i11_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i5_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2096_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2095_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2094_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2093_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2092_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_21_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2104_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2102_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2101_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2100_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2099_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_17_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_18_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_19_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_20_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_20' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2108_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2106_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_19' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2109_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2107_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2105_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_18' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2110_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_17' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i12_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i13_4_lut_adj_120' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i12_4_lut_adj_119' because it is not driving any logic
Warning: Removing the instance 'eeprom.i8_4_lut_adj_118' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2029_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2028_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i10_4_lut_adj_117' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4_4_lut_adj_115' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2027_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2026_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2025_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_20_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_111' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2030_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_17_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_18_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_19_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_19' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2031_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_110' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_18' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2032_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_17' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2033_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2034_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2035_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2036_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2037_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2038_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2039_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2040_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2041_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2042_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i13_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i12_4_lut_adj_88' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1968_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1966_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i11_4_lut_adj_87' because it is not driving any logic
Warning: Removing the instance 'eeprom.i7_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1965_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1964_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i8_4_lut_adj_86' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4_4_lut_adj_85' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1967_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1958_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_19_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1962_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1961_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1960_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1959_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_84' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1963_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_18_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_18' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_17_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_83' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1973_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1972_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1970_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_17' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1974_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1971_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1969_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i14_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i11_4_lut_adj_82' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i10_4_lut_adj_81' because it is not driving any logic
Warning: Removing the instance 'eeprom.i6_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.i7_4_lut_adj_80' because it is not driving any logic
Warning: Removing the instance 'eeprom.i3_4_lut_adj_79' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1895_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1893_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1892_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1891_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_18_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_78' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1894_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1896_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_17_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_17' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_77' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1897_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1898_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1899_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1900_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1901_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1902_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1903_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1904_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1905_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1906_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i15_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i10_4_lut_adj_52' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1831_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1830_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i9_4_lut_adj_24' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1832_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1824_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_17_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i7_4_lut_adj_74' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_76' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1829_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1828_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1827_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1826_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1825_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_75' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1836_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1834_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1837_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1835_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1833_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1838_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i16_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i9_4_lut_adj_73' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_17_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1758_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i8_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4_4_lut_adj_72' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i6_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_71' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1761_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1760_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1759_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1757_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_70' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1762_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1763_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1764_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1765_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1766_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1767_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1768_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1769_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1770_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i17_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i8_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_18_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1692_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1691_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i7_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i3_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1696_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1695_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1694_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_116' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_114' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1693_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1690_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_113' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1700_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1698_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1701_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1699_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1697_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1702_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i18_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i7_4_lut_adj_112' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_19_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i5_4_lut_adj_109' because it is not driving any logic
Warning: Removing the instance 'eeprom.i3_4_lut_adj_108' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1625_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1624_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1623_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_107' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1626_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_106' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1627_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1628_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1629_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1630_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1631_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1632_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1633_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1634_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i19_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i6_4_lut_adj_105' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_20_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1560_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1556_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i5_4_lut_adj_104' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_103' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1559_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1558_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1557_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_3_lut_adj_102' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_101' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1566_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i20_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1565_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1564_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1562_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4153_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4151_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_21_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i5_4_lut_adj_100' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.i2_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_99' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1491_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1492_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_98' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1490_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1489_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_97' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1494_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1493_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1495_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4146_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1427_rep_46_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4152_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1360_rep_53_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1497_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1498_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i21_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4_4_lut_adj_96' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_22_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_94' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_95' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1424_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1423_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1422_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_93' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1425_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1429_rep_50_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1428_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4149_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1426_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1430_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i22_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i3_4_lut_adj_92' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_23_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_91' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1356_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1355_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_3_lut_adj_90' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_89' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1358_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1357_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1359_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1360_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1361_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1362_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i23_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_69' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_24_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_68' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1289_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1288_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_3_lut_adj_67' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1294_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1290_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i24_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1293_rep_59_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1292_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1291_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4068_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_25_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i3146_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_64' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1220_3_lut_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1222_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1055_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1224_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1055_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1223_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1055_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1055_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.i605_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1225_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1055_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4066_1_lut_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1055_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1055_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1226_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1055_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1055_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i25_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_48' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1055_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1055_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_26_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_66' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i31_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1055_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i28_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_65' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_33_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i29_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i30_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_32_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1055_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i27_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_29_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_32' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i32_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_30_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_31_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i26_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_28_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_31' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i31_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_27_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i30_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_30' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i29_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_29' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i28_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_28' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i27_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_27' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i26_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_26' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i25_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_25' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_24' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i24_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_23' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i23_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_22' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i22_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_21' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i21_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_20' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i20_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_19' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i19_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_18' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i18_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_17' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i17_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i16_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i15_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i14_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i13_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i12_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i11_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i10_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i9_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i8_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i7_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i6_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i5_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i4_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i3_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i2_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i1_1_lut' because it is not driving any logic
Warning: Removing the net 'n244' becasue no there is no driver for it
Warning: Removing the net 'n244' becasue it is not driving any logic
Warning: Removing the net 'eeprom.ena_N' becasue no there is no driver for it
Warning: Removing the net 'eeprom.ena_N' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7__N_67' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7__N_67' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_14' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_14' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_13' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_13' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_12' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_12' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4495' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4495' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5147' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5147' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4011' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4011' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3711' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3711' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5144' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5144' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5141' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5141' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_9' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_9' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_11' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_11' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_10' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_10' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4489' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4489' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4010' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4010' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1572' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1572' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3712' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3712' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5132' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5132' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5138' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5138' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5135' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5135' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_8' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_8' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_7' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_7' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_6' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_6' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4483' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4483' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4009' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4009' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3713' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3713' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3742' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3742' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1573' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1573' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5129' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5129' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5126' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5126' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_5' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_5' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_4' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_4' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_3' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_3' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4477' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4477' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4008' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4008' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3714' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3714' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1574' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1574' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3741' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3741' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_2' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_2' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_1' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_1' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_0' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_0' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4007' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4007' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3715' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3715' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1575' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1575' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3740' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3740' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4006' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4006' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3716' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3716' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1576' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1576' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3739' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3739' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4005' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4005' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3717' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3717' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1577' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1577' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3738' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3738' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4992' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4992' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4004' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4004' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1578' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1578' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3737' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3737' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3628' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3628' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1579' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1579' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4003' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4003' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3719' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3719' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3736' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3736' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4991' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4991' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4793' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4793' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3596' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3596' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n28_adj_351' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n28_adj_351' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4002' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4002' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3720' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3720' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n27_adj_349' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n27_adj_349' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3997' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3997' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4661' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4661' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3612' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3612' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3598' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3598' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n31_adj_350' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n31_adj_350' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3564' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3564' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4655' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4655' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3565' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3565' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4001' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4001' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3721' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3721' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n28_adj_348' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n28_adj_348' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4681' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4681' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4657' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4657' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3600' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3600' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3599' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3599' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3580' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3580' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3566' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3566' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4809' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4809' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3572' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3572' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3996' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3996' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4653' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4653' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3569' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3569' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4000' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4000' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3722' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3722' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n29_adj_347' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n29_adj_347' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4679' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4679' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3570' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3570' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3609' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3609' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3575' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3575' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3568' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3568' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3567' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3567' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4807' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4807' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3579' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3579' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3995' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3995' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4877' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4877' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3619' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3619' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3618' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3618' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3605' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3605' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3999' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3999' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3723' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3723' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n30_adj_346' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n30_adj_346' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3606' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3606' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3571' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3571' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3577' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3577' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3608' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3608' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3578' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3578' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3994' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3994' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4873' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4873' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3617' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3617' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3616' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3616' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3614' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3614' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n26_adj_390' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n26_adj_390' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3586' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3586' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3573' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3573' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3998' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3998' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3724' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3724' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n31_adj_409' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n31_adj_409' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3574' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3574' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3576' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3576' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3993' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3993' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3615' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3615' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3613' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3613' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3585' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3585' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3584' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3584' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3582' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3582' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n656' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n656' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n32_adj_410' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n32_adj_410' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3992' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3992' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3583' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3583' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3581' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3581' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3529' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3529' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n33' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n33' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3991' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3991' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n32' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n32' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n31' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n31' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n30_adj_342' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n30_adj_342' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n29_adj_343' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n29_adj_343' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3990' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3990' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n28_adj_341' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n28_adj_341' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4365' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4365' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3503' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3503' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3502' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3502' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3501' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3501' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3500' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3500' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3989' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3989' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3504' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3504' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3499' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3499' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3498' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3498' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3497' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3497' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3496' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3496' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4955' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4955' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4953' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4953' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3471' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3471' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3470' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3470' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3469' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3469' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3468' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3468' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3988' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3988' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3505' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3505' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3472' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3472' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3467' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3467' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3466' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3466' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3465' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3465' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3974' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3974' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3987' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3987' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3506' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3506' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3473' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3473' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3973' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3973' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3986' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3986' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3507' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3507' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3474' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3474' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3972' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3972' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3985' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3985' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3508' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3508' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3475' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3475' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3971' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3971' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3984' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3984' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3509' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3509' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3476' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3476' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3970' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3970' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3983' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3983' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3510' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3510' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3477' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3477' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3969' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3969' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3982' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3982' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3511' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3511' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3478' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3478' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3968' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3968' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3981' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3981' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3512' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3512' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3479' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3479' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3967' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3967' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3980' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3980' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3513' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3513' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3480' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3480' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3966' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3966' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3979' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3979' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3514' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3514' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3481' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3481' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3965' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3965' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3978' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3978' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3515' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3515' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3482' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3482' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3964' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3964' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3977' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3977' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3516' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3516' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3483' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3483' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3963' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3963' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3976' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3976' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3517' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3517' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3484' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3484' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3962' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3962' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3975' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3975' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3518' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3518' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3485' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3485' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3961' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3961' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3519' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3519' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3486' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3486' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3430' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3430' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3960' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3960' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n25_adj_396' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n25_adj_396' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n30' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n30' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n29' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n29' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n28_adj_339' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n28_adj_339' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n27_adj_340' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n27_adj_340' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3959' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3959' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3411' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3411' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3409' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3409' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3408' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3408' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n18_adj_338' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n18_adj_338' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3412' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3412' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3410' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3410' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3407' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3407' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3406' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3406' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4457' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4457' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3405' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3405' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3404' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3404' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3403' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3403' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3402' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3402' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3401' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3401' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3400' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3400' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3399' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3399' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3958' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3958' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3379' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3379' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3377' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3377' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3376' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3376' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3398' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3398' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3397' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3397' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3380' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3380' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3378' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3378' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3375' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3375' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3374' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3374' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4915' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4915' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4913' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4913' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3373' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3373' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3372' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3372' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3371' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3371' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3370' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3370' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3369' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3369' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3368' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3368' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3367' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3367' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3957' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3957' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3366' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3366' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3952' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3952' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3414' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3414' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3413' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3413' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3956' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3956' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3415' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3415' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3951' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3951' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3382' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3382' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3381' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3381' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3955' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3955' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3416' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3416' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3383' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3383' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3950' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3950' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3954' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3954' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3417' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3417' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3384' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3384' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3949' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3949' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3953' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3953' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3418' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3418' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3385' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3385' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3948' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3948' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3419' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3419' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3386' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3386' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3331' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3331' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3947' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3947' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n24_adj_407' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n24_adj_407' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n28_adj_335' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n28_adj_335' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n27' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n27' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n26_adj_336' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n26_adj_336' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n25' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n25' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3946' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3946' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4464' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4464' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3304' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3304' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3303' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3303' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3302' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3302' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3301' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3301' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3300' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3300' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3299' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3299' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3298' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3298' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3945' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3945' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3305' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3305' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4947' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4947' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4945' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4945' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3272' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3272' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3271' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3271' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3270' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3270' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3269' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3269' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3268' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3268' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3267' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3267' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3931' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3931' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3944' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3944' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3306' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3306' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3273' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3273' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3930' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3930' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3943' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3943' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3307' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3307' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3274' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3274' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3929' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3929' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3942' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3942' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3308' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3308' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3275' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3275' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3928' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3928' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3941' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3941' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3309' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3309' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3276' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3276' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3927' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3927' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3940' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3940' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3310' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3310' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3277' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3277' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3926' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3926' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3939' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3939' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3311' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3311' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3278' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3278' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3925' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3925' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3938' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3938' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3312' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3312' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3279' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3279' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3924' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3924' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3937' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3937' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3313' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3313' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3280' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3280' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3923' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3923' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3936' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3936' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3314' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3314' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3281' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3281' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3922' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3922' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3935' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3935' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3315' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3315' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3282' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3282' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3921' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3921' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3934' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3934' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3316' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3316' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3283' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3283' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3920' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3920' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3933' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3933' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3317' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3317' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3284' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3284' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3919' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3919' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3932' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3932' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3318' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3318' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3285' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3285' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3918' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3918' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3319' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3319' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3286' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3286' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3232' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3232' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3917' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3917' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n23_adj_406' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n23_adj_406' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3211' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3211' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n28' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n28' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n24' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n24' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n16' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n16' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3916' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3916' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3179' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3179' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3206' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3206' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3205' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3205' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n26' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n26' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n20' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n20' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3204' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3204' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3203' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3203' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3202' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3202' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3201' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3201' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3200' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3200' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3199' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3199' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3915' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3915' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3174' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3174' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3173' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3173' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3212' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3212' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3210' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3210' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3209' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3209' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3208' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3208' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4841' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4841' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3207' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3207' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3172' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3172' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3171' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3171' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3170' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3170' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3169' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3169' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3168' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3168' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3911' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3911' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3914' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3914' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3180' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3180' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3178' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3178' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3177' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3177' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3176' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3176' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4837' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4837' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3216' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3216' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3214' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3214' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3175' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3175' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3910' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3910' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3913' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3913' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3217' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3217' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3215' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3215' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3213' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3213' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3184' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3184' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3182' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3182' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3909' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3909' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3912' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3912' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3218' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3218' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3185' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3185' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3183' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3183' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3181' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3181' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3908' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3908' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3219' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3219' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3186' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3186' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3133' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3133' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3907' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3907' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n22_adj_405' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n22_adj_405' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n26_adj_413' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n26_adj_413' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n22_adj_412' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n22_adj_412' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3906' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3906' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3105' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3105' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3104' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3104' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n24_adj_411' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n24_adj_411' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n18_adj_408' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n18_adj_408' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3103' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3103' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3102' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3102' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3101' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3101' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3100' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3100' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3905' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3905' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3073' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3073' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3072' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3072' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4941' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4941' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3106' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3106' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3071' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3071' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3070' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3070' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3069' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3069' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3892' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3892' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3904' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3904' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3107' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3107' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4937' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4937' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3074' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3074' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3891' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3891' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3903' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3903' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3108' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3108' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3075' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3075' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3890' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3890' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3902' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3902' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3109' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3109' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3076' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3076' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3889' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3889' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3901' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3901' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3110' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3110' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3077' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3077' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3888' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3888' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3900' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3900' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3111' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3111' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3078' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3078' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3887' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3887' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3899' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3899' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3112' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3112' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3079' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3079' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3886' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3886' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3898' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3898' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3113' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3113' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3080' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3080' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3885' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3885' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3897' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3897' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3114' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3114' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3081' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3081' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3884' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3884' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3896' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3896' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3115' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3115' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3082' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3082' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3883' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3883' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3895' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3895' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3116' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3116' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3083' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3083' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3882' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3882' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3894' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3894' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3117' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3117' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3084' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3084' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3881' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3881' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3893' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3893' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3118' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3118' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3085' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3085' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3880' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3880' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3119' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3119' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3086' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3086' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3034' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3034' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3879' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3879' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n21_adj_398' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n21_adj_398' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3012' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3012' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3010' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3010' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n24_adj_385' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n24_adj_385' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n20_adj_384' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n20_adj_384' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3878' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3878' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2980' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2980' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2978' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2978' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3009' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3009' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3008' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3008' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n21_adj_383' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n21_adj_383' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n17_adj_382' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n17_adj_382' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3011' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3011' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3002' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3002' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3001' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3001' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3877' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3877' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2977' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2977' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2976' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2976' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3006' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3006' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3005' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3005' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3004' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3004' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3003' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3003' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4789' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4789' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3007' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3007' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2979' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2979' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2970' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2970' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3874' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3874' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3876' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3876' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2974' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2974' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2973' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2973' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2972' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2972' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2971' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2971' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4785' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4785' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3017' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3017' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3016' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3016' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3014' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3014' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2975' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2975' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3873' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3873' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3875' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3875' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3018' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3018' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3015' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3015' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3013' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3013' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2985' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2985' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2984' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2984' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2982' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2982' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3872' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3872' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3019' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3019' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2986' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2986' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2983' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2983' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2981' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2981' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2935' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2935' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3871' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3871' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n20_adj_366' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n20_adj_366' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n22_adj_381' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n22_adj_381' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n18_adj_380' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n18_adj_380' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3870' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3870' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n19_adj_379' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n19_adj_379' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n15_adj_378' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n15_adj_378' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3869' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3869' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2907' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2907' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2905' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2905' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2904' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2904' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2903' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2903' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2902' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2902' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4933' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4933' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2906' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2906' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3868' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3868' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2908' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2908' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2875' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2875' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2873' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2873' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2872' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2872' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2871' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2871' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3857' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3857' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4929' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4929' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2874' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2874' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3867' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3867' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2909' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2909' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2876' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2876' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3856' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3856' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3866' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3866' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2910' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2910' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2877' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2877' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3855' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3855' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3865' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3865' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2911' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2911' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2878' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2878' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3854' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3854' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3864' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3864' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2912' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2912' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2879' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2879' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3853' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3853' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3863' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3863' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2913' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2913' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2880' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2880' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3852' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3852' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3862' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3862' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2914' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2914' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2881' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2881' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3851' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3851' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3861' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3861' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2915' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2915' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2882' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2882' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3850' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3850' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3860' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3860' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2916' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2916' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2883' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2883' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3849' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3849' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3859' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3859' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2917' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2917' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2884' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2884' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3848' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3848' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3858' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3858' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2918' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2918' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2885' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2885' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3847' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3847' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2919' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2919' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2886' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2886' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2836' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2836' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3846' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3846' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n19_adj_402' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n19_adj_402' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2811' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2811' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2810' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2810' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n20_adj_334' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n20_adj_334' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n15' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n15' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3845' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3845' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2779' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2779' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2778' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2778' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2812' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2812' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2804' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2804' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2803' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2803' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n18' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n18' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4755' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4755' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2809' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2809' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3844' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3844' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2780' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2780' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2772' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2772' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3841' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3841' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2808' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2808' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2807' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2807' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2806' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2806' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2805' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2805' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4751' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4751' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2816' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2816' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2814' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2814' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2777' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2777' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3843' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3843' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2817' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2817' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3840' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3840' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2776' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2776' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2775' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2775' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2774' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2774' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2773' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2773' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2815' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2815' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2813' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2813' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2784' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2784' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2782' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2782' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3842' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3842' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2818' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2818' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2785' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2785' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3839' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3839' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2783' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2783' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2781' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2781' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2819' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2819' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2786' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2786' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2737' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2737' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3838' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3838' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n18_adj_401' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n18_adj_401' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2706' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2706' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n18_adj_377' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n18_adj_377' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n14_adj_376' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n14_adj_376' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3837' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3837' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2674' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2674' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n16_adj_375' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n16_adj_375' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4925' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4925' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3836' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3836' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2709' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2709' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2708' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2708' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2707' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2707' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2705' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2705' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2704' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2704' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4921' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4921' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3835' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3835' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2710' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2710' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2677' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2677' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2676' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2676' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2675' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2675' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2673' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2673' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3826' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3826' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3834' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3834' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2711' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2711' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2678' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2678' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3825' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3825' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3833' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3833' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2712' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2712' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2679' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2679' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3824' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3824' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3832' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3832' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2713' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2713' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2680' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2680' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3823' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3823' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3831' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3831' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2714' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2714' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2681' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2681' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3822' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3822' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3830' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3830' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2715' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2715' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2682' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2682' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3821' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3821' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3829' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3829' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2716' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2716' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2683' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2683' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3820' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3820' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3828' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3828' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2717' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2717' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2684' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2684' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3819' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3819' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3827' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3827' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2718' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2718' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2685' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2685' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3818' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3818' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2719' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2719' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2686' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2686' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2638' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2638' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3817' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3817' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n17_adj_400' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n17_adj_400' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2608' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2608' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2607' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2607' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n16_adj_337' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n16_adj_337' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n12' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n12' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3816' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3816' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2576' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2576' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2575' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2575' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2612' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2612' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2611' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2611' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2610' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2610' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n10' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n10' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4729' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4729' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2609' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2609' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3815' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3815' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2580' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2580' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2579' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2579' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2578' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2578' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2606' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2606' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2605' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2605' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4725' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4725' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2616' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2616' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2614' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2614' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2577' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2577' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3814' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3814' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2617' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2617' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2574' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2574' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3812' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3812' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2615' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2615' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2613' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2613' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2584' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2584' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2582' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2582' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3813' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3813' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2618' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2618' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2585' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2585' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3811' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3811' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2583' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2583' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2581' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2581' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2619' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2619' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2586' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2586' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2539' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2539' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3810' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3810' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n16_adj_399' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n16_adj_399' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n13_adj_404' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n13_adj_404' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n11_adj_403' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n11_adj_403' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3809' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3809' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2509' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2509' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2508' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2508' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2507' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2507' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2506' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2506' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4805' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4805' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3808' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3808' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2510' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2510' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2477' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2477' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2476' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2476' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2475' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2475' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3799' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3799' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4801' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4801' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3807' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3807' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2511' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2511' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2478' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2478' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3798' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3798' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3806' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3806' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2512' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2512' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2479' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2479' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3797' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3797' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3805' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3805' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2513' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2513' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2480' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2480' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3796' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3796' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3804' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3804' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2514' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2514' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2481' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2481' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3795' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3795' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3803' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3803' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2515' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2515' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2482' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2482' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3794' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3794' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3802' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3802' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2516' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2516' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2483' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2483' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3793' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3793' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3801' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3801' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2517' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2517' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2484' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2484' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3792' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3792' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3800' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3800' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2518' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2518' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2485' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2485' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3791' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3791' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2519' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2519' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2486' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2486' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2440' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2440' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3790' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3790' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n15_adj_397' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n15_adj_397' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2412' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2412' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2408' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2408' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2407' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2407' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n12_adj_395' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n12_adj_395' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3789' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3789' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2380' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2380' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2376' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2376' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3787' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3787' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4427' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4427' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2411' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2411' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2410' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2410' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2409' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2409' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3788' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3788' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3786' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3786' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4699' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4699' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4697' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4697' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2418' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2418' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2379' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2379' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2378' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2378' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2377' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2377' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2419' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2419' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2417' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2417' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2416' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2416' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2414' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2414' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2415' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2415' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2413' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2413' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2386' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2386' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3785' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3785' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n14' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n14' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2385' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2385' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2384' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2384' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2382' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2382' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2383' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2383' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2381' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2381' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2341' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2341' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3784' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3784' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n8_adj_393' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n8_adj_393' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n7_adj_394' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n7_adj_394' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2311' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2311' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3783' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3783' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2312' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2312' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4737' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4737' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2310' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2310' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2309' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2309' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2308' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2308' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2279' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2279' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3782' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3782' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2280' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2280' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4733' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4733' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2278' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2278' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2277' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2277' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3776' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3776' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3781' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3781' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2314' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2314' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2313' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2313' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3775' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3775' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3780' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3780' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2315' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2315' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5099' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5099' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5037' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5037' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2281' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2281' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3774' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3774' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3779' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3779' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2316' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2316' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2283' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2283' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5044' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5044' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2282' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2282' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3773' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3773' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3778' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3778' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2317' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2317' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2284' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2284' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3772' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3772' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3777' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3777' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2318' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2318' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2285' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2285' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3771' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3771' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2319' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2319' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2286' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2286' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2242' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2242' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3770' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3770' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n13_adj_391' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n13_adj_391' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n6_adj_389' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n6_adj_389' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4369' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4369' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2212' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2212' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2211' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2211' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3769' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3769' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2210' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2210' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2209' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2209' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4675' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4675' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2213' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2213' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2180' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2180' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2179' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2179' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3768' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3768' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2178' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2178' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3766' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3766' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2217' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2217' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2216' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2216' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2215' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2215' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2214' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2214' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2181' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2181' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3767' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3767' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2218' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2218' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3765' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3765' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2185' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2185' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2184' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2184' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2183' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2183' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2182' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2182' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2219' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2219' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2186' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2186' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2143' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2143' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3764' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3764' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n12_adj_392' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n12_adj_392' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4424' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4424' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2112' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2112' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2111' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2111' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2110' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2110' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3763' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3763' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4691' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4691' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4689' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4689' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2080' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2080' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2079' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2079' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3757' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3757' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3762' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3762' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2114' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2114' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2113' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2113' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3756' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3756' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3761' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3761' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2115' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2115' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2082' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2082' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2081' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2081' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3755' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3755' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3760' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3760' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2116' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2116' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2083' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2083' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3754' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3754' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3759' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3759' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2117' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2117' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2084' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2084' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3753' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3753' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3758' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3758' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2118' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2118' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2085' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2085' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3752' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3752' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2119' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2119' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2086' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2086' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2044' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2044' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3751' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3751' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n11' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n11' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4651' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4651' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2013' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2013' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2012' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2012' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2011' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2011' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3750' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3750' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4647' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4647' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2018' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2018' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2014' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2014' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1981' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1981' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1980' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1980' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3749' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3749' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2019' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2019' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2017' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2017' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2016' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2016' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2015' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2015' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1986' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1986' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1982' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1982' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3748' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3748' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1913' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1913' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n10_adj_345' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n10_adj_345' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1985' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1985' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1984' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1984' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1983' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1983' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1945' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1945' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3747' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3747' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4669' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4669' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1912' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1912' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3746' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3746' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4665' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4665' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1914' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1914' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1563' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1563' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3745' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3745' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1916' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1916' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4960' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4960' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1915' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1915' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1565' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1565' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3710' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3710' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1135' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1135' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3744' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3744' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1917' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1917' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1567' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1567' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4959' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4959' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1566' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1566' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3709' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3709' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3743' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3743' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1918' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1918' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1568' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1568' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3708' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3708' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1919' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1919' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1843' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1843' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1569' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1569' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3707' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3707' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n9' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n9' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4561' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4561' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1256' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1256' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3706' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3706' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1139' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1139' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4555' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4555' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2_adj_344' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2_adj_344' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1138' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1138' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1137' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1137' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3705' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3705' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1140' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1140' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n6' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n6' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4042' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4042' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n631' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n631' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n7' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n7' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4041' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4041' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3_adj_387' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3_adj_387' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n8_adj_388' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n8_adj_388' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4_adj_386' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4_adj_386' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4040' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4040' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5_adj_374' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5_adj_374' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4039' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4039' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n6_adj_373' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n6_adj_373' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4038' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4038' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n7_adj_372' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n7_adj_372' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4037' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4037' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n8' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n8' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4036' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4036' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n9_adj_371' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n9_adj_371' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4035' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4035' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4034' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4034' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n10_adj_370' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n10_adj_370' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4033' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4033' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n11_adj_369' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n11_adj_369' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4032' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4032' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n12_adj_368' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n12_adj_368' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4031' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4031' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n13' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n13' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4030' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4030' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n14_adj_367' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n14_adj_367' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4029' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4029' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n15_adj_365' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n15_adj_365' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4028' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4028' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n16_adj_364' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n16_adj_364' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4027' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4027' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n17' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n17' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4026' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4026' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n18_adj_363' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n18_adj_363' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4025' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4025' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n19' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n19' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4024' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4024' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n20_adj_362' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n20_adj_362' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4023' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4023' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n21' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n21' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4022' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4022' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n22' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n22' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4021' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4021' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n23' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n23' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4020' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4020' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n24_adj_361' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n24_adj_361' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4019' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4019' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n25_adj_360' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n25_adj_360' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4018' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4018' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n26_adj_359' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n26_adj_359' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4017' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4017' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n27_adj_358' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n27_adj_358' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4016' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4016' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n28_adj_357' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n28_adj_357' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4015' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4015' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n29_adj_356' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n29_adj_356' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4014' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4014' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n30_adj_355' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n30_adj_355' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4013' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4013' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n31_adj_354' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n31_adj_354' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4012' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4012' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n32_adj_353' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n32_adj_353' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n33_adj_352' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n33_adj_352' becasue it is not driving any logic
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal sda_output:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "addr_N" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|addr[10]_N} [get_nets {addr_N}]
Warning: Unable to find Clock(TinyFPGA_B|addr[10]_N).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|addr[10]_N}]
Warning: Unable to find Clock(TinyFPGA_B|addr[10]_N).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|addr[10]_N}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 4 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	61
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	56
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	62
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	56

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	56
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	62/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.7 (sec)

Final Design Statistics
    Number of LUTs      	:	62
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	56
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	62/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 109.47 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 51
used logic cells: 62
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 51
used logic cells: 62
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 122 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           324060K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:26:21 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(65): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(55): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(16000000,400000)(logic)

INFO - synthesis: verilog/eeprom.v(55): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(35): Register reset_n_16 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(93): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: verilog/TinyFPGA_B.v(93): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One



WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(117): Register \eeprom/i2c/stretch_216 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(117): Register \eeprom/i2c/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(296): Register \eeprom/i2c/addr_rw_i0_i0 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n1541, loads : 2
  Net : n1540, loads : 2
  Net : n1531, loads : 2
  Net : n1543, loads : 2
  Net : n1539, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl_enable [ get_nets        |             |             |
scl_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 215.754  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.578  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal sda_output:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "scl_enable" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|scl_enable} [get_nets {scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl_enable}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	30
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	30/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.5 (sec)

Final Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	30/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 40
used logic cells: 30
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 40
used logic cells: 30
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 58 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
 total           323672K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:29:21 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(65): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(55): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(16000000,400000)(logic)

INFO - synthesis: verilog/eeprom.v(55): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(35): Register reset_n_16 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One



WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(117): Register \eeprom/i2c/stretch_216 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(117): Register \eeprom/i2c/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(296): Register \eeprom/i2c/addr_rw_i0_i0 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n1557, loads : 2
  Net : n1556, loads : 2
  Net : n1547, loads : 2
  Net : n1559, loads : 2
  Net : n1555, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl_enable [ get_nets        |             |             |
scl_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 215.680  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.490  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal sda_output:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "scl_enable" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|scl_enable} [get_nets {scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl_enable}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	30
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	30/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.5 (sec)

Final Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	30/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 40
used logic cells: 30
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 40
used logic cells: 30
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
running router/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:30:12 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(65): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(55): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(16000000,400000)(logic)

INFO - synthesis: verilog/eeprom.v(55): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(35): Register reset_n_16 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(35): Register read_only_18 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One



WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(117): Register \eeprom/i2c/stretch_216 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(117): Register \eeprom/i2c/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(296): Register \eeprom/i2c/addr_rw_i0_i0 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n1557, loads : 2
  Net : n1556, loads : 2
  Net : n1547, loads : 2
  Net : n1559, loads : 2
  Net : n1555, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl_enable [ get_nets        |             |             |
scl_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 215.680  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.450  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal sda_output:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "scl_enable" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|scl_enable} [get_nets {scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl_enable}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	30
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	30/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.5 (sec)

Final Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	30/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 40
used logic cells: 30
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 40
used logic cells: 30
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:35:03 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(65): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(55): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(16000000,400000)(logic)

INFO - synthesis: verilog/eeprom.v(55): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(35): Register reset_n_16 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(35): Register read_only_18 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One



WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(117): Register \eeprom/i2c/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(296): Register \eeprom/i2c/addr_rw_i0_i0 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n1542, loads : 2
  Net : n1541, loads : 2
  Net : n1540, loads : 2
  Net : n1532, loads : 2
  Net : n1544, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl_enable [ get_nets        |             |             |
scl_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 215.648  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.562  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal sda_output:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "scl_enable" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|scl_enable} [get_nets {scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl_enable}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	30
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	30/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.5 (sec)

Final Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	30/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 40
used logic cells: 30
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 40
used logic cells: 30
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:36:20 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(65): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(56): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(16000000,400000)(logic)

INFO - synthesis: verilog/eeprom.v(56): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(36): Register rw_18 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(36): Register read_only_19 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One
INFO - synthesis: Extracted state machine for register '\eeprom/i2c/state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

original encoding -> new encoding (one-hot encoding)

 0000 -> 000000001

 0001 -> 000000010

 0010 -> 000000100

 0011 -> 000001000

 0100 -> 000010000

 0101 -> 000100000

 0110 -> 001000000

 0111 -> 010000000

 1000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(117): Register \eeprom/i2c/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(272): Register \eeprom/i2c/state_FSM__i1 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(296): Register \eeprom/i2c/sda_int_217 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(272): Register \eeprom/i2c/state_FSM__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(296): Register \eeprom/i2c/scl_ena_216 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n25, loads : 2
  Net : n24, loads : 2
  Net : n23, loads : 2
  Net : n22, loads : 2
  Net : n21, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl_enable [ get_nets        |             |             |
scl_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 216.434  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.502  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal sda_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "scl_enable" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|scl_enable} [get_nets {scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl_enable}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	29/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.2 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	29/7680
    PLBs                        :	4/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.83 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 30
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 30
used logic cells: 29
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP8K


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
running router/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:38:19 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(65): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(56): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(16000000,400000)(logic)

INFO - synthesis: verilog/eeprom.v(56): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(36): Register rw_18 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(36): Register read_only_19 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One
INFO - synthesis: Extracted state machine for register '\eeprom/i2c/state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

original encoding -> new encoding (one-hot encoding)

 0000 -> 000000001

 0001 -> 000000010

 0010 -> 000000100

 0011 -> 000001000

 0100 -> 000010000

 0101 -> 000100000

 0110 -> 001000000

 0111 -> 010000000

 1000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(117): Register \eeprom/i2c/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(272): Register \eeprom/i2c/state_FSM__i1 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(296): Register \eeprom/i2c/scl_ena_216 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(296): Register \eeprom/i2c/sda_int_217 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(272): Register \eeprom/i2c/state_FSM__i2 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 60 of 7680 (0 % )
SB_CARRY => 369
SB_DFF => 60
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 857
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 60
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/delay_counter_31, loads : 35
  Net : eeprom/n2, loads : 30
  Net : eeprom/n3529, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/n3133, loads : 20
  Net : eeprom/n3034, loads : 19
  Net : eeprom/n2935, loads : 18
  Net : eeprom/n2836, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.051 MHz|   207 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 284.789  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 13.468  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'eeprom.reset_n_17' because it is not driving any logic
Warning: Removing the instance 'eeprom.ena_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.busy_I_0_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i14_4_lut_adj_90' because it is not driving any logic
Warning: Removing the instance 'eeprom.equal_15_i30_1_lut_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i11_4_lut_adj_85' because it is not driving any logic
Warning: Removing the instance 'eeprom.i10_4_lut_adj_88' because it is not driving any logic
Warning: Removing the instance 'eeprom.i9_4_lut_adj_86' because it is not driving any logic
Warning: Removing the instance 'eeprom.i8_3_lut_adj_89' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4323_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4320_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4317_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4332_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4329_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4326_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4338_1_lut_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4341_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4335_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1199_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2444_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2445_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1199_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1199_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2446_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1199_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1199_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2447_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1199_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1199_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2448_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1199_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1199_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2449_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1199_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1199_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2450_rep_1_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1199_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1199_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_59' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1199_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i7_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1199_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_25_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_55' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2360_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_57' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i6_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_24' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_48' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2376_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2362_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_47' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_24_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_54' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_23_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i5_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_43' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_21_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_22_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_46' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_23' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_53' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_19_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i4_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_41' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_20_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_44' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_22' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_51' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i8_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2382_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2369_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i3_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_40' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_18_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2372_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_21' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_49' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2381_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2380_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2378_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2473_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i2_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_39' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_17_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_20' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2379_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2377_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i1_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_38' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_19' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2373_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_18' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i17_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_17' because it is not driving any logic
Warning: Removing the instance 'eeprom.i14_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i13_4_lut_adj_121' because it is not driving any logic
Warning: Removing the instance 'eeprom.i12_4_lut_adj_120' because it is not driving any logic
Warning: Removing the instance 'eeprom.i11_4_lut_adj_122' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.i10_4_lut_adj_92' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_109' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2300_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2299_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2298_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2297_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2296_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2301_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2295_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2294_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2293_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_24_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_3_lut_adj_107' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_106' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_17_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_18_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_19_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_20_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2302_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_21_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_22_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_23_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_23' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2303_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_22' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2304_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_21' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2305_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_20' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4292_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_19' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2307_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_18' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2308_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_17' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2309_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2310_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2311_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2312_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2313_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2357_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2314_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i9_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i16_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i13_4_lut_adj_78' because it is not driving any logic
Warning: Removing the instance 'eeprom.i12_4_lut_adj_80' because it is not driving any logic
Warning: Removing the instance 'eeprom.i11_4_lut_adj_79' because it is not driving any logic
Warning: Removing the instance 'eeprom.i10_4_lut_adj_81' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2237_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2236_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_74' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4291_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2238_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2235_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2234_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_77' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2233_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2232_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2231_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2230_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2229_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2228_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2227_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2240_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2226_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_23_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_3_lut_adj_76' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_75' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_17_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_18_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_19_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_20_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_21_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_22_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_22' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2241_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2242_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_21' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2243_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_20' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2244_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_19' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2245_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_18' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2290_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2246_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_17' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i10_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i15_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i12_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i11_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i10_4_lut_adj_72' because it is not driving any logic
Warning: Removing the instance 'eeprom.i9_4_lut_adj_73' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2165_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_36' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2164_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2163_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2162_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2161_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2160_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2159_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_22_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2166_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_17_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_18_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_19_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_20_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_21_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_21' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2167_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_20' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2168_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_19' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2169_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_18' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2170_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_17' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2171_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2172_rep_15_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2173_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2174_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2175_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2176_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2177_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2223_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2178_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i11_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i14_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2103_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i13_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i9_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_71' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2104_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2101_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i10_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i6_4_lut_adj_70' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2099_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2094_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2093_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2092_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2097_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_21_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2100_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2098_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2096_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2095_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_69' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2102_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_18_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_19_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_20_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_20' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_17_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_68' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2106_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_19' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2108_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2107_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2105_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_18' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2109_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_17' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2156_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2110_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i12_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i13_4_lut_adj_119' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i12_4_lut_adj_118' because it is not driving any logic
Warning: Removing the instance 'eeprom.i8_4_lut_adj_117' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2029_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2028_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i10_4_lut_adj_116' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4_4_lut_adj_115' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2027_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2026_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2025_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_20_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2031_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_114' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2030_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_17_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_18_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_19_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_19' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2032_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_113' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_18' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2033_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_17' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2034_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2035_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2036_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2037_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2038_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2039_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2040_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2041_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2089_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i2042_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i13_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i12_4_lut_adj_112' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1968_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1966_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i11_4_lut_adj_111' because it is not driving any logic
Warning: Removing the instance 'eeprom.i7_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1965_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1964_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i8_4_lut_adj_110' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4_4_lut_adj_108' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1967_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1958_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_19_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1962_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1961_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1960_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1959_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_105' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1963_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_18_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_18' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_17_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_104' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1972_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1970_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_17' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1973_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1971_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1969_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_2022_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1974_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i14_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i11_4_lut_adj_103' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i10_4_lut_adj_102' because it is not driving any logic
Warning: Removing the instance 'eeprom.i6_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1895_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i7_4_lut_adj_101' because it is not driving any logic
Warning: Removing the instance 'eeprom.i3_4_lut_adj_100' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1896_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1893_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1892_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1891_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_18_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_99' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1894_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1897_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_17_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_17' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_98' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1898_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1899_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1900_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1901_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1902_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1903_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1904_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1905_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1955_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1906_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i15_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i10_4_lut_adj_97' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1831_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1830_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i9_4_lut_adj_95' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4_4_lut_adj_96' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1832_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1824_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_17_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i7_4_lut_adj_91' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_94' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1829_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1828_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1827_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1826_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1825_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_93' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1834_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1836_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1835_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1833_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1837_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1888_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1838_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i16_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i9_4_lut_adj_87' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_17_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i8_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i3_4_lut_adj_84' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1761_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i6_4_lut_adj_65' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_83' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1760_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1762_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1759_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1758_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1757_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_16_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_67' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1763_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1764_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1765_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1766_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1767_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1768_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1769_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1821_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1770_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i17_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i8_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_18_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1692_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1691_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i7_4_lut_adj_64' because it is not driving any logic
Warning: Removing the instance 'eeprom.i3_4_lut_adj_63' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1696_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1695_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1694_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_62' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_61' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1693_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1690_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_15_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_60' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1698_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1700_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1699_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1697_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1701_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1754_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1702_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i18_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i7_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_19_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i5_4_lut_adj_58' because it is not driving any logic
Warning: Removing the instance 'eeprom.i3_4_lut_adj_56' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1625_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1624_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1623_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_14_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_52' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1626_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1627_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_50' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1628_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1629_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1630_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1631_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1632_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1633_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1687_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1634_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i19_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i6_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_20_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1560_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1556_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_13_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i5_4_lut_adj_45' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_42' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1559_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1558_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1557_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_3_lut_adj_37' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_35' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1620_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1566_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1565_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1564_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1562_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4300_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4298_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i20_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i5_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_21_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i2_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_34' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1491_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1492_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_33' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1490_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1489_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_12_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_32' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4297_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1493_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1495_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4289_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1427_rep_41_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1496_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1360_rep_48_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1497_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1553_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1498_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i21_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_22_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_30' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_31' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1424_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1423_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1422_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_11_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_29' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1425_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1429_rep_43_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1428_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4296_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1426_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1486_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1430_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i22_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i3_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_23_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_28' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1356_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1355_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_10_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_3_lut_adj_27' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_adj_26' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1358_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1357_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1359_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1360_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1361_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1419_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1362_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i23_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_25' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_24_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_24' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4294_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1288_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_9_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1352_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_3_lut_adj_23' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1294_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1290_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i24_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1293_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1292_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1291_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4211_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_25_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i3285_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1220_3_lut_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_2_lut_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4293_3_lut_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1198_8_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1224_3_lut_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1198_7_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1223_3_lut_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1198_6_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1198_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.i770_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1225_3_lut_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1198_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i4209_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1198_5_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1198_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_add_1285_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_i1226_3_lut_4_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1198_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1198_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i25_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_82' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1198_2_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i31_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1198_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_26_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.i1_4_lut_adj_66' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_33_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i29_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i30_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_32_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1198_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i28_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_32' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i32_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_30_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_31_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.add_1198_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i27_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_29_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_31' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i31_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_mux_3_i26_3_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_28_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i30_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_30' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_27_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i29_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_29' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i28_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_28' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i27_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_27' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i26_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_26' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i25_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_25' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_24' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i24_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_23' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i23_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_22' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i22_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_21' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i21_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_20' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i20_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_19' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i19_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_18' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i18_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_17' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i17_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_16' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i16_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_15' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i15_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_14' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i14_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_13' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i13_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_12' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i12_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_11' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i11_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_10' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i10_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_9' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i9_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_8' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i8_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_7' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i7_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_6' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i6_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_5' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i5_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_4' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i4_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_3' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i3_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_add_3_2' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i2_1_lut' because it is not driving any logic
Warning: Removing the instance 'eeprom.rem_5_unary_minus_2_inv_0_i1_1_lut' because it is not driving any logic
Warning: Removing the net 'n246' becasue no there is no driver for it
Warning: Removing the net 'n246' becasue it is not driving any logic
Warning: Removing the net 'eeprom.reset_n_N' becasue no there is no driver for it
Warning: Removing the net 'eeprom.reset_n_N' becasue it is not driving any logic
Warning: Removing the net 'eeprom.ena_N' becasue no there is no driver for it
Warning: Removing the net 'eeprom.ena_N' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7__N_85' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7__N_85' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7__N_67' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7__N_67' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n26_adj_384' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n26_adj_384' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n25_adj_382' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n25_adj_382' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n24_adj_383' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n24_adj_383' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n23_adj_381' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n23_adj_381' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_6' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_6' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_4' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_4' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_3' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_3' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_2' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_2' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_9' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_9' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_8' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_8' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_5' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_5' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_1' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_1' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_7' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_7' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_12' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_12' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_11' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_11' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_10' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_10' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_14' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_14' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_13' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_13' becasue it is not driving any logic
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_0' becasue no there is no driver for it
Warning: Removing the net 'eeprom.number_of_bytes_7_N_68_0' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5461' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5461' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5458' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5458' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5455' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5455' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5470' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5470' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5467' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5467' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5464' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5464' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5476' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5476' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4340' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4340' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3711' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3711' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5473' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5473' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4339' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4339' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1901' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1901' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3712' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3712' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4338' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4338' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3713' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3713' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4071' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4071' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1902' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1902' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4337' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4337' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3714' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3714' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1903' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1903' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4070' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4070' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4336' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4336' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3715' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3715' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1904' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1904' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4069' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4069' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4335' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4335' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3716' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3716' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1905' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1905' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4068' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4068' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4334' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4334' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3717' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3717' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1906' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1906' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4067' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4067' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5321' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5321' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4333' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4333' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1907' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1907' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4066' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4066' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3628' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3628' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1908' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1908' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4332' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4332' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3719' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3719' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4065' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4065' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5320' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5320' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5122' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5122' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3596' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3596' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n28_adj_330' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n28_adj_330' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4331' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4331' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3720' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3720' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n27' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n27' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4326' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4326' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4988' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4988' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3612' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3612' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3598' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3598' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n31' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n31' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3564' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3564' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4976' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4976' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3565' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3565' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4330' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4330' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3721' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3721' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n28' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n28' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4986' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4986' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3567' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3567' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3580' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3580' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3566' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3566' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5138' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5138' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3572' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3572' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4325' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4325' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4974' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4974' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3569' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3569' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4329' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4329' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3722' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3722' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n29' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n29' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4984' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4984' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3568' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3568' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5136' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5136' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3579' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3579' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4324' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4324' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5178' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5178' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3619' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3619' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3618' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3618' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3605' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3605' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4328' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4328' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3723' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3723' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n30' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n30' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4982' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4982' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3570' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3570' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3608' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3608' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3578' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3578' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4323' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4323' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5174' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5174' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3617' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3617' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3616' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3616' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3614' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3614' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n26_adj_378' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n26_adj_378' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3586' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3586' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3573' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3573' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4327' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4327' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3724' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3724' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n31_adj_387' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n31_adj_387' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4980' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4980' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3571' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3571' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3576' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3576' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4322' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4322' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3615' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3615' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3613' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3613' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3585' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3585' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3584' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3584' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3582' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3582' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n656' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n656' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n32_adj_386' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n32_adj_386' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4978' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4978' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3574' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3574' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4321' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4321' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3583' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3583' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3581' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3581' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n33_adj_385' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n33_adj_385' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3609' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3609' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3575' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3575' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4320' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4320' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3577' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3577' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3529' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3529' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4319' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4319' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n32_adj_401' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n32_adj_401' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n31_adj_409' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n31_adj_409' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n30_adj_408' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n30_adj_408' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n29_adj_410' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n29_adj_410' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4318' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4318' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n28_adj_389' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n28_adj_389' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4769' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4769' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3504' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3504' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3503' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3503' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3502' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3502' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3501' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3501' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3500' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3500' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4317' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4317' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3505' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3505' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3499' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3499' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3498' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3498' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3497' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3497' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3496' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3496' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5284' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5284' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5282' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5282' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3472' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3472' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3471' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3471' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3470' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3470' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3469' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3469' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3468' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3468' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4316' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4316' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3506' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3506' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3473' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3473' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3467' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3467' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3466' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3466' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3465' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3465' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4303' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4303' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4315' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4315' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3507' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3507' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3474' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3474' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4302' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4302' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4314' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4314' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3508' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3508' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3475' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3475' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4301' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4301' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4313' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4313' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3509' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3509' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3476' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3476' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4300' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4300' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4312' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4312' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3510' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3510' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3477' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3477' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4299' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4299' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4311' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4311' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3511' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3511' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3478' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3478' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4298' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4298' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4310' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4310' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3512' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3512' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3479' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3479' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4297' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4297' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4309' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4309' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3513' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3513' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3480' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3480' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4296' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4296' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4308' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4308' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3514' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3514' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3481' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3481' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4295' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4295' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4307' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4307' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3515' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3515' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3482' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3482' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4294' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4294' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4306' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4306' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3516' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3516' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3483' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3483' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4293' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4293' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4305' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4305' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3517' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3517' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3484' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3484' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4292' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4292' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4304' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4304' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3518' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3518' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3485' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3485' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4291' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4291' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3519' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3519' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3486' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3486' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3430' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3430' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4290' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4290' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n25_adj_392' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n25_adj_392' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n30_adj_371' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n30_adj_371' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n29_adj_373' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n29_adj_373' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n28_adj_372' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n28_adj_372' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n27_adj_374' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n27_adj_374' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4289' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4289' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3409' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3409' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3408' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3408' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n18_adj_370' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n18_adj_370' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3411' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3411' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3410' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3410' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3407' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3407' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3406' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3406' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4695' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4695' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3405' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3405' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3404' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3404' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3403' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3403' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3402' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3402' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3401' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3401' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3400' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3400' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3399' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3399' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4288' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4288' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3412' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3412' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3377' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3377' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3376' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3376' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3398' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3398' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3397' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3397' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3379' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3379' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3378' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3378' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3375' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3375' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3374' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3374' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5244' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5244' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5242' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5242' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3373' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3373' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3372' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3372' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3371' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3371' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3370' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3370' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3369' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3369' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3368' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3368' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3367' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3367' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4287' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4287' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3380' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3380' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3366' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3366' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4281' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4281' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3413' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3413' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4286' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4286' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3414' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3414' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4280' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4280' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3381' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3381' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4285' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4285' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3415' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3415' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3382' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3382' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4279' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4279' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4284' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4284' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3416' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3416' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3383' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3383' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4278' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4278' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4283' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4283' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3417' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3417' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3384' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3384' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4277' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4277' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4282' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4282' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3418' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3418' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3385' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3385' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4276' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4276' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3419' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3419' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3386' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3386' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3331' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3331' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4275' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4275' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n24_adj_391' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n24_adj_391' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n28_adj_366' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n28_adj_366' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n27_adj_368' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n27_adj_368' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n26_adj_367' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n26_adj_367' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n25_adj_369' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n25_adj_369' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4274' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4274' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3305' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3305' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4779' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4779' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3304' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3304' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3303' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3303' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3302' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3302' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3301' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3301' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3300' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3300' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3299' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3299' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3298' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3298' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4273' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4273' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3306' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3306' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3273' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3273' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5276' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5276' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5274' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5274' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3272' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3272' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3271' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3271' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3270' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3270' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3269' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3269' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3268' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3268' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3267' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3267' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4260' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4260' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4272' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4272' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3307' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3307' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3274' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3274' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4259' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4259' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4271' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4271' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3308' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3308' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3275' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3275' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4258' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4258' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4270' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4270' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3309' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3309' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3276' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3276' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4257' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4257' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4269' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4269' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3310' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3310' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3277' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3277' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4256' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4256' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4268' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4268' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3311' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3311' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3278' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3278' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4255' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4255' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4267' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4267' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3312' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3312' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3279' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3279' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4254' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4254' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4266' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4266' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3313' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3313' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3280' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3280' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4253' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4253' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4265' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4265' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3314' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3314' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3281' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3281' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4252' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4252' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4264' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4264' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3315' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3315' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3282' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3282' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4251' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4251' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4263' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4263' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3316' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3316' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3283' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3283' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4250' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4250' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4262' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4262' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3317' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3317' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3284' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3284' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4249' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4249' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4261' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4261' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3318' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3318' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3285' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3285' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4248' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4248' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3319' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3319' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3286' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3286' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3232' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3232' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4247' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4247' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n23_adj_390' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n23_adj_390' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3211' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3211' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n28_adj_365' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n28_adj_365' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n24_adj_364' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n24_adj_364' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n16_adj_363' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n16_adj_363' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4246' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4246' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3179' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3179' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3212' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3212' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3209' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3209' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n25_adj_362' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n25_adj_362' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n21_adj_361' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n21_adj_361' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3207' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3207' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3202' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3202' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3201' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3201' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3200' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3200' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3205' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3205' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3199' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3199' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4245' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4245' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3180' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3180' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3177' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3177' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3208' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3208' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3206' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3206' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3204' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3204' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3203' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3203' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5146' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5146' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3210' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3210' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3175' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3175' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3170' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3170' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3169' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3169' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3168' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3168' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3173' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3173' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4240' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4240' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4244' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4244' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3176' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3176' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3174' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3174' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3172' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3172' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3171' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3171' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5142' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5142' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3214' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3214' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3178' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3178' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4239' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4239' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4243' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4243' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3216' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3216' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3215' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3215' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3213' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3213' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3182' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3182' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4238' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4238' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4242' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4242' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3217' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3217' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3184' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3184' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3183' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3183' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3181' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3181' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4237' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4237' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4241' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4241' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3218' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3218' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3185' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3185' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4236' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4236' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3219' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3219' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3186' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3186' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3133' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3133' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4235' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4235' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n22' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n22' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n26_adj_407' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n26_adj_407' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n22_adj_406' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n22_adj_406' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4234' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4234' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3105' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3105' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3104' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3104' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n24_adj_405' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n24_adj_405' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n18_adj_404' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n18_adj_404' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3103' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3103' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3102' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3102' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3101' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3101' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3100' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3100' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4233' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4233' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3073' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3073' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3072' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3072' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3107' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3107' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5270' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5270' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3106' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3106' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3071' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3071' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3070' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3070' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3069' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3069' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4221' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4221' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4232' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4232' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3108' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3108' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3075' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3075' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5266' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5266' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3074' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3074' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4220' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4220' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4231' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4231' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3109' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3109' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3076' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3076' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4219' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4219' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4230' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4230' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3110' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3110' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3077' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3077' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4218' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4218' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4229' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4229' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3111' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3111' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3078' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3078' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4217' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4217' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4228' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4228' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3112' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3112' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3079' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3079' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4216' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4216' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4227' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4227' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3113' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3113' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3080' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3080' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4215' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4215' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4226' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4226' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3114' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3114' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3081' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3081' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4214' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4214' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4225' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4225' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3115' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3115' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3082' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3082' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4213' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4213' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4224' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4224' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3116' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3116' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3083' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3083' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4212' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4212' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4223' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4223' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3117' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3117' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3084' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3084' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4211' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4211' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4222' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4222' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3118' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3118' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3085' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3085' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4210' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4210' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3119' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3119' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3086' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3086' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3034' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3034' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4209' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4209' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n21' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n21' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3012' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3012' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3010' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3010' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n24_adj_403' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n24_adj_403' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n20_adj_402' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n20_adj_402' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4208' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4208' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2980' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2980' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2978' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2978' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3009' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3009' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3008' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3008' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n21_adj_400' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n21_adj_400' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n17_adj_399' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n17_adj_399' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3011' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3011' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3002' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3002' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3001' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3001' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4207' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4207' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2977' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2977' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2976' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2976' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3006' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3006' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3005' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3005' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3004' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3004' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3003' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3003' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5118' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5118' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3007' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3007' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2979' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2979' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2970' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2970' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4203' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4203' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4206' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4206' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2974' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2974' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2973' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2973' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2972' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2972' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2971' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2971' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5114' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5114' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3016' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3016' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3014' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3014' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2975' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2975' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4202' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4202' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4205' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4205' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3017' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3017' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3015' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3015' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3013' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3013' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2984' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2984' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2982' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2982' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4201' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4201' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4204' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4204' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3018' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3018' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2985' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2985' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2983' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2983' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2981' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2981' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4200' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4200' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3019' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3019' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2986' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2986' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2935' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2935' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4199' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4199' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n20' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n20' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n22_adj_398' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n22_adj_398' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n18_adj_397' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n18_adj_397' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4198' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4198' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2907' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2907' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n19_adj_396' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n19_adj_396' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n15_adj_395' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n15_adj_395' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4197' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4197' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2908' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2908' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2875' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2875' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2905' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2905' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2904' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2904' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2903' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2903' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2902' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2902' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5262' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5262' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2906' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2906' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4196' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4196' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2909' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2909' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2876' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2876' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2873' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2873' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2872' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2872' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2871' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2871' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4186' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4186' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5258' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5258' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2874' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2874' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4195' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4195' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2910' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2910' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2877' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2877' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4185' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4185' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4194' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4194' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2911' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2911' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2878' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2878' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4184' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4184' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4193' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4193' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2912' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2912' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2879' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2879' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4183' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4183' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4192' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4192' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2913' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2913' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2880' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2880' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4182' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4182' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4191' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4191' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2914' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2914' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2881' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2881' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4181' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4181' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4190' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4190' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2915' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2915' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2882' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2882' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4180' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4180' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4189' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4189' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2916' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2916' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2883' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2883' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4179' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4179' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4188' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4188' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2917' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2917' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2884' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2884' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4178' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4178' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4187' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4187' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2918' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2918' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2885' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2885' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4177' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4177' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2919' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2919' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2886' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2886' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2836' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2836' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4176' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4176' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n19_adj_380' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n19_adj_380' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2811' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2811' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2810' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2810' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n20_adj_393' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n20_adj_393' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n15_adj_394' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n15_adj_394' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4175' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4175' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2779' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2779' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2778' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2778' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2812' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2812' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2804' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2804' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2803' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2803' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n18_adj_388' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n18_adj_388' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5088' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5088' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2809' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2809' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4174' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4174' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2780' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2780' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2772' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2772' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4170' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4170' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2808' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2808' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2807' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2807' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2806' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2806' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2805' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2805' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5084' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5084' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2814' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2814' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2777' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2777' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4173' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4173' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2816' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2816' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4169' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4169' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2776' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2776' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2775' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2775' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2774' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2774' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2773' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2773' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2815' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2815' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2813' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2813' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2782' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2782' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4172' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4172' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2817' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2817' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2784' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2784' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4168' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4168' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2783' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2783' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2781' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2781' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4171' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4171' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2818' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2818' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2785' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2785' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4167' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4167' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2819' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2819' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2786' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2786' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2737' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2737' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4166' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4166' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n18' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n18' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n18_adj_376' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n18_adj_376' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n13_adj_379' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n13_adj_379' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4165' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4165' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2709' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2709' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n16_adj_359' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n16_adj_359' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5254' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5254' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2708' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2708' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4164' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4164' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2710' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2710' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2677' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2677' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2707' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2707' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2706' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2706' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2705' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2705' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2704' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2704' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5250' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5250' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2676' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2676' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4163' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4163' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2711' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2711' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2678' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2678' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2675' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2675' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2674' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2674' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2673' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2673' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4155' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4155' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4162' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4162' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2712' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2712' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2679' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2679' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4154' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4154' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4161' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4161' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2713' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2713' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2680' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2680' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4153' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4153' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4160' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4160' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2714' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2714' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2681' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2681' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4152' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4152' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4159' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4159' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2715' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2715' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2682' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2682' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4151' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4151' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4158' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4158' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2716' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2716' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2683' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2683' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4150' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4150' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4157' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4157' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2717' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2717' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2684' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2684' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4149' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4149' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4156' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4156' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2718' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2718' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2685' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2685' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4148' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4148' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2719' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2719' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2686' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2686' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2638' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2638' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4147' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4147' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n17' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n17' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2608' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2608' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2607' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2607' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n16_adj_354' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n16_adj_354' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n12_adj_348' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n12_adj_348' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4146' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4146' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2576' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2576' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2575' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2575' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2612' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2612' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2611' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2611' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2610' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2610' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n10' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n10' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5056' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5056' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2609' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2609' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4145' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4145' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2580' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2580' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2579' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2579' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2578' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2578' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2606' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2606' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2605' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2605' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5052' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5052' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2614' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2614' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2577' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2577' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4144' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4144' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2616' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2616' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2574' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2574' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4141' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4141' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2615' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2615' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2613' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2613' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2582' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2582' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4143' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4143' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2617' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2617' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2584' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2584' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4140' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4140' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2583' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2583' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2581' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2581' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4142' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4142' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2618' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2618' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2585' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2585' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4139' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4139' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2619' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2619' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2586' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2586' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2539' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2539' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4138' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4138' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n16_adj_377' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n16_adj_377' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n13_adj_331' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n13_adj_331' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n11_adj_329' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n11_adj_329' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4137' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4137' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2509' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2509' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2508' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2508' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2507' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2507' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2506' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2506' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5134' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5134' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2510' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2510' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4136' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4136' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2511' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2511' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2477' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2477' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2476' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2476' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2475' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2475' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4128' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4128' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5130' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5130' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2478' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2478' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4135' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4135' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2512' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2512' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2479' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2479' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4127' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4127' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4134' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4134' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2513' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2513' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2480' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2480' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4126' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4126' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4133' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4133' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2514' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2514' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2481' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2481' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4125' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4125' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4132' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4132' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2515' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2515' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2482' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2482' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4124' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4124' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4131' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4131' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2516' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2516' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2483' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2483' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4123' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4123' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4130' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4130' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2517' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2517' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2484' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2484' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4122' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4122' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4129' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4129' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2518' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2518' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2485' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2485' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4121' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4121' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2519' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2519' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2486' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2486' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2440' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2440' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4120' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4120' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n15_adj_375' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n15_adj_375' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2412' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2412' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2408' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2408' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2407' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2407' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n12' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n12' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4119' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4119' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2380' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2380' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2376' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2376' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4116' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4116' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4791' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4791' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2411' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2411' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2410' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2410' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2409' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2409' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4118' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4118' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4115' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4115' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5026' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5026' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5024' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5024' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2379' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2379' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2378' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2378' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2377' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2377' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4117' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4117' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2418' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2418' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2417' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2417' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2416' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2416' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2414' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2414' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2415' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2415' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2413' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2413' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4114' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4114' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2419' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2419' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2386' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2386' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2385' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2385' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2384' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2384' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2382' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2382' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2383' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2383' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2381' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2381' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2341' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2341' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4113' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4113' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n14' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n14' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n8_adj_328' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n8_adj_328' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n7' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n7' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2311' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2311' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4112' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4112' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2312' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2312' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5064' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5064' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2310' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2310' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2309' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2309' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2308' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2308' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2279' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2279' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4111' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4111' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2280' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2280' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5060' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5060' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2278' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2278' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2277' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2277' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4105' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4105' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4110' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4110' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2314' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2314' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2313' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2313' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4104' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4104' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4109' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4109' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2315' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2315' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5427' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5427' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5361' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5361' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2281' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2281' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4103' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4103' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4108' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4108' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2316' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2316' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2283' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2283' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5368' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5368' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2282' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2282' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4102' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4102' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4107' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4107' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2317' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2317' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2284' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2284' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4101' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4101' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4106' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4106' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2318' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2318' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2285' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2285' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4100' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4100' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2319' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2319' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2286' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2286' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2242' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2242' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4099' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4099' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n13' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n13' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n6_adj_327' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n6_adj_327' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4699' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4699' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2212' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2212' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2211' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2211' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4098' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4098' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2210' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2210' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2209' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2209' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5006' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5006' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2213' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2213' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2180' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2180' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2179' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2179' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4097' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4097' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2178' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2178' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4095' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4095' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2217' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2217' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2216' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2216' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2215' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2215' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2214' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2214' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2181' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2181' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4096' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4096' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2218' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2218' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4094' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4094' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2185' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2185' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2184' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2184' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2183' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2183' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2182' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2182' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2219' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2219' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2186' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2186' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2143' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2143' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4093' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4093' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n12_adj_360' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n12_adj_360' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4741' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4741' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2112' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2112' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2111' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2111' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2110' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2110' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4092' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4092' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5018' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5018' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5016' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5016' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2080' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2080' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2079' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2079' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4086' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4086' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4091' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4091' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2114' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2114' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2113' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2113' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4085' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4085' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4090' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4090' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2115' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2115' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2082' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2082' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2081' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2081' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4084' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4084' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4089' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4089' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2116' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2116' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2083' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2083' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4083' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4083' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4088' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4088' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2117' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2117' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2084' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2084' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4082' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4082' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4087' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4087' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2118' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2118' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2085' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2085' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4081' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4081' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2119' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2119' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2086' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2086' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2044' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2044' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4080' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4080' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n11' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n11' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4968' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4968' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2013' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2013' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2012' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2012' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2011' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2011' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4079' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4079' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4964' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4964' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2018' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2018' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2014' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2014' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1981' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1981' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1980' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1980' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4078' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4078' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2019' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2019' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2017' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2017' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2016' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2016' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2015' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2015' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1986' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1986' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1982' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1982' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4077' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4077' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1913' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1913' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n10_adj_358' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n10_adj_358' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1985' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1985' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1984' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1984' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1983' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1983' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1945' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1945' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4076' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4076' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4996' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4996' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1912' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1912' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4075' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4075' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4992' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4992' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1914' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1914' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1892' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1892' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4074' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4074' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1916' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1916' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5289' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5289' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1915' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1915' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1894' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1894' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4064' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4064' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1135' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1135' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4073' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4073' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1917' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1917' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1896' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1896' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5288' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5288' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1895' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1895' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4063' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4063' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4072' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4072' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1918' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1918' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1897' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1897' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4062' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4062' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1919' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1919' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4812' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4812' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1898' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1898' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1256' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1256' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4061' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4061' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n9_adj_357' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n9_adj_357' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4806' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4806' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2_adj_350' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2_adj_350' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1138' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1138' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1137' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1137' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4060' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4060' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1139' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1139' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4371' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4371' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n2' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n2' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4059' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4059' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n1140' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n1140' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n6' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n6' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4370' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4370' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n3_adj_351' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n3_adj_351' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n763' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n763' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n7_adj_356' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n7_adj_356' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4_adj_353' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4_adj_353' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4369' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4369' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n8' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n8' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n5_adj_355' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n5_adj_355' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4368' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4368' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n6_adj_352' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n6_adj_352' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4367' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4367' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n7_adj_349' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n7_adj_349' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4366' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4366' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n8_adj_347' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n8_adj_347' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4365' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4365' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n9' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n9' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4364' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4364' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4363' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4363' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n10_adj_346' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n10_adj_346' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4362' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4362' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n11_adj_345' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n11_adj_345' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4361' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4361' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n12_adj_344' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n12_adj_344' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4360' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4360' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n13_adj_343' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n13_adj_343' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4359' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4359' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n14_adj_342' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n14_adj_342' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4358' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4358' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n15' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n15' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4357' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4357' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n16' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n16' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4356' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4356' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n17_adj_341' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n17_adj_341' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4355' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4355' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n18_adj_340' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n18_adj_340' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4354' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4354' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n19' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n19' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4353' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4353' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n20_adj_339' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n20_adj_339' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4352' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4352' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n21_adj_338' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n21_adj_338' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4351' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4351' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n22_adj_337' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n22_adj_337' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4350' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4350' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n23' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n23' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4349' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4349' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n24' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n24' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4348' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4348' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n25' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n25' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4347' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4347' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n26' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n26' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4346' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4346' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n27_adj_336' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n27_adj_336' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4345' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4345' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n28_adj_335' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n28_adj_335' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4344' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4344' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n29_adj_334' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n29_adj_334' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4343' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4343' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n30_adj_333' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n30_adj_333' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4342' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4342' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n31_adj_332' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n31_adj_332' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n4341' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n4341' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n32' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n32' becasue it is not driving any logic
Warning: Removing the net 'eeprom.n33' becasue no there is no driver for it
Warning: Removing the net 'eeprom.n33' becasue it is not driving any logic
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal sda_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 3 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	61
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	56
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	61
    Number of DFFs      	:	58
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	56

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	2
        LUT, DFF and CARRY	:	56
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	61/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:40:36 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(65): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(56): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(16000000,400000)(logic)

INFO - synthesis: verilog/eeprom.v(56): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(36): Register rw_18 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(36): Register read_only_19 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One
INFO - synthesis: Extracted state machine for register '\eeprom/i2c/state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

original encoding -> new encoding (one-hot encoding)

 0000 -> 000000001

 0001 -> 000000010

 0010 -> 000000100

 0011 -> 000001000

 0100 -> 000010000

 0101 -> 000100000

 0110 -> 001000000

 0111 -> 010000000

 1000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(117): Register \eeprom/i2c/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(272): Register \eeprom/i2c/state_FSM__i1 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(296): Register \eeprom/i2c/sda_int_217 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(272): Register \eeprom/i2c/state_FSM__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(296): Register \eeprom/i2c/scl_ena_216 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n25, loads : 2
  Net : n24, loads : 2
  Net : n23, loads : 2
  Net : n22, loads : 2
  Net : n21, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl_enable [ get_nets        |             |             |
scl_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 216.434  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.519  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal sda_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "scl_enable" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|scl_enable} [get_nets {scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl_enable}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	29/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.3 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	29/7680
    PLBs                        :	4/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.83 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 30
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 30
used logic cells: 29
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:42:41 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(65): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(56): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(logic)

INFO - synthesis: verilog/eeprom.v(56): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(36): Register rw_18 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(36): Register read_only_19 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One
INFO - synthesis: Extracted state machine for register '\eeprom/i2c/state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

original encoding -> new encoding (one-hot encoding)

 0000 -> 000000001

 0001 -> 000000010

 0010 -> 000000100

 0011 -> 000001000

 0100 -> 000010000

 0101 -> 000100000

 0110 -> 001000000

 0111 -> 010000000

 1000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(117): Register \eeprom/i2c/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(272): Register \eeprom/i2c/state_FSM__i1 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(296): Register \eeprom/i2c/sda_int_217 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(272): Register \eeprom/i2c/state_FSM__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(296): Register \eeprom/i2c/scl_ena_216 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n26, loads : 2
  Net : n25, loads : 2
  Net : n24, loads : 2
  Net : n12, loads : 2
  Net : n11, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl_enable [ get_nets        |             |             |
scl_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 216.445  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.487  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal sda_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "scl_enable" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|scl_enable} [get_nets {scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl_enable}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	29/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.2 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	29/7680
    PLBs                        :	4/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.83 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 30
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 30
used logic cells: 29
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP8K
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:46:00 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(61): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(56): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(logic)

INFO - synthesis: verilog/eeprom.v(56): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(36): Register rw_18 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(36): Register read_only_19 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One
INFO - synthesis: Extracted state machine for register '\eeprom/i2c/state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

original encoding -> new encoding (one-hot encoding)

 0000 -> 000000001

 0001 -> 000000010

 0010 -> 000000100

 0011 -> 000001000

 0100 -> 000010000

 0101 -> 000100000

 0110 -> 001000000

 0111 -> 010000000

 1000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(113): Register \eeprom/i2c/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(268): Register \eeprom/i2c/state_FSM__i1 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(292): Register \eeprom/i2c/sda_int_217 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(268): Register \eeprom/i2c/state_FSM__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(292): Register \eeprom/i2c/scl_ena_216 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n1881, loads : 2
  Net : n15, loads : 2
  Net : n14, loads : 2
  Net : n13, loads : 2
  Net : n12, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl_enable [ get_nets        |             |             |
scl_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 216.352  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.481  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal sda_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "scl_enable" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|scl_enable} [get_nets {scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl_enable}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	29/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.4 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	29/7680
    PLBs                        :	4/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.83 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 30
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 30
used logic cells: 29
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:48:11 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(61): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(56): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(logic)

INFO - synthesis: verilog/eeprom.v(56): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(36): Register rw_18 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(36): Register read_only_19 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One
INFO - synthesis: Extracted state machine for register '\eeprom/i2c/state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

original encoding -> new encoding (one-hot encoding)

 0000 -> 000000001

 0001 -> 000000010

 0010 -> 000000100

 0011 -> 000001000

 0100 -> 000010000

 0101 -> 000100000

 0110 -> 001000000

 0111 -> 010000000

 1000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(113): Register \eeprom/i2c/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(268): Register \eeprom/i2c/state_FSM__i1 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(292): Register \eeprom/i2c/sda_int_217 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(268): Register \eeprom/i2c/state_FSM__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(292): Register \eeprom/i2c/scl_ena_216 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n1881, loads : 2
  Net : n15, loads : 2
  Net : n14, loads : 2
  Net : n13, loads : 2
  Net : n12, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl_enable [ get_nets        |             |             |
scl_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 216.352  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.469  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal sda_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "scl_enable" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|scl_enable} [get_nets {scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl_enable}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	29/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.2 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	29/7680
    PLBs                        :	4/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.83 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 2.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 30
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 30
used logic cells: 29
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:51:33 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(61): analyzing architecture logic. VHDL-1010
ERROR - synthesis: vhdl/i2c_master.vhd(78): syntax error near attribute. VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:51:54 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
ERROR - synthesis: vhdl/i2c_master.vhd(59): syntax error near attribute. VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:52:15 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
ERROR - synthesis: vhdl/i2c_master.vhd(38): syntax error near ENTITY. VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:53:35 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
ERROR - synthesis: vhdl/i2c_master.vhd(38): syntax error near ENTITY. VHDL-1261
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:53:47 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(59): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(56): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(logic)

INFO - synthesis: verilog/eeprom.v(56): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(36): Register rw_18 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(36): Register read_only_19 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One
INFO - synthesis: Extracted state machine for register '\eeprom/i2c/state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

original encoding -> new encoding (one-hot encoding)

 0000 -> 000000001

 0001 -> 000000010

 0010 -> 000000100

 0011 -> 000001000

 0100 -> 000010000

 0101 -> 000100000

 0110 -> 001000000

 0111 -> 010000000

 1000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(112): Register \eeprom/i2c/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(267): Register \eeprom/i2c/state_FSM__i1 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(291): Register \eeprom/i2c/sda_int_217 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(267): Register \eeprom/i2c/state_FSM__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(291): Register \eeprom/i2c/scl_ena_216 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n1881, loads : 2
  Net : n15, loads : 2
  Net : n14, loads : 2
  Net : n13, loads : 2
  Net : n12, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl_enable [ get_nets        |             |             |
scl_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 216.352  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.321  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal sda_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "scl_enable" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|scl_enable} [get_nets {scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl_enable}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	29/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.1 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	29/7680
    PLBs                        :	4/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.83 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 30
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 30
used logic cells: 29
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP8K
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:54:57 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(59): analyzing architecture logic. VHDL-1010
ERROR - synthesis: vhdl/i2c_master.vhd(76): state is not a type. VHDL-1235
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:55:11 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(59): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(56): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(logic)

INFO - synthesis: verilog/eeprom.v(56): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(36): Register rw_18 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(36): Register read_only_19 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One
INFO - synthesis: Extracted state machine for register '\eeprom/i2c/state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

original encoding -> new encoding (one-hot encoding)

 0000 -> 000000001

 0001 -> 000000010

 0010 -> 000000100

 0011 -> 000001000

 0100 -> 000010000

 0101 -> 000100000

 0110 -> 001000000

 0111 -> 010000000

 1000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(113): Register \eeprom/i2c/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(268): Register \eeprom/i2c/state_FSM__i1 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(292): Register \eeprom/i2c/sda_int_217 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(268): Register \eeprom/i2c/state_FSM__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(292): Register \eeprom/i2c/scl_ena_216 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n1881, loads : 2
  Net : n15, loads : 2
  Net : n14, loads : 2
  Net : n13, loads : 2
  Net : n12, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl_enable [ get_nets        |             |             |
scl_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 216.352  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.389  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal sda_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "scl_enable" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|scl_enable} [get_nets {scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl_enable}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	29/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 1.1 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	29/7680
    PLBs                        :	4/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.83 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 30
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 30
used logic cells: 29
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP8K
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 13:59:20 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(59): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(56): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(logic)

INFO - synthesis: verilog/eeprom.v(56): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(36): Register rw_18 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(36): Register read_only_19 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One
INFO - synthesis: Extracted state machine for register '\eeprom/i2c/state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

original encoding -> new encoding (one-hot encoding)

 0000 -> 000000001

 0001 -> 000000010

 0010 -> 000000100

 0011 -> 000001000

 0100 -> 000010000

 0101 -> 000100000

 0110 -> 001000000

 0111 -> 010000000

 1000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(113): Register \eeprom/i2c/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(268): Register \eeprom/i2c/state_FSM__i1 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(292): Register \eeprom/i2c/sda_int_209 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(268): Register \eeprom/i2c/state_FSM__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(292): Register \eeprom/i2c/scl_ena_208 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n1868, loads : 2
  Net : n15, loads : 2
  Net : n14, loads : 2
  Net : n13, loads : 2
  Net : n12, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl_enable [ get_nets        |             |             |
scl_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 216.371  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.421  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal sda_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "scl_enable" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|scl_enable} [get_nets {scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl_enable}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	30
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	30/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.4 (sec)

Final Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	30/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 55
used logic cells: 30
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 55
used logic cells: 30
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 58 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           323672K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 14:01:02 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(59): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(56): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(logic)

INFO - synthesis: verilog/eeprom.v(56): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(36): Register rw_18 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(36): Register read_only_19 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One
INFO - synthesis: Extracted state machine for register '\eeprom/i2c/state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

original encoding -> new encoding (one-hot encoding)

 0000 -> 000000001

 0001 -> 000000010

 0010 -> 000000100

 0011 -> 000001000

 0100 -> 000010000

 0101 -> 000100000

 0110 -> 001000000

 0111 -> 010000000

 1000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(113): Register \eeprom/i2c/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(268): Register \eeprom/i2c/state_FSM__i1 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(292): Register \eeprom/i2c/sda_int_205 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(268): Register \eeprom/i2c/state_FSM__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(292): Register \eeprom/i2c/scl_ena_204 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n1862, loads : 2
  Net : n1861, loads : 2
  Net : n15, loads : 2
  Net : n14, loads : 2
  Net : n13, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl_enable [ get_nets        |             |             |
scl_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 216.375  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.360  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal sda_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "scl_enable" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|scl_enable} [get_nets {scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl_enable}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	30
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	30/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.4 (sec)

Final Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	30/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 55
used logic cells: 30
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 55
used logic cells: 30
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP8K
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 14:03:53 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/i2c_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/i2c_master.vhd. VHDL-1481
INFO - synthesis: vhdl/i2c_master.vhd(37): analyzing entity i2c_master. VHDL-1012
INFO - synthesis: vhdl/i2c_master.vhd(59): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/eeprom.v(56): going to vhdl side to elaborate module i2c_master. VERI-1231
vhdl/i2c_master.vhd(37): executing i2c_master(logic)

INFO - synthesis: verilog/eeprom.v(56): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/eeprom.v(36): Register rw_18 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(36): Register read_only_19 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: Bit 0 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/number_of_bytes is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/number_of_bytes is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/number_of_bytes is stuck at One
INFO - synthesis: Extracted state machine for register '\eeprom/i2c/state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

original encoding -> new encoding (one-hot encoding)

 0000 -> 000000001

 0001 -> 000000010

 0010 -> 000000100

 0011 -> 000001000

 0100 -> 000010000

 0101 -> 000100000

 0110 -> 001000000

 0111 -> 010000000

 1000 -> 100000000




WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/addr_rw is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: vhdl/i2c_master.vhd(116): Register \eeprom/i2c/count_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(271): Register \eeprom/i2c/state_FSM__i1 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(295): Register \eeprom/i2c/sda_int_206 is stuck at One. VDB-5014
WARNING - synthesis: vhdl/i2c_master.vhd(271): Register \eeprom/i2c/state_FSM__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: vhdl/i2c_master.vhd(295): Register \eeprom/i2c/scl_ena_205 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 26 of 7680 (0 % )
SB_CARRY => 25
SB_DFF => 26
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 29
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : blink_counter_25, loads : 2
  Net : n1862, loads : 2
  Net : n1861, loads : 2
  Net : n15, loads : 2
  Net : n14, loads : 2
  Net : n13, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl_enable [ get_nets        |             |             |
scl_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 216.375  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.403  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal sda_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "scl_enable" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|scl_enable} [get_nets {scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl_enable}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	30
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	4
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	30/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.4 (sec)

Final Design Statistics
    Number of LUTs      	:	30
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	30/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 1.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 55
used logic cells: 30
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 55
used logic cells: 30
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 14:10:35 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
ERROR - synthesis: verilog/eeprom.v(20): busy is not declared. VERI-1128
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 14:11:03 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
ERROR - synthesis: verilog/eeprom.v(23): ena is not declared. VERI-1128
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 14:11:21 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
ERROR - synthesis: verilog/eeprom.v(24): reset_n is not declared. VERI-1128
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 14:11:37 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
ERROR - synthesis: verilog/i2c_controller.v(14): syntax error near output. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 14:11:47 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(40): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(41): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(42): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(51): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(106): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(117): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(36): actual bit length 32 differs from formal bit length 8 for port data_in. VERI-1330
WARNING - synthesis: verilog/eeprom.v(39): actual bit length 32 differs from formal bit length 8 for port data_out. VERI-1330
WARNING - synthesis: verilog/eeprom.v(30): Register rw_13 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(30): Register reset_15 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(128): Register \eeprom/i2c/state__i4 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 84 of 7680 (1 % )
SB_CARRY => 376
SB_DFF => 71
SB_DFFESR => 6
SB_DFFESS => 3
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 1
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 890
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 61
  Net : eeprom/i2c/i2c_clk, loads : 25
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/delay_counter_31, loads : 36
  Net : eeprom/n3331, loads : 32
  Net : eeprom/n2, loads : 30
  Net : eeprom/n2935, loads : 24
  Net : eeprom/n3529, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3232, loads : 21
  Net : eeprom/i2c/state_2, loads : 20
  Net : eeprom/n3133, loads : 20
  Net : eeprom/i2c/state_1, loads : 19
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   61.690 MHz|     5  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets n228]                  |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|n228 [ get_nets n228 ]       |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.794 MHz|   226 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 289.715  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 14.303  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
template_Implmnt: newer file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 14 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "n228" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|n228} [get_nets {n228}]
Warning: Unable to find Clock(TinyFPGA_B|n228).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|n228}]
Warning: Unable to find Clock(TinyFPGA_B|n228).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]  -to [get_clocks {TinyFPGA_B|n228}]
Warning: Unable to find Clock(TinyFPGA_B|n228).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|n228}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(TinyFPGA_B|n228).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|n228}]  -to [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	890
    Number of DFFs      	:	84
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	376
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	892
    Number of DFFs      	:	84
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	376

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	22
        LUT, DFF and CARRY	:	62
    Combinational LogicCells
        Only LUT         	:	494
        CARRY Only       	:	0
        LUT with CARRY   	:	314
    LogicCells                  :	892/7680
    PLBs                        :	121/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 76.6 (sec)

Final Design Statistics
    Number of LUTs      	:	892
    Number of DFFs      	:	84
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	376
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	892/7680
    PLBs                        :	141/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 7.10 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 79.26 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 83.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2787
used logic cells: 892
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2787
used logic cells: 892
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1378 
I1212: Iteration  1 :   477 unrouted : 1 seconds
I1212: Iteration  2 :   305 unrouted : 1 seconds
I1212: Iteration  3 :   275 unrouted : 0 seconds
I1212: Iteration  4 :   185 unrouted : 1 seconds
I1212: Iteration  5 :   122 unrouted : 0 seconds
I1212: Iteration  6 :    74 unrouted : 0 seconds
I1212: Iteration  7 :    50 unrouted : 0 seconds
I1212: Iteration  8 :    24 unrouted : 0 seconds
I1212: Iteration  9 :    16 unrouted : 0 seconds
I1212: Iteration 10 :    16 unrouted : 0 seconds
I1212: Iteration 11 :    12 unrouted : 0 seconds
I1212: Iteration 12 :     8 unrouted : 0 seconds
I1212: Iteration 13 :     8 unrouted : 0 seconds
I1212: Iteration 14 :     8 unrouted : 0 seconds
I1212: Iteration 15 :     8 unrouted : 1 seconds
I1212: Iteration 16 :     6 unrouted : 0 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
 total           336224K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name TinyFPGA_B
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 14:18:12 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(40): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(41): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(42): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(51): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(106): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(117): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(34): actual bit length 32 differs from formal bit length 8 for port data_in. VERI-1330
WARNING - synthesis: verilog/eeprom.v(28): Register rw_13 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(28): Register reset_15 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(128): Register \eeprom/i2c/state__i4 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 86 of 7680 (1 % )
SB_CARRY => 378
SB_DFF => 71
SB_DFFESR => 6
SB_DFFESS => 3
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 928
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 63
  Net : eeprom/i2c/i2c_clk, loads : 25
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/delay_counter_31, loads : 36
  Net : eeprom/n2_adj_263, loads : 30
  Net : eeprom/n3529, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/i2c/state_2, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/n3133, loads : 20
  Net : eeprom/n3034, loads : 19
  Net : eeprom/i2c/state_0, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   62.135 MHz|     5  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.051 MHz|   207 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 282.918  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 13.006  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	928
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	930
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	22
        LUT, DFF and CARRY	:	64
    Combinational LogicCells
        Only LUT         	:	530
        CARRY Only       	:	0
        LUT with CARRY   	:	314
    LogicCells                  :	930/7680
    PLBs                        :	126/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 61.0 (sec)

Final Design Statistics
    Number of LUTs      	:	930
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	930/7680
    PLBs                        :	147/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 6.93 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 79.05 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 68.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 3207
used logic cells: 930
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 3207
used logic cells: 930
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1430 
I1212: Iteration  1 :   497 unrouted : 2 seconds
I1212: Iteration  2 :   321 unrouted : 1 seconds
I1212: Iteration  3 :   274 unrouted : 0 seconds
I1212: Iteration  4 :   194 unrouted : 1 seconds
I1212: Iteration  5 :   149 unrouted : 0 seconds
I1212: Iteration  6 :    86 unrouted : 0 seconds
I1212: Iteration  7 :    51 unrouted : 0 seconds
I1212: Iteration  8 :    32 unrouted : 1 seconds
I1212: Iteration  9 :    24 unrouted : 0 seconds
I1212: Iteration 10 :    19 unrouted : 0 seconds
I1212: Iteration 11 :    20 unrouted : 0 seconds
I1212: Iteration 12 :    14 unrouted : 0 seconds
I1212: Iteration 13 :    12 unrouted : 0 seconds
I1212: Iteration 14 :    10 unrouted : 0 seconds
I1212: Iteration 15 :    10 unrouted : 1 seconds
I1212: Iteration 16 :     8 unrouted : 0 seconds
I1212: Iteration 17 :     8 unrouted : 0 seconds
I1212: Iteration 18 :     4 unrouted : 0 seconds
I1212: Iteration 19 :     2 unrouted : 0 seconds
I1212: Iteration 20 :     2 unrouted : 0 seconds
I1212: Iteration 21 :     2 unrouted : 0 seconds
I1212: Iteration 22 :     2 unrouted : 0 seconds
I1212: Iteration 23 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 7
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
 total           336572K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 15:15:07 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(40): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(41): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(42): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(51): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(106): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(117): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(34): actual bit length 32 differs from formal bit length 8 for port data_in. VERI-1330
WARNING - synthesis: verilog/eeprom.v(28): Register rw_13 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(28): Register reset_15 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(128): Register \eeprom/i2c/state__i4 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 86 of 7680 (1 % )
SB_CARRY => 378
SB_DFF => 71
SB_DFFESR => 6
SB_DFFESS => 3
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 927
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : CLK_N, loads : 86
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/delay_counter_31, loads : 36
  Net : eeprom/n2, loads : 30
  Net : eeprom/n3529, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/i2c/state_2, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/n3133, loads : 20
  Net : eeprom/n3034, loads : 19
  Net : eeprom/i2c/state_0, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.051 MHz|   207 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 282.969  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 12.499  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	927
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	929
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	22
        LUT, DFF and CARRY	:	64
    Combinational LogicCells
        Only LUT         	:	529
        CARRY Only       	:	0
        LUT with CARRY   	:	314
    LogicCells                  :	929/7680
    PLBs                        :	126/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 5.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 58.9 (sec)

Final Design Statistics
    Number of LUTs      	:	929
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	929/7680
    PLBs                        :	148/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 7.12 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 66.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2822
used logic cells: 929
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2822
used logic cells: 929
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 1426 
I1212: Iteration  1 :   525 unrouted : 1 seconds
I1212: Iteration  2 :   320 unrouted : 1 seconds
I1212: Iteration  3 :   266 unrouted : 1 seconds
I1212: Iteration  4 :   197 unrouted : 0 seconds
I1212: Iteration  5 :   143 unrouted : 0 seconds
I1212: Iteration  6 :   100 unrouted : 1 seconds
I1212: Iteration  7 :    62 unrouted : 0 seconds
I1212: Iteration  8 :    42 unrouted : 0 seconds
I1212: Iteration  9 :    37 unrouted : 0 seconds
I1212: Iteration 10 :    24 unrouted : 0 seconds
I1212: Iteration 11 :    18 unrouted : 1 seconds
I1212: Iteration 12 :    17 unrouted : 0 seconds
I1212: Iteration 13 :    16 unrouted : 0 seconds
I1212: Iteration 14 :     8 unrouted : 0 seconds
I1212: Iteration 15 :     6 unrouted : 0 seconds
I1212: Iteration 16 :     6 unrouted : 1 seconds
I1212: Iteration 17 :     2 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 7
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
 total           336404K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 15:17:42 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(40): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(41): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(42): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(51): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(92): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(106): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(117): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(34): actual bit length 32 differs from formal bit length 8 for port data_in. VERI-1330
WARNING - synthesis: verilog/eeprom.v(28): Register rw_13 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(28): Register reset_15 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(128): Register \eeprom/i2c/state__i4 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 86 of 7680 (1 % )
SB_CARRY => 378
SB_DFF => 71
SB_DFFESR => 6
SB_DFFESS => 3
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 928
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 63
  Net : eeprom/i2c/i2c_clk, loads : 25
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/delay_counter_31, loads : 36
  Net : eeprom/n2_adj_263, loads : 30
  Net : eeprom/n3529, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/i2c/state_2, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/n3133, loads : 20
  Net : eeprom/n3034, loads : 19
  Net : eeprom/i2c/state_0, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   62.135 MHz|     5  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.051 MHz|   207 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 282.922  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 12.593  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	928
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	930
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	22
        LUT, DFF and CARRY	:	64
    Combinational LogicCells
        Only LUT         	:	530
        CARRY Only       	:	0
        LUT with CARRY   	:	314
    LogicCells                  :	930/7680
    PLBs                        :	126/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.7 (sec)

Phase 6
I2088: Phase 6, elapsed time : 60.5 (sec)

Final Design Statistics
    Number of LUTs      	:	930
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	930/7680
    PLBs                        :	147/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 6.93 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 79.05 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 67.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 3207
used logic cells: 930
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 3207
used logic cells: 930
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 1430 
I1212: Iteration  1 :   497 unrouted : 1 seconds
I1212: Iteration  2 :   321 unrouted : 1 seconds
I1212: Iteration  3 :   274 unrouted : 1 seconds
I1212: Iteration  4 :   194 unrouted : 0 seconds
I1212: Iteration  5 :   149 unrouted : 1 seconds
I1212: Iteration  6 :    86 unrouted : 0 seconds
I1212: Iteration  7 :    51 unrouted : 0 seconds
I1212: Iteration  8 :    32 unrouted : 0 seconds
I1212: Iteration  9 :    24 unrouted : 0 seconds
I1212: Iteration 10 :    19 unrouted : 0 seconds
I1212: Iteration 11 :    20 unrouted : 0 seconds
I1212: Iteration 12 :    14 unrouted : 0 seconds
I1212: Iteration 13 :    12 unrouted : 0 seconds
I1212: Iteration 14 :    10 unrouted : 0 seconds
I1212: Iteration 15 :    10 unrouted : 0 seconds
I1212: Iteration 16 :     8 unrouted : 0 seconds
I1212: Iteration 17 :     8 unrouted : 1 seconds
I1212: Iteration 18 :     4 unrouted : 0 seconds
I1212: Iteration 19 :     2 unrouted : 0 seconds
I1212: Iteration 20 :     2 unrouted : 0 seconds
I1212: Iteration 21 :     2 unrouted : 0 seconds
I1212: Iteration 22 :     2 unrouted : 0 seconds
I1212: Iteration 23 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 7
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
 total           336572K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 15:23:25 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(41): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(42): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(1): compiling module TinyFPGA_B_pll_1MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,DIVF=7'b0111111,DIVQ=3'b010,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/i2c_controller.v(99): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(113): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(124): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(34): actual bit length 32 differs from formal bit length 8 for port data_in. VERI-1330
WARNING - synthesis: verilog/eeprom.v(28): Register rw_13 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(28): Register reset_15 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(135): Register \eeprom/i2c/state__i4 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 82 of 7680 (1 % )
SB_CARRY => 376
SB_DFF => 70
SB_DFFESR => 6
SB_DFFESS => 3
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 921
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 60
  Net : eeprom/i2c/pll/i2c_clk, loads : 24
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/delay_counter_31, loads : 36
  Net : eeprom/n2, loads : 30
  Net : eeprom/n3529, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/n3133, loads : 20
  Net : eeprom/i2c/state_2, loads : 20
  Net : eeprom/n3034, loads : 19
  Net : eeprom/i2c/state_1, loads : 19
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.051 MHz|   207 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 282.945  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 12.499  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
template_Implmnt: newer file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Warning: Invalid SB_PLL40_CORE parameter name: "lattice_noprune" SB_PLL40_CORE parameter "lattice_noprune" is ignored(SB_PLL40_CORE eeprom.i2c.pll.TinyFPGA_B_pll_1MHz_inst)
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	921
    Number of DFFs      	:	82
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	376
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_N_THRU_LUT4_0_LC_922", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at eeprom.i2c.pll.TinyFPGA_B_pll_1MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at eeprom.i2c.pll.TinyFPGA_B_pll_1MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	924
    Number of DFFs      	:	82
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	376

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	62
    Combinational LogicCells
        Only LUT         	:	528
        CARRY Only       	:	0
        LUT with CARRY   	:	314
    LogicCells                  :	924/7680
    PLBs                        :	125/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.2 (sec)

Phase 6
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 15:25:08 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(41): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(42): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(1): compiling module TinyFPGA_B_pll_1MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,DIVF=7'b0111111,DIVQ=3'b010,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/i2c_controller.v(99): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(113): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(124): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(34): actual bit length 32 differs from formal bit length 8 for port data_in. VERI-1330
WARNING - synthesis: verilog/eeprom.v(28): Register rw_13 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(28): Register reset_15 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(135): Register \eeprom/i2c/state__i4 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 82 of 7680 (1 % )
SB_CARRY => 376
SB_DFF => 70
SB_DFFESR => 6
SB_DFFESS => 3
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 921
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 60
  Net : eeprom/i2c/pll/i2c_clk, loads : 24
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/delay_counter_31, loads : 36
  Net : eeprom/n2, loads : 30
  Net : eeprom/n3529, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/n3133, loads : 20
  Net : eeprom/i2c/state_2, loads : 20
  Net : eeprom/n3034, loads : 19
  Net : eeprom/i2c/state_1, loads : 19
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.051 MHz|   207 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 282.953  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 12.374  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Warning: Invalid SB_PLL40_CORE parameter name: "lattice_noprune" SB_PLL40_CORE parameter "lattice_noprune" is ignored(SB_PLL40_CORE eeprom.i2c.pll.TinyFPGA_B_pll_1MHz_inst)
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	921
    Number of DFFs      	:	82
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	376
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_N_THRU_LUT4_0_LC_922", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at eeprom.i2c.pll.TinyFPGA_B_pll_1MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at eeprom.i2c.pll.TinyFPGA_B_pll_1MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	924
    Number of DFFs      	:	82
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	376

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	62
    Combinational LogicCells
        Only LUT         	:	528
        CARRY Only       	:	0
        LUT with CARRY   	:	314
    LogicCells                  :	924/7680
    PLBs                        :	125/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 58.6 (sec)

Final Design Statistics
    Number of LUTs      	:	924
    Number of DFFs      	:	82
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	376
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	924/7680
    PLBs                        :	143/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: CLK | Frequency: 7.01 MHz | Target: 16.00 MHz
Clock: eeprom.i2c.pll.TinyFPGA_B_pll_1MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 256.00 MHz
Clock: eeprom.i2c.pll.TinyFPGA_B_pll_1MHz_inst/PLLOUTGLOBAL | Frequency: 84.92 MHz | Target: 256.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 64.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 3028
used logic cells: 924
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 3028
used logic cells: 924
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at eeprom.i2c.pll.TinyFPGA_B_pll_1MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at eeprom.i2c.pll.TinyFPGA_B_pll_1MHz_inst/PLLOUTGLOBAL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1414 
I1212: Iteration  1 :    99 unrouted : 1 seconds
I1212: Iteration  2 :     8 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
 total           336376K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at eeprom.i2c.pll.TinyFPGA_B_pll_1MHz_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at eeprom.i2c.pll.TinyFPGA_B_pll_1MHz_inst/PLLOUTCORE
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 15:30:57 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(41): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(42): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(58): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(99): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(113): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(124): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(34): actual bit length 32 differs from formal bit length 8 for port data_in. VERI-1330
WARNING - synthesis: verilog/eeprom.v(28): Register rw_13 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(28): Register reset_15 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(135): Register \eeprom/i2c/state__i4 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 86 of 7680 (1 % )
SB_CARRY => 378
SB_DFF => 71
SB_DFFESR => 6
SB_DFFESS => 3
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 928
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 63
  Net : eeprom/i2c/i2c_clk, loads : 25
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/delay_counter_31, loads : 36
  Net : eeprom/n2_adj_263, loads : 30
  Net : eeprom/n3529, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/i2c/state_2, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/n3133, loads : 20
  Net : eeprom/n3034, loads : 19
  Net : eeprom/i2c/state_0, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   62.135 MHz|     5  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.051 MHz|   207 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 282.941  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 12.604  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	928
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	930
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	22
        LUT, DFF and CARRY	:	64
    Combinational LogicCells
        Only LUT         	:	530
        CARRY Only       	:	0
        LUT with CARRY   	:	314
    LogicCells                  :	930/7680
    PLBs                        :	126/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 60.2 (sec)

Final Design Statistics
    Number of LUTs      	:	930
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	930/7680
    PLBs                        :	147/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 6.93 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 79.05 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 66.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 3207
used logic cells: 930
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 3207
used logic cells: 930
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1430 
I1212: Iteration  1 :   497 unrouted : 2 seconds
I1212: Iteration  2 :   321 unrouted : 1 seconds
I1212: Iteration  3 :   274 unrouted : 0 seconds
I1212: Iteration  4 :   194 unrouted : 1 seconds
I1212: Iteration  5 :   149 unrouted : 0 seconds
I1212: Iteration  6 :    86 unrouted : 0 seconds
I1212: Iteration  7 :    51 unrouted : 1 seconds
I1212: Iteration  8 :    32 unrouted : 0 seconds
I1212: Iteration  9 :    24 unrouted : 0 seconds
I1212: Iteration 10 :    19 unrouted : 0 seconds
I1212: Iteration 11 :    20 unrouted : 0 seconds
I1212: Iteration 12 :    14 unrouted : 0 seconds
I1212: Iteration 13 :    12 unrouted : 0 seconds
I1212: Iteration 14 :    10 unrouted : 1 seconds
I1212: Iteration 15 :    10 unrouted : 0 seconds
I1212: Iteration 16 :     8 unrouted : 0 seconds
I1212: Iteration 17 :     8 unrouted : 0 seconds
I1212: Iteration 18 :     4 unrouted : 0 seconds
I1212: Iteration 19 :     2 unrouted : 0 seconds
I1212: Iteration 20 :     2 unrouted : 0 seconds
I1212: Iteration 21 :     2 unrouted : 0 seconds
I1212: Iteration 22 :     2 unrouted : 0 seconds
I1212: Iteration 23 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 7
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
 total           336572K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 15:33:35 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(41): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(42): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(58): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(99): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(113): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(124): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(34): actual bit length 32 differs from formal bit length 8 for port data_in. VERI-1330
WARNING - synthesis: verilog/eeprom.v(28): Register rw_13 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(28): Register reset_15 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(135): Register \eeprom/i2c/state__i4 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 86 of 7680 (1 % )
SB_CARRY => 378
SB_DFF => 71
SB_DFFESR => 6
SB_DFFESS => 3
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 928
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 63
  Net : eeprom/i2c/i2c_clk, loads : 25
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/delay_counter_31, loads : 36
  Net : eeprom/n2_adj_263, loads : 30
  Net : eeprom/n3529, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/i2c/state_2, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/n3133, loads : 20
  Net : eeprom/n3034, loads : 19
  Net : eeprom/i2c/state_0, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   62.135 MHz|     5  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.051 MHz|   207 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 282.934  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 12.706  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	928
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	930
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	22
        LUT, DFF and CARRY	:	64
    Combinational LogicCells
        Only LUT         	:	530
        CARRY Only       	:	0
        LUT with CARRY   	:	314
    LogicCells                  :	930/7680
    PLBs                        :	126/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 59.1 (sec)

Final Design Statistics
    Number of LUTs      	:	930
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	930/7680
    PLBs                        :	146/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 7.01 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 87.66 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 66.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2857
used logic cells: 930
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2857
used logic cells: 930
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1422 
I1212: Iteration  1 :   494 unrouted : 1 seconds
I1212: Iteration  2 :   314 unrouted : 1 seconds
I1212: Iteration  3 :   252 unrouted : 1 seconds
I1212: Iteration  4 :   167 unrouted : 0 seconds
I1212: Iteration  5 :   112 unrouted : 1 seconds
I1212: Iteration  6 :    62 unrouted : 0 seconds
I1212: Iteration  7 :    46 unrouted : 0 seconds
I1212: Iteration  8 :    34 unrouted : 0 seconds
I1212: Iteration  9 :    26 unrouted : 1 seconds
I1212: Iteration 10 :    22 unrouted : 0 seconds
I1212: Iteration 11 :    16 unrouted : 0 seconds
I1212: Iteration 12 :    14 unrouted : 0 seconds
I1212: Iteration 13 :     8 unrouted : 0 seconds
I1212: Iteration 14 :     8 unrouted : 1 seconds
I1212: Iteration 15 :     8 unrouted : 0 seconds
I1212: Iteration 16 :     8 unrouted : 0 seconds
I1212: Iteration 17 :     4 unrouted : 0 seconds
I1212: Iteration 18 :     4 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 7
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 16 seconds
 total           336568K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 15:36:19 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(41): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(58): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(99): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(113): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(124): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(34): actual bit length 32 differs from formal bit length 8 for port data_in. VERI-1330
WARNING - synthesis: verilog/eeprom.v(28): Register rw_13 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(28): Register reset_15 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(135): Register \eeprom/i2c/state__i4 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 85 of 7680 (1 % )
SB_CARRY => 378
SB_DFF => 71
SB_DFFESR => 6
SB_DFFESS => 3
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 911
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 63
  Net : eeprom/i2c/scl, loads : 23
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/delay_counter_31, loads : 37
  Net : eeprom/i2c/state_0, loads : 26
  Net : eeprom/n3529, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/i2c/state_2, loads : 21
  Net : eeprom/n3133, loads : 20
  Net : eeprom/n3034, loads : 19
  Net : eeprom/n2935, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets scl]                   |   16.000 MHz|   61.820 MHz|     5  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl [ get_nets scl ]         |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl_enable [ get_nets        |             |             |
scl_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.980 MHz|   212 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 284.945  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 12.780  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "scl_enable" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|scl_enable} [get_nets {scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl}]  -to [get_clocks {TinyFPGA_B|scl_enable}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl_enable}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(TinyFPGA_B|scl_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|scl_enable}]  -to [get_clocks {TinyFPGA_B|scl}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	911
    Number of DFFs      	:	85
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	913
    Number of DFFs      	:	85
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	64
    Combinational LogicCells
        Only LUT         	:	514
        CARRY Only       	:	0
        LUT with CARRY   	:	314
    LogicCells                  :	913/7680
    PLBs                        :	123/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 57.4 (sec)

Final Design Statistics
    Number of LUTs      	:	913
    Number of DFFs      	:	85
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	913/7680
    PLBs                        :	140/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 6.94 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|scl | Frequency: 76.60 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 63.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2778
used logic cells: 913
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2778
used logic cells: 913
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1409 
I1212: Iteration  1 :   490 unrouted : 1 seconds
I1212: Iteration  2 :   286 unrouted : 1 seconds
I1212: Iteration  3 :   253 unrouted : 0 seconds
I1212: Iteration  4 :   187 unrouted : 1 seconds
I1212: Iteration  5 :   149 unrouted : 0 seconds
I1212: Iteration  6 :    91 unrouted : 0 seconds
I1212: Iteration  7 :    56 unrouted : 1 seconds
I1212: Iteration  8 :    40 unrouted : 0 seconds
I1212: Iteration  9 :    28 unrouted : 0 seconds
I1212: Iteration 10 :    26 unrouted : 0 seconds
I1212: Iteration 11 :    18 unrouted : 0 seconds
I1212: Iteration 12 :    16 unrouted : 0 seconds
I1212: Iteration 13 :    14 unrouted : 0 seconds
I1212: Iteration 14 :    14 unrouted : 0 seconds
I1212: Iteration 15 :    14 unrouted : 0 seconds
I1212: Iteration 16 :    14 unrouted : 1 seconds
I1212: Iteration 17 :    12 unrouted : 0 seconds
I1212: Iteration 18 :    12 unrouted : 0 seconds
I1212: Iteration 19 :    10 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
 total           336384K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 15:38:48 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(41): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(58): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(99): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(113): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(124): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(34): actual bit length 32 differs from formal bit length 8 for port data_in. VERI-1330
WARNING - synthesis: verilog/eeprom.v(28): Register rw_13 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(28): Register reset_15 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(135): Register \eeprom/i2c/state__i4 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 85 of 7680 (1 % )
SB_CARRY => 378
SB_DFF => 71
SB_DFFESR => 6
SB_DFFESS => 3
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 911
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 63
  Net : eeprom/i2c/scl, loads : 23
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/delay_counter_31, loads : 37
  Net : eeprom/i2c/state_0, loads : 26
  Net : eeprom/n3529, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/i2c/state_2, loads : 21
  Net : eeprom/n3133, loads : 20
  Net : eeprom/n3034, loads : 19
  Net : eeprom/n2935, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets scl]                   |   16.000 MHz|   61.820 MHz|     5  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|scl [ get_nets scl ]         |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.980 MHz|   212 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 284.945  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 13.589  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	911
    Number of DFFs      	:	85
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	913
    Number of DFFs      	:	85
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	21
        LUT, DFF and CARRY	:	64
    Combinational LogicCells
        Only LUT         	:	514
        CARRY Only       	:	0
        LUT with CARRY   	:	314
    LogicCells                  :	913/7680
    PLBs                        :	123/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 65.6 (sec)

Final Design Statistics
    Number of LUTs      	:	913
    Number of DFFs      	:	85
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	913/7680
    PLBs                        :	144/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 6.92 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|scl | Frequency: 85.07 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 72.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2699
used logic cells: 913
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2699
used logic cells: 913
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 1418 
I1212: Iteration  1 :   491 unrouted : 1 seconds
I1212: Iteration  2 :   305 unrouted : 1 seconds
I1212: Iteration  3 :   266 unrouted : 0 seconds
I1212: Iteration  4 :   191 unrouted : 1 seconds
I1212: Iteration  5 :   138 unrouted : 0 seconds
I1212: Iteration  6 :    84 unrouted : 1 seconds
I1212: Iteration  7 :    47 unrouted : 0 seconds
I1212: Iteration  8 :    37 unrouted : 0 seconds
I1212: Iteration  9 :    31 unrouted : 0 seconds
I1212: Iteration 10 :    25 unrouted : 0 seconds
I1212: Iteration 11 :    25 unrouted : 1 seconds
I1212: Iteration 12 :    24 unrouted : 0 seconds
I1212: Iteration 13 :    22 unrouted : 0 seconds
I1212: Iteration 14 :    20 unrouted : 0 seconds
I1212: Iteration 15 :    18 unrouted : 0 seconds
I1212: Iteration 16 :    16 unrouted : 1 seconds
I1212: Iteration 17 :    12 unrouted : 0 seconds
I1212: Iteration 18 :    12 unrouted : 0 seconds
I1212: Iteration 19 :    10 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 7
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
 total           336416K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 15:41:37 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(41): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(42): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(58): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(99): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(113): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(124): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(34): actual bit length 32 differs from formal bit length 8 for port data_in. VERI-1330
WARNING - synthesis: verilog/eeprom.v(28): Register rw_13 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(28): Register reset_15 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(135): Register \eeprom/i2c/state__i4 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 86 of 7680 (1 % )
SB_CARRY => 378
SB_DFF => 71
SB_DFFESR => 6
SB_DFFESS => 3
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 928
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 63
  Net : eeprom/i2c/i2c_clk, loads : 25
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/delay_counter_31, loads : 36
  Net : eeprom/n2_adj_263, loads : 30
  Net : eeprom/n3529, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/i2c/state_2, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/n3133, loads : 20
  Net : eeprom/n3034, loads : 19
  Net : eeprom/i2c/state_0, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   62.135 MHz|     5  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.051 MHz|   207 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 282.949  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 12.872  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	928
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	930
    Number of DFFs      	:	86
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	22
        LUT, DFF and CARRY	:	64
    Combinational LogicCells
        Only LUT         	:	530
        CARRY Only       	:	0
        LUT with CARRY   	:	314
    LogicCells                  :	930/7680
    PLBs                        :	126/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 5.0 (sec)

Phase 6
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 15:42:36 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(41): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(42): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(58): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(99): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(113): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(124): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(34): actual bit length 32 differs from formal bit length 8 for port data_in. VERI-1330
WARNING - synthesis: verilog/eeprom.v(28): Register rw_14 is stuck at One. VDB-5014
WARNING - synthesis: verilog/eeprom.v(28): Register reset_16 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(135): Register \eeprom/i2c/state__i7 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 53 of 7680 (0 % )
SB_CARRY => 34
SB_DFF => 35
SB_DFFE => 1
SB_DFFESR => 8
SB_DFFESS => 3
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 98
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 30
  Net : eeprom/i2c/i2c_clk, loads : 25
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/i2c/state_0, loads : 22
  Net : eeprom/i2c/state_2, loads : 20
  Net : eeprom/i2c/state_3, loads : 19
  Net : eeprom/i2c/state_1, loads : 18
  Net : eeprom/i2c/state_7_N_111_3, loads : 8
  Net : eeprom/i2c/n1033, loads : 8
  Net : eeprom/i2c/counter_1, loads : 8
  Net : eeprom/i2c/n1141, loads : 8
  Net : eeprom/i2c/counter_2, loads : 8
  Net : eeprom/i2c/counter_0, loads : 8
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   69.994 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 204.656  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.990  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'eeprom.i2c.i1168_2_lut_4_lut' because it is not driving any logic
Warning: Removing the net 'n174' becasue no there is no driver for it
Warning: Removing the net 'n174' becasue it is not driving any logic
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state__i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	97
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	99
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	19
        LUT, DFF and CARRY	:	34
    Combinational LogicCells
        Only LUT         	:	46
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	99/7680
    PLBs                        :	16/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.7 (sec)

Final Design Statistics
    Number of LUTs      	:	99
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	99/7680
    PLBs                        :	24/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 101.80 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 30.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 251
used logic cells: 99
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 251
used logic cells: 99
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 147 
I1212: Iteration  1 :    19 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           324720K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 15:55:16 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(41): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(42): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(66): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(107): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(132): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(31): actual bit length 32 differs from formal bit length 8 for port data_in. VERI-1330
WARNING - synthesis: verilog/eeprom.v(25): Register reset_9 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/eeprom.v(15): net rw does not have a driver. VDB-1002
WARNING - synthesis: verilog/eeprom.v(16): net eeprom_counter[31] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/eeprom.v(15): net rw does not have a driver. VDB-1002
WARNING - synthesis: verilog/eeprom.v(16): net eeprom_counter[31] does not have a driver. VDB-1002
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net \eeprom/rw. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[31]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[30]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[29]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[28]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[27]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[26]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[25]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[24]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[23]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[22]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[21]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[20]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[19]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[18]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[17]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[16]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[15]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[14]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[13]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[12]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[11]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[10]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[9]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[8]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[7]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[6]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[5]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[4]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[3]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[2]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[1]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[0]. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(25): Register \eeprom/enable_10 is stuck at One. VDB-5014
WARNING - synthesis: verilog/i2c_controller.v(67): Register \eeprom/i2c/enable_slow_115 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(143): Register \eeprom/i2c/state__i7 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 53 of 7680 (0 % )
SB_CARRY => 34
SB_DFF => 35
SB_DFFE => 1
SB_DFFESR => 8
SB_DFFESS => 3
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 92
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 30
  Net : eeprom/i2c/i2c_clk, loads : 25
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/i2c/state_0, loads : 16
  Net : eeprom/i2c/state_2, loads : 16
  Net : eeprom/i2c/state_1, loads : 14
  Net : eeprom/i2c/state_3, loads : 14
  Net : eeprom/i2c/counter_2, loads : 9
  Net : eeprom/i2c/n1041, loads : 9
  Net : eeprom/i2c/state_7_N_138_3, loads : 8
  Net : eeprom/i2c/state_7__N_120, loads : 8
  Net : eeprom/i2c/counter_1, loads : 8
  Net : eeprom/i2c/n1292, loads : 8
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.121 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 210.672  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.203  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'eeprom.i2c.i1168_3_lut_4_lut' because it is not driving any logic
Warning: Removing the net 'n174' becasue no there is no driver for it
Warning: Removing the net 'n174' becasue it is not driving any logic
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state__i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	91
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	93
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	19
        LUT, DFF and CARRY	:	34
    Combinational LogicCells
        Only LUT         	:	40
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	93/7680
    PLBs                        :	16/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.3 (sec)

Final Design Statistics
    Number of LUTs      	:	93
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	93/7680
    PLBs                        :	22/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 101.02 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 212
used logic cells: 93
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 212
used logic cells: 93
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 15:55:54 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(41): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(42): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(66): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(107): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(132): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(31): actual bit length 32 differs from formal bit length 8 for port data_in. VERI-1330
WARNING - synthesis: verilog/eeprom.v(25): Register reset_9 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/eeprom.v(15): net rw does not have a driver. VDB-1002
WARNING - synthesis: verilog/eeprom.v(16): net eeprom_counter[31] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/eeprom.v(15): net rw does not have a driver. VDB-1002
WARNING - synthesis: verilog/eeprom.v(16): net eeprom_counter[31] does not have a driver. VDB-1002
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net \eeprom/rw. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[31]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[30]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[29]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[28]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[27]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[26]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[25]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[24]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[23]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[22]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[21]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[20]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[19]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[18]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[17]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[16]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[15]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[14]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[13]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[12]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[11]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[10]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[9]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[8]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[7]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[6]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[5]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[4]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[3]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[2]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[1]. Patching with GND.
######## Missing driver on net \eeprom/eeprom_counter[0]. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(25): Register \eeprom/enable_10 is stuck at One. VDB-5014
WARNING - synthesis: verilog/i2c_controller.v(67): Register \eeprom/i2c/enable_slow_115 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(143): Register \eeprom/i2c/state__i7 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 53 of 7680 (0 % )
SB_CARRY => 34
SB_DFF => 35
SB_DFFE => 1
SB_DFFESR => 8
SB_DFFESS => 3
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 92
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 30
  Net : eeprom/i2c/i2c_clk, loads : 25
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/i2c/state_2, loads : 19
  Net : eeprom/i2c/state_0, loads : 17
  Net : eeprom/i2c/state_1, loads : 15
  Net : eeprom/i2c/state_3, loads : 14
  Net : eeprom/i2c/state_7_N_138_3, loads : 9
  Net : eeprom/i2c/n1087, loads : 8
  Net : eeprom/i2c/n1159, loads : 8
  Net : eeprom/i2c/counter_2, loads : 7
  Net : eeprom/i2c/counter_1, loads : 6
  Net : eeprom/i2c/counter_0, loads : 6
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   69.881 MHz|     4  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 210.668  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.177  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'eeprom.i2c.i966_2_lut_3_lut_4_lut' because it is not driving any logic
Warning: Removing the net 'n174' becasue no there is no driver for it
Warning: Removing the net 'n174' becasue it is not driving any logic
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state__i0:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	91
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	92
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	33
    Combinational LogicCells
        Only LUT         	:	38
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	92/7680
    PLBs                        :	17/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 35.3 (sec)

Final Design Statistics
    Number of LUTs      	:	92
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	92/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 87.86 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 36.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 214
used logic cells: 92
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 214
used logic cells: 92
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 143 
I1212: Iteration  1 :    19 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           324684K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 15:57:43 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(41): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(42): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(66): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(107): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(132): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(32): actual bit length 32 differs from formal bit length 8 for port data_in. VERI-1330
WARNING - synthesis: verilog/eeprom.v(26): Register reset_11 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/eeprom.v(15): net rw does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/eeprom.v(15): net rw does not have a driver. VDB-1002
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net \eeprom/rw. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(26): Register \eeprom/enable_13 is stuck at One. VDB-5014
WARNING - synthesis: verilog/i2c_controller.v(67): Register \eeprom/i2c/enable_slow_115 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(143): Register \eeprom/i2c/state__i7 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 53 of 7680 (0 % )
SB_CARRY => 34
SB_DFF => 36
SB_DFFESR => 8
SB_DFFESS => 3
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 91
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 30
  Net : eeprom/i2c/i2c_clk, loads : 25
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/i2c/state_2, loads : 20
  Net : eeprom/i2c/state_0, loads : 18
  Net : eeprom/i2c/state_3, loads : 15
  Net : eeprom/i2c/state_1, loads : 14
  Net : eeprom/i2c/state_7_N_170_3, loads : 8
  Net : eeprom/i2c/n1024, loads : 8
  Net : eeprom/i2c/n1135, loads : 8
  Net : eeprom/i2c/counter_2, loads : 7
  Net : eeprom/i2c/counter_1, loads : 6
  Net : eeprom/i2c/counter_0, loads : 6
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.067 MHz|     4  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 210.797  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.099  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'eeprom.i2c.i1216_3_lut_4_lut' because it is not driving any logic
Warning: Removing the net 'n174' becasue no there is no driver for it
Warning: Removing the net 'n174' becasue it is not driving any logic
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	90
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	91
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	33
    Combinational LogicCells
        Only LUT         	:	37
        CARRY Only       	:	0
        LUT with CARRY   	:	1
    LogicCells                  :	91/7680
    PLBs                        :	16/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 31.5 (sec)

Final Design Statistics
    Number of LUTs      	:	91
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	34
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	91/7680
    PLBs                        :	24/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 98.98 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 32.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 233
used logic cells: 91
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 233
used logic cells: 91
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 137 
I1212: Iteration  1 :    17 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
 total           324668K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 15:59:15 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(41): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(42): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(66): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(107): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(132): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(33): actual bit length 32 differs from formal bit length 8 for port data_in. VERI-1330
WARNING - synthesis: verilog/eeprom.v(27): Register reset_10 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/eeprom.v(15): net rw does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/eeprom.v(15): net rw does not have a driver. VDB-1002
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
######## Missing driver on net \eeprom/rw. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(143): Register \eeprom/i2c/state__i4 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 87 of 7680 (1 % )
SB_CARRY => 266
SB_DFF => 70
SB_DFFE => 1
SB_DFFESR => 6
SB_DFFESS => 4
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 622
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 64
  Net : eeprom/i2c/i2c_clk, loads : 27
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/n2_adj_327, loads : 50
  Net : eeprom/eeprom_counter_31, loads : 35
  Net : eeprom/i2c/state_0, loads : 23
  Net : eeprom/i2c/state_2, loads : 22
  Net : eeprom/n4065_adj_373, loads : 20
  Net : eeprom/i2c/state_1, loads : 19
  Net : eeprom/n3966_adj_266, loads : 19
  Net : eeprom/n3867_adj_276, loads : 18
  Net : eeprom/i2c/state_3, loads : 17
  Net : eeprom/n3768, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   69.876 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    4.646 MHz|   136 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 254.590  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 6.587  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'eeprom.i2c.i4251_2_lut' because it is not driving any logic
Warning: Removing the net 'n174' becasue no there is no driver for it
Warning: Removing the net 'n174' becasue it is not driving any logic
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state__i3:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	621
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	623
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	22
        LUT, DFF and CARRY	:	65
    Combinational LogicCells
        Only LUT         	:	335
        CARRY Only       	:	0
        LUT with CARRY   	:	201
    LogicCells                  :	623/7680
    PLBs                        :	84/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 51.0 (sec)

Final Design Statistics
    Number of LUTs      	:	623
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	623/7680
    PLBs                        :	102/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 12.41 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 82.36 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 54.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1847
used logic cells: 623
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1847
used logic cells: 623
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 966 
I1212: Iteration  1 :   265 unrouted : 1 seconds
I1212: Iteration  2 :   148 unrouted : 0 seconds
I1212: Iteration  3 :   118 unrouted : 1 seconds
I1212: Iteration  4 :    90 unrouted : 0 seconds
I1212: Iteration  5 :    70 unrouted : 0 seconds
I1212: Iteration  6 :    44 unrouted : 0 seconds
I1212: Iteration  7 :    30 unrouted : 0 seconds
I1212: Iteration  8 :    26 unrouted : 0 seconds
I1212: Iteration  9 :    14 unrouted : 0 seconds
I1212: Iteration 10 :    14 unrouted : 0 seconds
I1212: Iteration 11 :    14 unrouted : 0 seconds
I1212: Iteration 12 :    14 unrouted : 0 seconds
I1212: Iteration 13 :    14 unrouted : 0 seconds
I1212: Iteration 14 :    14 unrouted : 0 seconds
I1212: Iteration 15 :    14 unrouted : 0 seconds
I1212: Iteration 16 :    14 unrouted : 0 seconds
I1212: Iteration 17 :    14 unrouted : 0 seconds
I1212: Iteration 18 :    14 unrouted : 0 seconds
I1212: Iteration 19 :    12 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           331800K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 16:13:15 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(41): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(42): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(66): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(107): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(132): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(34): actual bit length 32 differs from formal bit length 8 for port data_in. VERI-1330
WARNING - synthesis: verilog/eeprom.v(28): Register reset_12 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(28): Register \eeprom/rw_15 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(143): Register \eeprom/i2c/state__i4 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 87 of 7680 (1 % )
SB_CARRY => 266
SB_DFF => 70
SB_DFFE => 1
SB_DFFESR => 6
SB_DFFESS => 4
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 616
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 64
  Net : eeprom/i2c/i2c_clk, loads : 27
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/n2, loads : 50
  Net : eeprom/eeprom_counter_31, loads : 35
  Net : eeprom/i2c/state_2, loads : 23
  Net : eeprom/n4065_adj_347, loads : 20
  Net : eeprom/n3966_adj_271, loads : 19
  Net : eeprom/i2c/state_0, loads : 19
  Net : eeprom/n3867, loads : 18
  Net : eeprom/i2c/state_1, loads : 18
  Net : eeprom/n3768, loads : 17
  Net : eeprom/n3669, loads : 16
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   69.706 MHz|     4  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    4.646 MHz|   136 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 254.559  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 6.594  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'eeprom.i2c.i4147_3_lut_4_lut' because it is not driving any logic
Warning: Removing the net 'n174' becasue no there is no driver for it
Warning: Removing the net 'n174' becasue it is not driving any logic
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state__i3:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	615
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	617
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	23
        LUT, DFF and CARRY	:	64
    Combinational LogicCells
        Only LUT         	:	328
        CARRY Only       	:	0
        LUT with CARRY   	:	202
    LogicCells                  :	617/7680
    PLBs                        :	84/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 41.8 (sec)

Final Design Statistics
    Number of LUTs      	:	617
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	617/7680
    PLBs                        :	101/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 11.75 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 75.62 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 45.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1891
used logic cells: 617
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1891
used logic cells: 617
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 953 
I1212: Iteration  1 :   278 unrouted : 1 seconds
I1212: Iteration  2 :   147 unrouted : 0 seconds
I1212: Iteration  3 :    87 unrouted : 1 seconds
I1212: Iteration  4 :    82 unrouted : 0 seconds
I1212: Iteration  5 :    48 unrouted : 0 seconds
I1212: Iteration  6 :    32 unrouted : 0 seconds
I1212: Iteration  7 :    22 unrouted : 0 seconds
I1212: Iteration  8 :    20 unrouted : 0 seconds
I1212: Iteration  9 :    18 unrouted : 0 seconds
I1212: Iteration 10 :    18 unrouted : 0 seconds
I1212: Iteration 11 :    18 unrouted : 0 seconds
I1212: Iteration 12 :    18 unrouted : 0 seconds
I1212: Iteration 13 :    16 unrouted : 0 seconds
I1212: Iteration 14 :    16 unrouted : 0 seconds
I1212: Iteration 15 :    16 unrouted : 0 seconds
I1212: Iteration 16 :    16 unrouted : 1 seconds
I1212: Iteration 17 :    16 unrouted : 0 seconds
I1212: Iteration 18 :    14 unrouted : 0 seconds
I1212: Iteration 19 :    12 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           331672K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 16:25:55 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(41): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(42): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(66): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(107): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(134): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(34): actual bit length 32 differs from formal bit length 8 for port data_in. VERI-1330
WARNING - synthesis: verilog/eeprom.v(28): Register reset_12 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(28): Register \eeprom/rw_15 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at One
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(145): Register \eeprom/i2c/state__i4 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 87 of 7680 (1 % )
SB_CARRY => 266
SB_DFF => 70
SB_DFFE => 1
SB_DFFESR => 1
SB_DFFESS => 1
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_DFFSS => 8
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 638
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 64
  Net : eeprom/i2c/i2c_clk, loads : 27
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/n2, loads : 50
  Net : eeprom/eeprom_counter_31, loads : 35
  Net : eeprom/i2c/state_2, loads : 27
  Net : eeprom/i2c/state_1, loads : 25
  Net : eeprom/i2c/state_3, loads : 21
  Net : eeprom/i2c/state_0, loads : 21
  Net : eeprom/n4065, loads : 20
  Net : eeprom/n3966, loads : 19
  Net : eeprom/n3867, loads : 18
  Net : eeprom/i2c/n371, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   52.021 MHz|    12  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    4.646 MHz|   136 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 254.570  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 6.650  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'eeprom.i2c.i4736_2_lut_3_lut_4_lut' because it is not driving any logic
Warning: Removing the net 'n174' becasue no there is no driver for it
Warning: Removing the net 'n174' becasue it is not driving any logic
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state__i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	637
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	639
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	29
        LUT, DFF and CARRY	:	58
    Combinational LogicCells
        Only LUT         	:	344
        CARRY Only       	:	0
        LUT with CARRY   	:	208
    LogicCells                  :	639/7680
    PLBs                        :	90/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 49.9 (sec)

Final Design Statistics
    Number of LUTs      	:	639
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	639/7680
    PLBs                        :	114/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 12.86 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 71.00 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 53.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1898
used logic cells: 639
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1898
used logic cells: 639
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 978 
I1212: Iteration  1 :   272 unrouted : 1 seconds
I1212: Iteration  2 :   128 unrouted : 0 seconds
I1212: Iteration  3 :   118 unrouted : 0 seconds
I1212: Iteration  4 :    88 unrouted : 1 seconds
I1212: Iteration  5 :    53 unrouted : 0 seconds
I1212: Iteration  6 :    37 unrouted : 0 seconds
I1212: Iteration  7 :    26 unrouted : 0 seconds
I1212: Iteration  8 :    20 unrouted : 0 seconds
I1212: Iteration  9 :    18 unrouted : 0 seconds
I1212: Iteration 10 :    12 unrouted : 0 seconds
I1212: Iteration 11 :    10 unrouted : 0 seconds
I1212: Iteration 12 :    10 unrouted : 0 seconds
I1212: Iteration 13 :    10 unrouted : 0 seconds
I1212: Iteration 14 :     4 unrouted : 1 seconds
I1212: Iteration 15 :     2 unrouted : 0 seconds
I1212: Iteration 16 :     2 unrouted : 0 seconds
I1212: Iteration 17 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           331992K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 16:28:26 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(41): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(42): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(66): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(107): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(134): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(28): Register reset_12 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(28): Register \eeprom/rw_15 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(145): Register \eeprom/i2c/state__i4 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 87 of 7680 (1 % )
SB_CARRY => 266
SB_DFF => 70
SB_DFFE => 1
SB_DFFESR => 1
SB_DFFESS => 1
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_DFFSS => 8
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 636
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 64
  Net : eeprom/i2c/i2c_clk, loads : 27
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/n2, loads : 50
  Net : eeprom/eeprom_counter_31, loads : 35
  Net : eeprom/i2c/state_3, loads : 27
  Net : eeprom/i2c/state_2, loads : 26
  Net : eeprom/i2c/state_1, loads : 24
  Net : eeprom/i2c/state_0, loads : 24
  Net : eeprom/n4065, loads : 20
  Net : eeprom/n3966, loads : 19
  Net : eeprom/n3867, loads : 18
  Net : eeprom/i2c/n364, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   52.100 MHz|    12  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    4.646 MHz|   136 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 254.688  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 6.796  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'eeprom.i2c.i4546_2_lut_3_lut_4_lut' because it is not driving any logic
Warning: Removing the net 'n174' becasue no there is no driver for it
Warning: Removing the net 'n174' becasue it is not driving any logic
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state__i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	635
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	636
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	29
        LUT, DFF and CARRY	:	58
    Combinational LogicCells
        Only LUT         	:	341
        CARRY Only       	:	0
        LUT with CARRY   	:	208
    LogicCells                  :	636/7680
    PLBs                        :	90/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 54.9 (sec)

Final Design Statistics
    Number of LUTs      	:	636
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	636/7680
    PLBs                        :	115/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 11.84 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 62.03 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 58.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1953
used logic cells: 636
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 1953
used logic cells: 636
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 971 
I1212: Iteration  1 :   251 unrouted : 1 seconds
I1212: Iteration  2 :   130 unrouted : 1 seconds
I1212: Iteration  3 :   110 unrouted : 0 seconds
I1212: Iteration  4 :    88 unrouted : 0 seconds
I1212: Iteration  5 :    68 unrouted : 1 seconds
I1212: Iteration  6 :    47 unrouted : 0 seconds
I1212: Iteration  7 :    42 unrouted : 0 seconds
I1212: Iteration  8 :    30 unrouted : 0 seconds
I1212: Iteration  9 :    26 unrouted : 0 seconds
I1212: Iteration 10 :    22 unrouted : 0 seconds
I1212: Iteration 11 :    22 unrouted : 0 seconds
I1212: Iteration 12 :    21 unrouted : 0 seconds
I1212: Iteration 13 :    18 unrouted : 0 seconds
I1212: Iteration 14 :    18 unrouted : 0 seconds
I1212: Iteration 15 :    18 unrouted : 0 seconds
I1212: Iteration 16 :    18 unrouted : 0 seconds
I1212: Iteration 17 :    14 unrouted : 0 seconds
I1212: Iteration 18 :    14 unrouted : 0 seconds
I1212: Iteration 19 :    12 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
 total           331940K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 16:31:13 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(41): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(42): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(66): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(107): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(121): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(134): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(28): Register reset_12 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(28): Register \eeprom/rw_15 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(145): Register \eeprom/i2c/state__i4 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 87 of 7680 (1 % )
SB_CARRY => 266
SB_DFF => 70
SB_DFFE => 1
SB_DFFESR => 6
SB_DFFESS => 4
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 616
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 64
  Net : eeprom/i2c/i2c_clk, loads : 27
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/n2_adj_322, loads : 50
  Net : eeprom/eeprom_counter_31, loads : 35
  Net : eeprom/n4065, loads : 20
  Net : eeprom/i2c/state_1, loads : 20
  Net : eeprom/n3966, loads : 19
  Net : eeprom/i2c/state_0, loads : 19
  Net : eeprom/i2c/state_2, loads : 19
  Net : eeprom/n3867, loads : 18
  Net : eeprom/n3768, loads : 17
  Net : eeprom/i2c/state_3, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   69.716 MHz|     4  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    4.646 MHz|   136 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 254.559  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 6.603  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'eeprom.i2c.i4459_2_lut' because it is not driving any logic
Warning: Removing the net 'n174' becasue no there is no driver for it
Warning: Removing the net 'n174' becasue it is not driving any logic
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state__i3:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	615
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	617
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	22
        LUT, DFF and CARRY	:	65
    Combinational LogicCells
        Only LUT         	:	329
        CARRY Only       	:	0
        LUT with CARRY   	:	201
    LogicCells                  :	617/7680
    PLBs                        :	85/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 76.1 (sec)

Final Design Statistics
    Number of LUTs      	:	617
    Number of DFFs      	:	87
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	617/7680
    PLBs                        :	104/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 11.89 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 92.92 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 79.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1910
used logic cells: 617
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1910
used logic cells: 617
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 952 
I1212: Iteration  1 :   269 unrouted : 1 seconds
I1212: Iteration  2 :   137 unrouted : 1 seconds
I1212: Iteration  3 :   107 unrouted : 0 seconds
I1212: Iteration  4 :    95 unrouted : 1 seconds
I1212: Iteration  5 :    60 unrouted : 0 seconds
I1212: Iteration  6 :    46 unrouted : 0 seconds
I1212: Iteration  7 :    38 unrouted : 0 seconds
I1212: Iteration  8 :    33 unrouted : 0 seconds
I1212: Iteration  9 :    29 unrouted : 0 seconds
I1212: Iteration 10 :    25 unrouted : 0 seconds
I1212: Iteration 11 :    23 unrouted : 0 seconds
I1212: Iteration 12 :    23 unrouted : 0 seconds
I1212: Iteration 13 :    24 unrouted : 0 seconds
I1212: Iteration 14 :    22 unrouted : 0 seconds
I1212: Iteration 15 :    20 unrouted : 0 seconds
I1212: Iteration 16 :    20 unrouted : 0 seconds
I1212: Iteration 17 :    18 unrouted : 0 seconds
I1212: Iteration 18 :    18 unrouted : 0 seconds
I1212: Iteration 19 :    14 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
 total           331700K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 16:41:34 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(42): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(44): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(67): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(108): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(122): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(137): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(28): Register reset_12 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(28): Register \eeprom/rw_15 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(148): Register \eeprom/i2c/saved_addr_i0_i1 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 90 of 7680 (1 % )
SB_CARRY => 266
SB_DFF => 71
SB_DFFESR => 9
SB_DFFESS => 4
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 632
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 64
  Net : eeprom/i2c/i2c_clk, loads : 30
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/n2, loads : 50
  Net : eeprom/eeprom_counter_31, loads : 35
  Net : eeprom/i2c/state_2, loads : 23
  Net : eeprom/i2c/state_1, loads : 23
  Net : eeprom/i2c/state_0, loads : 23
  Net : eeprom/n4065, loads : 20
  Net : eeprom/n3966, loads : 19
  Net : eeprom/i2c/state_3, loads : 18
  Net : eeprom/n3867, loads : 18
  Net : eeprom/n3768, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   69.156 MHz|     4  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    4.646 MHz|   136 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 254.641  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 6.602  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	632
    Number of DFFs      	:	90
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	634
    Number of DFFs      	:	90
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	25
        LUT, DFF and CARRY	:	65
    Combinational LogicCells
        Only LUT         	:	343
        CARRY Only       	:	0
        LUT with CARRY   	:	201
    LogicCells                  :	634/7680
    PLBs                        :	87/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 39.8 (sec)

Final Design Statistics
    Number of LUTs      	:	634
    Number of DFFs      	:	90
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	634/7680
    PLBs                        :	114/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 11.84 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 68.62 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 43.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2059
used logic cells: 634
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2059
used logic cells: 634
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 971 
I1212: Iteration  1 :   264 unrouted : 1 seconds
I1212: Iteration  2 :   139 unrouted : 1 seconds
I1212: Iteration  3 :   127 unrouted : 0 seconds
I1212: Iteration  4 :    91 unrouted : 0 seconds
I1212: Iteration  5 :    68 unrouted : 0 seconds
I1212: Iteration  6 :    50 unrouted : 0 seconds
I1212: Iteration  7 :    30 unrouted : 0 seconds
I1212: Iteration  8 :    22 unrouted : 0 seconds
I1212: Iteration  9 :    20 unrouted : 1 seconds
I1212: Iteration 10 :    20 unrouted : 0 seconds
I1212: Iteration 11 :    20 unrouted : 0 seconds
I1212: Iteration 12 :    18 unrouted : 0 seconds
I1212: Iteration 13 :    18 unrouted : 0 seconds
I1212: Iteration 14 :    18 unrouted : 0 seconds
I1212: Iteration 15 :    18 unrouted : 0 seconds
I1212: Iteration 16 :    18 unrouted : 0 seconds
I1212: Iteration 17 :    18 unrouted : 0 seconds
I1212: Iteration 18 :    16 unrouted : 0 seconds
I1212: Iteration 19 :    14 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           331916K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 16:45:24 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(44): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(45): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(114): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(128): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(142): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(28): Register reset_12 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(28): Register \eeprom/rw_15 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 89 of 7680 (1 % )
SB_CARRY => 266
SB_DFF => 71
SB_DFFE => 3
SB_DFFESR => 5
SB_DFFESS => 4
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 621
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 64
  Net : eeprom/i2c/i2c_clk, loads : 29
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/n2_adj_327, loads : 50
  Net : eeprom/eeprom_counter_31, loads : 35
  Net : eeprom/i2c/state_0, loads : 22
  Net : eeprom/i2c/state_2, loads : 21
  Net : eeprom/i2c/state_3, loads : 20
  Net : eeprom/n4065, loads : 20
  Net : eeprom/n3966_adj_274, loads : 19
  Net : eeprom/i2c/state_1, loads : 18
  Net : eeprom/n3867_adj_286, loads : 18
  Net : eeprom/n3768, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   55.810 MHz|     5  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    4.615 MHz|   137 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 254.570  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 6.565  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'eeprom.i2c.i3960_3_lut_4_lut' because it is not driving any logic
Warning: Removing the net 'n174' becasue no there is no driver for it
Warning: Removing the net 'n174' becasue it is not driving any logic
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.saved_addr__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state__i3:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	620
    Number of DFFs      	:	89
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	622
    Number of DFFs      	:	89
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	25
        LUT, DFF and CARRY	:	64
    Combinational LogicCells
        Only LUT         	:	331
        CARRY Only       	:	0
        LUT with CARRY   	:	202
    LogicCells                  :	622/7680
    PLBs                        :	85/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 45.3 (sec)

Final Design Statistics
    Number of LUTs      	:	622
    Number of DFFs      	:	89
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	622/7680
    PLBs                        :	102/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 12.67 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 80.61 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 49.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1782
used logic cells: 622
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1782
used logic cells: 622
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 950 
I1212: Iteration  1 :   285 unrouted : 1 seconds
I1212: Iteration  2 :   133 unrouted : 0 seconds
I1212: Iteration  3 :   110 unrouted : 0 seconds
I1212: Iteration  4 :    63 unrouted : 1 seconds
I1212: Iteration  5 :    46 unrouted : 0 seconds
I1212: Iteration  6 :    33 unrouted : 0 seconds
I1212: Iteration  7 :    25 unrouted : 0 seconds
I1212: Iteration  8 :    16 unrouted : 0 seconds
I1212: Iteration  9 :     8 unrouted : 0 seconds
I1212: Iteration 10 :     6 unrouted : 0 seconds
I1212: Iteration 11 :     6 unrouted : 0 seconds
I1212: Iteration 12 :     6 unrouted : 0 seconds
I1212: Iteration 13 :     6 unrouted : 0 seconds
I1212: Iteration 14 :     6 unrouted : 0 seconds
I1212: Iteration 15 :     6 unrouted : 0 seconds
I1212: Iteration 16 :     6 unrouted : 1 seconds
I1212: Iteration 17 :     4 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
 total           331724K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 16:49:32 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(44): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(45): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(114): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(128): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(142): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(28): Register reset_12 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(28): Register \eeprom/rw_15 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 89 of 7680 (1 % )
SB_CARRY => 266
SB_DFF => 71
SB_DFFE => 3
SB_DFFESR => 5
SB_DFFESS => 4
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESR => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 616
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 64
  Net : eeprom/i2c/i2c_clk, loads : 29
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/n2, loads : 50
  Net : eeprom/eeprom_counter_31, loads : 35
  Net : eeprom/i2c/state_0, loads : 21
  Net : eeprom/n4065, loads : 20
  Net : eeprom/n3966_adj_268, loads : 19
  Net : eeprom/i2c/state_3, loads : 18
  Net : eeprom/i2c/state_2, loads : 18
  Net : eeprom/n3867_adj_292, loads : 18
  Net : eeprom/n3768_adj_270, loads : 17
  Net : eeprom/n4263, loads : 16
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   69.080 MHz|     4  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    4.646 MHz|   136 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 254.570  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 6.655  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'eeprom.i2c.i3971_3_lut_4_lut' because it is not driving any logic
Warning: Removing the net 'n174' becasue no there is no driver for it
Warning: Removing the net 'n174' becasue it is not driving any logic
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.saved_addr__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state__i3:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	615
    Number of DFFs      	:	89
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	617
    Number of DFFs      	:	89
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	25
        LUT, DFF and CARRY	:	64
    Combinational LogicCells
        Only LUT         	:	326
        CARRY Only       	:	0
        LUT with CARRY   	:	202
    LogicCells                  :	617/7680
    PLBs                        :	85/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 52.6 (sec)

Final Design Statistics
    Number of LUTs      	:	617
    Number of DFFs      	:	89
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	617/7680
    PLBs                        :	99/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 12.16 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 71.43 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 56.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1858
used logic cells: 617
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 1858
used logic cells: 617
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 951 
I1212: Iteration  1 :   281 unrouted : 1 seconds
I1212: Iteration  2 :   167 unrouted : 1 seconds
I1212: Iteration  3 :   122 unrouted : 0 seconds
I1212: Iteration  4 :    84 unrouted : 0 seconds
I1212: Iteration  5 :    58 unrouted : 0 seconds
I1212: Iteration  6 :    42 unrouted : 1 seconds
I1212: Iteration  7 :    35 unrouted : 0 seconds
I1212: Iteration  8 :    31 unrouted : 0 seconds
I1212: Iteration  9 :    29 unrouted : 0 seconds
I1212: Iteration 10 :    25 unrouted : 0 seconds
I1212: Iteration 11 :    23 unrouted : 0 seconds
I1212: Iteration 12 :    23 unrouted : 0 seconds
I1212: Iteration 13 :    24 unrouted : 0 seconds
I1212: Iteration 14 :    18 unrouted : 0 seconds
I1212: Iteration 15 :    16 unrouted : 0 seconds
I1212: Iteration 16 :    16 unrouted : 0 seconds
I1212: Iteration 17 :    16 unrouted : 0 seconds
I1212: Iteration 18 :    14 unrouted : 0 seconds
I1212: Iteration 19 :    12 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 14 seconds
 total           331668K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 16:54:04 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
ERROR - synthesis: verilog/i2c_controller.v(158): declarations not allowed in unnamed block. VERI-1380
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 16:54:17 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(44): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(45): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(102): expression size 32 truncated to fit in target size 2. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(117): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(131): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(145): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(28): Register reset_12 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(28): Register \eeprom/rw_15 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(156): Register \eeprom/i2c/saved_addr__i1 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 92 of 7680 (1 % )
SB_CARRY => 266
SB_DFF => 77
SB_DFFESR => 5
SB_DFFESS => 4
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESR => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 630
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 64
  Net : eeprom/i2c/i2c_clk, loads : 32
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/n2, loads : 50
  Net : eeprom/eeprom_counter_31, loads : 35
  Net : eeprom/i2c/state_0, loads : 27
  Net : eeprom/i2c/state_1, loads : 20
  Net : eeprom/n4065_adj_375, loads : 20
  Net : eeprom/i2c/state_2, loads : 19
  Net : eeprom/n3966, loads : 19
  Net : eeprom/i2c/state_3, loads : 18
  Net : eeprom/n3867, loads : 18
  Net : eeprom/n3768, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   52.301 MHz|     6  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    4.646 MHz|   136 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 254.691  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 6.630  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'eeprom.i2c.i4206_2_lut_4_lut' because it is not driving any logic
Warning: Removing the net 'n174' becasue no there is no driver for it
Warning: Removing the net 'n174' becasue it is not driving any logic
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

running placerW2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	629
    Number of DFFs      	:	92
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	631
    Number of DFFs      	:	92
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	28
        LUT, DFF and CARRY	:	64
    Combinational LogicCells
        Only LUT         	:	337
        CARRY Only       	:	0
        LUT with CARRY   	:	202
    LogicCells                  :	631/7680
    PLBs                        :	86/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.1 (sec)

Phase 6
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 16:55:22 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(44): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(45): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(117): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(131): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(145): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(28): Register reset_12 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.
WARNING - synthesis: verilog/eeprom.v(28): Register \eeprom/rw_15 is stuck at Zero. VDB-5013



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 89 of 7680 (1 % )
SB_CARRY => 266
SB_DFF => 71
SB_DFFE => 3
SB_DFFESR => 5
SB_DFFESS => 4
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 619
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 64
  Net : eeprom/i2c/i2c_clk, loads : 29
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/n2, loads : 50
  Net : eeprom/eeprom_counter_31, loads : 35
  Net : eeprom/i2c/state_3, loads : 21
  Net : eeprom/i2c/state_2, loads : 21
  Net : eeprom/n4065, loads : 20
  Net : eeprom/i2c/state_1, loads : 19
  Net : eeprom/i2c/state_0, loads : 19
  Net : eeprom/n3966_adj_273, loads : 19
  Net : eeprom/n3867_adj_320, loads : 18
  Net : eeprom/n3768_adj_277, loads : 17
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   69.560 MHz|     4  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    4.646 MHz|   136 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 254.590  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 6.508  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'eeprom.i2c.i3955_3_lut_4_lut' because it is not driving any logic
Warning: Removing the net 'n174' becasue no there is no driver for it
Warning: Removing the net 'n174' becasue it is not driving any logic
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.saved_addr__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state__i3:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	618
    Number of DFFs      	:	89
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	620
    Number of DFFs      	:	89
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	25
        LUT, DFF and CARRY	:	64
    Combinational LogicCells
        Only LUT         	:	329
        CARRY Only       	:	0
        LUT with CARRY   	:	202
    LogicCells                  :	620/7680
    PLBs                        :	86/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 44.5 (sec)

Final Design Statistics
    Number of LUTs      	:	620
    Number of DFFs      	:	89
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	266
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	620/7680
    PLBs                        :	99/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 11.56 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 77.37 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 48.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2185
used logic cells: 620
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2185
used logic cells: 620
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 950 
I1212: Iteration  1 :   282 unrouted : 1 seconds
I1212: Iteration  2 :   138 unrouted : 0 seconds
I1212: Iteration  3 :   106 unrouted : 1 seconds
I1212: Iteration  4 :    82 unrouted : 0 seconds
I1212: Iteration  5 :    60 unrouted : 0 seconds
I1212: Iteration  6 :    48 unrouted : 0 seconds
I1212: Iteration  7 :    38 unrouted : 0 seconds
I1212: Iteration  8 :    30 unrouted : 1 seconds
I1212: Iteration  9 :    28 unrouted : 0 seconds
I1212: Iteration 10 :    28 unrouted : 0 seconds
I1212: Iteration 11 :    26 unrouted : 0 seconds
I1212: Iteration 12 :    25 unrouted : 0 seconds
I1212: Iteration 13 :    24 unrouted : 1 seconds
I1212: Iteration 14 :    22 unrouted : 0 seconds
I1212: Iteration 15 :    22 unrouted : 0 seconds
I1212: Iteration 16 :    22 unrouted : 0 seconds
I1212: Iteration 17 :    16 unrouted : 0 seconds
I1212: Iteration 18 :    16 unrouted : 0 seconds
I1212: Iteration 19 :    12 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 16 seconds
 total           331736K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 4 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 17:37:10 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(44): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(45): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(117): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(131): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(146): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(27): Register reset_13 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 90 of 7680 (1 % )
SB_CARRY => 378
SB_DFF => 72
SB_DFFE => 3
SB_DFFESR => 5
SB_DFFESS => 4
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 940
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 65
  Net : eeprom/i2c/i2c_clk, loads : 29
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/eeprom_counter_31, loads : 35
  Net : eeprom/n2, loads : 30
  Net : eeprom/i2c/state_3, loads : 24
  Net : eeprom/n3529, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/i2c/state_2, loads : 21
  Net : eeprom/n3232, loads : 21
  Net : eeprom/n3133, loads : 20
  Net : eeprom/i2c/state_1, loads : 19
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   61.629 MHz|     5  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.051 MHz|   207 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 283.172  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 12.658  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'eeprom.i2c.i5197_2_lut_4_lut' because it is not driving any logic
Warning: Removing the net 'n174' becasue no there is no driver for it
Warning: Removing the net 'n174' becasue it is not driving any logic
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.saved_addr__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.saved_addr__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state__i4:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	939
    Number of DFFs      	:	90
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	943
    Number of DFFs      	:	90
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	26
        LUT, DFF and CARRY	:	64
    Combinational LogicCells
        Only LUT         	:	539
        CARRY Only       	:	0
        LUT with CARRY   	:	314
    LogicCells                  :	943/7680
    PLBs                        :	127/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 63.7 (sec)

Final Design Statistics
    Number of LUTs      	:	943
    Number of DFFs      	:	90
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	943/7680
    PLBs                        :	138/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 7.03 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 79.72 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 70.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 3130
used logic cells: 943
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 3130
used logic cells: 943
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1454 
I1212: Iteration  1 :   533 unrouted : 2 seconds
I1212: Iteration  2 :   305 unrouted : 1 seconds
I1212: Iteration  3 :   250 unrouted : 0 seconds
I1212: Iteration  4 :   167 unrouted : 1 seconds
I1212: Iteration  5 :   113 unrouted : 0 seconds
I1212: Iteration  6 :    53 unrouted : 0 seconds
I1212: Iteration  7 :    37 unrouted : 0 seconds
I1212: Iteration  8 :    25 unrouted : 1 seconds
I1212: Iteration  9 :    22 unrouted : 0 seconds
I1212: Iteration 10 :    19 unrouted : 0 seconds
I1212: Iteration 11 :    15 unrouted : 0 seconds
I1212: Iteration 12 :    15 unrouted : 0 seconds
I1212: Iteration 13 :    12 unrouted : 0 seconds
I1212: Iteration 14 :    10 unrouted : 0 seconds
I1212: Iteration 15 :     8 unrouted : 1 seconds
I1212: Iteration 16 :     8 unrouted : 0 seconds
I1212: Iteration 17 :     6 unrouted : 0 seconds
I1212: Iteration 18 :     6 unrouted : 0 seconds
I1212: Iteration 19 :     2 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 7
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 16 seconds
 total           336768K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 17:41:03 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(44): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(45): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(117): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(131): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(146): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(27): Register reset_13 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 90 of 7680 (1 % )
SB_CARRY => 378
SB_DFF => 73
SB_DFFE => 2
SB_DFFESR => 5
SB_DFFESS => 4
SB_DFFN => 1
SB_DFFNESS => 2
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 910
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 65
  Net : eeprom/i2c/i2c_clk, loads : 29
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/eeprom_counter_31, loads : 36
  Net : eeprom/n2, loads : 30
  Net : eeprom/n3529, loads : 24
  Net : eeprom/n2935, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/n3133, loads : 20
  Net : eeprom/i2c/state_0, loads : 19
  Net : eeprom/n3034, loads : 19
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   52.770 MHz|     6  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.884 MHz|   219 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 287.230  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 14.167  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 14 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.saved_addr__i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	910
    Number of DFFs      	:	90
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	912
    Number of DFFs      	:	90
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	26
        LUT, DFF and CARRY	:	64
    Combinational LogicCells
        Only LUT         	:	508
        CARRY Only       	:	0
        LUT with CARRY   	:	314
    LogicCells                  :	912/7680
    PLBs                        :	125/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 3.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 59.7 (sec)

Final Design Statistics
    Number of LUTs      	:	912
    Number of DFFs      	:	90
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	912/7680
    PLBs                        :	140/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 7.15 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 75.56 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 66.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2859
used logic cells: 912
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2859
used logic cells: 912
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1406 
I1212: Iteration  1 :   505 unrouted : 1 seconds
I1212: Iteration  2 :   335 unrouted : 1 seconds
I1212: Iteration  3 :   290 unrouted : 1 seconds
I1212: Iteration  4 :   191 unrouted : 0 seconds
I1212: Iteration  5 :   153 unrouted : 1 seconds
I1212: Iteration  6 :   107 unrouted : 0 seconds
I1212: Iteration  7 :    69 unrouted : 0 seconds
I1212: Iteration  8 :    56 unrouted : 0 seconds
I1212: Iteration  9 :    33 unrouted : 1 seconds
I1212: Iteration 10 :    25 unrouted : 0 seconds
I1212: Iteration 11 :    21 unrouted : 0 seconds
I1212: Iteration 12 :    17 unrouted : 0 seconds
I1212: Iteration 13 :    13 unrouted : 0 seconds
I1212: Iteration 14 :    11 unrouted : 1 seconds
I1212: Iteration 15 :    11 unrouted : 0 seconds
I1212: Iteration 16 :     8 unrouted : 0 seconds
I1212: Iteration 17 :     6 unrouted : 0 seconds
I1212: Iteration 18 :     2 unrouted : 0 seconds
I1212: Iteration 19 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 7
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
 total           336416K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 17:44:32 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(44): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(45): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(117): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(131): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(146): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(27): Register reset_13 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(157): Register \eeprom/i2c/state_i4 is stuck at One. VDB-5014
WARNING - synthesis: verilog/i2c_controller.v(157): Register \eeprom/i2c/data_out_i0_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/i2c_controller.v(199): Register \eeprom/i2c/write_enable_125 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/i2c_controller.v(80): Register \eeprom/i2c/i2c_scl_enable_118 is stuck at One. VDB-5014
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 30 of 7680 (0 % )
SB_CARRY => 27
SB_DFF => 27
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 34
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 30
  Net : eeprom/i2c/i2c_clk, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : blink_counter_24, loads : 4
  Net : blink_counter_23, loads : 4
  Net : blink_counter_22, loads : 4
  Net : blink_counter_21, loads : 4
  Net : eeprom/i2c/n1247, loads : 4
  Net : eeprom/i2c/counter2_0, loads : 3
  Net : eeprom/i2c/counter2_1, loads : 3
  Net : blink_counter_25, loads : 2
  Net : n26, loads : 2
  Net : n1286, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets sda_enable]            |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|sda_enable [ get_nets        |             |             |
sda_enable ]                            |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   23.698 MHz|    27  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 212.148  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.164  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 1 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal sda_output:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal scl_output:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: Unable to find net "sda_enable" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
    create_clock  -period 62.500000 -waveform {0.000000 31.250000} -name {TinyFPGA_B|sda_enable} [get_nets {sda_enable}]
Warning: Unable to find Clock(TinyFPGA_B|sda_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|sda_enable}]
Warning: Unable to find Clock(TinyFPGA_B|sda_enable).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|sda_enable}]  -to [get_clocks {CLK}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	27
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	35
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	27

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	27
    Combinational LogicCells
        Only LUT         	:	5
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	35/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.9 (sec)

Final Design Statistics
    Number of LUTs      	:	35
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	27
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	35/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: CLK | Frequency: 124.71 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 64
used logic cells: 35
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 64
used logic cells: 35
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 66 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
 total           323724K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 17:46:31 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(44): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(45): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(117): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(131): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(142): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(27): Register reset_13 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 90 of 7680 (1 % )
SB_CARRY => 378
SB_DFF => 71
SB_DFFE => 4
SB_DFFESR => 5
SB_DFFESS => 4
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 931
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 65
  Net : eeprom/i2c/i2c_clk, loads : 29
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/eeprom_counter_31, loads : 36
  Net : eeprom/n2, loads : 30
  Net : eeprom/n3529, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/n3133, loads : 20
  Net : eeprom/i2c/state_3, loads : 19
  Net : eeprom/n3034, loads : 19
  Net : eeprom/i2c/state_2, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   66.216 MHz|     5  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.036 MHz|   208 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 283.629  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 13.095  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'eeprom.i2c.i5132_3_lut_4_lut' because it is not driving any logic
Warning: Removing the net 'n174' becasue no there is no driver for it
Warning: Removing the net 'n174' becasue it is not driving any logic
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.saved_addr__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.saved_addr__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state__i4:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	930
    Number of DFFs      	:	90
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	934
    Number of DFFs      	:	90
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	25
        LUT, DFF and CARRY	:	65
    Combinational LogicCells
        Only LUT         	:	531
        CARRY Only       	:	0
        LUT with CARRY   	:	313
    LogicCells                  :	934/7680
    PLBs                        :	126/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 57.2 (sec)

Final Design Statistics
    Number of LUTs      	:	934
    Number of DFFs      	:	90
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	934/7680
    PLBs                        :	144/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 7.07 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 81.83 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 64.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2860
used logic cells: 934
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2860
used logic cells: 934
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1428 
I1212: Iteration  1 :   479 unrouted : 1 seconds
I1212: Iteration  2 :   289 unrouted : 1 seconds
I1212: Iteration  3 :   268 unrouted : 1 seconds
I1212: Iteration  4 :   181 unrouted : 0 seconds
I1212: Iteration  5 :   105 unrouted : 0 seconds
I1212: Iteration  6 :    65 unrouted : 1 seconds
I1212: Iteration  7 :    36 unrouted : 0 seconds
I1212: Iteration  8 :    25 unrouted : 0 seconds
I1212: Iteration  9 :    19 unrouted : 0 seconds
I1212: Iteration 10 :    17 unrouted : 0 seconds
I1212: Iteration 11 :    15 unrouted : 0 seconds
I1212: Iteration 12 :    15 unrouted : 0 seconds
I1212: Iteration 13 :    12 unrouted : 0 seconds
I1212: Iteration 14 :    12 unrouted : 1 seconds
I1212: Iteration 15 :    10 unrouted : 0 seconds
I1212: Iteration 16 :    10 unrouted : 0 seconds
I1212: Iteration 17 :    10 unrouted : 0 seconds
I1212: Iteration 18 :     4 unrouted : 0 seconds
I1212: Iteration 19 :     2 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
 total           336580K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 17:50:45 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(44): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(45): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(117): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(132): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(136): expression size 32 truncated to fit in target size 2. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(144): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(27): Register reset_13 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 92 of 7680 (1 % )
SB_CARRY => 378
SB_DFF => 73
SB_DFFE => 2
SB_DFFESR => 7
SB_DFFESS => 4
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 918
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 65
  Net : eeprom/i2c/i2c_clk, loads : 31
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/eeprom_counter_31, loads : 36
  Net : eeprom/n2, loads : 30
  Net : eeprom/n3529, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/i2c/state_0, loads : 22
  Net : eeprom/n3331, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/n3133, loads : 20
  Net : eeprom/n2737, loads : 20
  Net : eeprom/n3034, loads : 19
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   53.135 MHz|     6  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.909 MHz|   217 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 286.676  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 13.480  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.saved_addr__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.saved_addr__i2:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	918
    Number of DFFs      	:	92
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	921
    Number of DFFs      	:	92
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	27
        LUT, DFF and CARRY	:	65
    Combinational LogicCells
        Only LUT         	:	516
        CARRY Only       	:	0
        LUT with CARRY   	:	313
    LogicCells                  :	921/7680
    PLBs                        :	126/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 62.5 (sec)

Final Design Statistics
    Number of LUTs      	:	921
    Number of DFFs      	:	92
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	921/7680
    PLBs                        :	140/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 7.24 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 61.94 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 68.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2943
used logic cells: 921
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2943
used logic cells: 921
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1420 
I1212: Iteration  1 :   507 unrouted : 2 seconds
I1212: Iteration  2 :   349 unrouted : 1 seconds
I1212: Iteration  3 :   289 unrouted : 0 seconds
I1212: Iteration  4 :   205 unrouted : 1 seconds
I1212: Iteration  5 :   129 unrouted : 0 seconds
I1212: Iteration  6 :    99 unrouted : 0 seconds
I1212: Iteration  7 :    79 unrouted : 1 seconds
I1212: Iteration  8 :    44 unrouted : 0 seconds
I1212: Iteration  9 :    20 unrouted : 0 seconds
I1212: Iteration 10 :    12 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     4 unrouted : 0 seconds
I1212: Iteration 13 :     4 unrouted : 0 seconds
I1212: Iteration 14 :     4 unrouted : 0 seconds
I1212: Iteration 15 :     4 unrouted : 0 seconds
I1212: Iteration 16 :     4 unrouted : 1 seconds
I1212: Iteration 17 :     4 unrouted : 0 seconds
I1212: Iteration 18 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 7
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 16 seconds
 total           336476K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

Generating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 17:53:29 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(44): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(45): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(117): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(132): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(136): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(144): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(27): Register reset_13 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 94 of 7680 (1 % )
SB_CARRY => 378
SB_DFF => 73
SB_DFFE => 2
SB_DFFESR => 9
SB_DFFESS => 4
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 917
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 65
  Net : eeprom/i2c/i2c_clk, loads : 33
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/eeprom_counter_31, loads : 36
  Net : eeprom/n3529, loads : 36
  Net : eeprom/n2, loads : 30
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/n3133, loads : 21
  Net : eeprom/i2c/state_2, loads : 21
  Net : eeprom/i2c/state_3, loads : 20
  Net : eeprom/i2c/state_1, loads : 20
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   65.712 MHz|     5  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.867 MHz|   220 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 288.043  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 13.671  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'eeprom.i2c.i5300_3_lut_4_lut' because it is not driving any logic
Warning: Removing the net 'n174' becasue no there is no driver for it
Warning: Removing the net 'n174' becasue it is not driving any logic
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.saved_addr__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.saved_addr__i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	916
    Number of DFFs      	:	94
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	3
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	920
    Number of DFFs      	:	94
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	29
        LUT, DFF and CARRY	:	65
    Combinational LogicCells
        Only LUT         	:	513
        CARRY Only       	:	0
        LUT with CARRY   	:	313
    LogicCells                  :	920/7680
    PLBs                        :	125/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 62.1 (sec)

Final Design Statistics
    Number of LUTs      	:	920
    Number of DFFs      	:	94
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	920/7680
    PLBs                        :	140/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 6.80 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 67.36 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 68.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 3063
used logic cells: 920
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 3063
used logic cells: 920
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1420 
I1212: Iteration  1 :   509 unrouted : 2 seconds
I1212: Iteration  2 :   322 unrouted : 1 seconds
I1212: Iteration  3 :   256 unrouted : 0 seconds
I1212: Iteration  4 :   191 unrouted : 1 seconds
I1212: Iteration  5 :   126 unrouted : 0 seconds
I1212: Iteration  6 :    83 unrouted : 0 seconds
I1212: Iteration  7 :    52 unrouted : 0 seconds
I1212: Iteration  8 :    28 unrouted : 1 seconds
I1212: Iteration  9 :    20 unrouted : 0 seconds
I1212: Iteration 10 :    18 unrouted : 0 seconds
I1212: Iteration 11 :    14 unrouted : 0 seconds
I1212: Iteration 12 :     8 unrouted : 0 seconds
I1212: Iteration 13 :     6 unrouted : 0 seconds
I1212: Iteration 14 :     6 unrouted : 0 seconds
I1212: Iteration 15 :     6 unrouted : 0 seconds
I1212: Iteration 16 :     6 unrouted : 0 seconds
I1212: Iteration 17 :     6 unrouted : 0 seconds
I1212: Iteration 18 :     6 unrouted : 0 seconds
I1212: Iteration 19 :     2 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 16 seconds
 total           336468K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 17:59:50 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
ERROR - synthesis: verilog/i2c_controller.v(75): RESTART is not declared. VERI-1128
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 18:00:01 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
ERROR - synthesis: verilog/i2c_controller.v(75): RESTART is not declared. VERI-1128
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 18:00:18 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(44): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(45): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(117): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(132): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(136): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(151): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(27): Register reset_13 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 93 of 7680 (1 % )
SB_CARRY => 378
SB_DFF => 74
SB_DFFESR => 9
SB_DFFESS => 4
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 893
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 65
  Net : eeprom/i2c/i2c_clk, loads : 32
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/eeprom_counter_31, loads : 36
  Net : eeprom/n3331, loads : 32
  Net : eeprom/n2, loads : 30
  Net : eeprom/i2c/state_0, loads : 28
  Net : eeprom/n3529, loads : 24
  Net : eeprom/n2935, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3232, loads : 21
  Net : eeprom/n3133, loads : 20
  Net : eeprom/i2c/state_2, loads : 20
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   65.334 MHz|     5  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.721 MHz|   232 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 292.340  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 14.585  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 14 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'eeprom.i2c.i4615_3_lut_4_lut' because it is not driving any logic
Warning: Removing the net 'n174' becasue no there is no driver for it
Warning: Removing the net 'n174' becasue it is not driving any logic
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	892
    Number of DFFs      	:	93
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	894
    Number of DFFs      	:	93
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	29
        LUT, DFF and CARRY	:	64
    Combinational LogicCells
        Only LUT         	:	487
        CARRY Only       	:	0
        LUT with CARRY   	:	314
    LogicCells                  :	894/7680
    PLBs                        :	121/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 68.8 (sec)

Final Design Statistics
    Number of LUTs      	:	894
    Number of DFFs      	:	93
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	894/7680
    PLBs                        :	137/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 6.89 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 95.50 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 75.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2826
used logic cells: 894
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2826
used logic cells: 894
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 1364 
I1212: Iteration  1 :   503 unrouted : 2 seconds
I1212: Iteration  2 :   325 unrouted : 1 seconds
I1212: Iteration  3 :   263 unrouted : 0 seconds
I1212: Iteration  4 :   185 unrouted : 1 seconds
I1212: Iteration  5 :   117 unrouted : 0 seconds
I1212: Iteration  6 :    77 unrouted : 1 seconds
I1212: Iteration  7 :    58 unrouted : 0 seconds
I1212: Iteration  8 :    39 unrouted : 0 seconds
I1212: Iteration  9 :    20 unrouted : 0 seconds
I1212: Iteration 10 :    11 unrouted : 0 seconds
I1212: Iteration 11 :     9 unrouted : 0 seconds
I1212: Iteration 12 :     9 unrouted : 0 seconds
I1212: Iteration 13 :     8 unrouted : 0 seconds
I1212: Iteration 14 :     6 unrouted : 0 seconds
I1212: Iteration 15 :     6 unrouted : 0 seconds
I1212: Iteration 16 :     6 unrouted : 0 seconds
I1212: Iteration 17 :     6 unrouted : 0 seconds
I1212: Iteration 18 :     4 unrouted : 0 seconds
I1212: Iteration 19 :     2 unrouted : 0 seconds
I1212: Iteration 20 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 5
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 16 seconds
 total           336256K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 18:03:41 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(43): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(44): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(45): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(68): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(117): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(132): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(148): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(27): Register reset_13 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/state is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 89 of 7680 (1 % )
SB_CARRY => 378
SB_DFF => 74
SB_DFFESR => 5
SB_DFFESS => 4
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 931
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 65
  Net : eeprom/i2c/i2c_clk, loads : 28
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/eeprom_counter_31, loads : 36
  Net : eeprom/n2, loads : 30
  Net : eeprom/n3529, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/i2c/state_0, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/n3133, loads : 20
  Net : eeprom/n3034, loads : 19
  Net : eeprom/n2935, loads : 18
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   65.334 MHz|     5  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    3.036 MHz|   208 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 283.375  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 13.168  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: Removing the instance 'eeprom.i2c.i4464_3_lut_4_lut' because it is not driving any logic
Warning: Removing the net 'n174' becasue no there is no driver for it
Warning: Removing the net 'n174' becasue it is not driving any logic
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	930
    Number of DFFs      	:	89
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	932
    Number of DFFs      	:	89
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	25
        LUT, DFF and CARRY	:	64
    Combinational LogicCells
        Only LUT         	:	529
        CARRY Only       	:	0
        LUT with CARRY   	:	314
    LogicCells                  :	932/7680
    PLBs                        :	127/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.5 (sec)

Phase 6
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 18:04:47 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(44): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(45): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(69): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(118): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(133): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(149): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(27): Register reset_13 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(164): Register \eeprom/i2c/state_i0_i4 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 89 of 7680 (1 % )
SB_CARRY => 378
SB_DFF => 70
SB_DFFE => 4
SB_DFFESR => 5
SB_DFFESS => 4
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 3
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 913
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 65
  Net : eeprom/i2c/i2c_clk, loads : 28
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/eeprom_counter_31, loads : 36
  Net : eeprom/n3529, loads : 36
  Net : eeprom/n2, loads : 30
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/i2c/state_0, loads : 20
  Net : eeprom/n3133, loads : 20
  Net : eeprom/i2c/state_2, loads : 19
  Net : eeprom/n3034, loads : 19
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   52.681 MHz|     6  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.844 MHz|   222 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 288.359  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 14.185  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 14 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state_i0_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	913
    Number of DFFs      	:	89
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	915
    Number of DFFs      	:	89
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	65
    Combinational LogicCells
        Only LUT         	:	513
        CARRY Only       	:	0
        LUT with CARRY   	:	313
    LogicCells                  :	915/7680
    PLBs                        :	124/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 61.9 (sec)

Final Design Statistics
    Number of LUTs      	:	915
    Number of DFFs      	:	89
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	378
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	915/7680
    PLBs                        :	144/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 7.22 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 74.60 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 68.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 2935
used logic cells: 915
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 2935
used logic cells: 915
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 9
I1209: Started routing
I1223: Total Nets : 1410 
I1212: Iteration  1 :   538 unrouted : 1 seconds
I1212: Iteration  2 :   351 unrouted : 1 seconds
I1212: Iteration  3 :   293 unrouted : 1 seconds
I1212: Iteration  4 :   206 unrouted : 0 seconds
I1212: Iteration  5 :   136 unrouted : 1 seconds
I1212: Iteration  6 :    85 unrouted : 0 seconds
I1212: Iteration  7 :    56 unrouted : 0 seconds
I1212: Iteration  8 :    24 unrouted : 0 seconds
I1212: Iteration  9 :    12 unrouted : 1 seconds
I1212: Iteration 10 :     6 unrouted : 0 seconds
I1212: Iteration 11 :     4 unrouted : 0 seconds
I1212: Iteration 12 :     4 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 6
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
 total           336448K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 5 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 29 18:30:19 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/testBoard (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/TinyFPGA_B_pll_1MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/TinyFPGA_B_pll_1MHz.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B_pll_1MHz.v(27): literal value truncated to fit in 3 bits. VERI-1208
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/testBoard". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(45): expression size 32 truncated to fit in target size 26. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(44): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(45): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(69): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(118): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(133): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(149): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/eeprom.v(27): Register reset_13 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(124): actual bit length 32 differs from formal bit length 8 for port data. VERI-1330
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Bit 0 of Register addr is stuck at Zero
WARNING - synthesis: Bit 1 of Register addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register addr is stuck at Zero
WARNING - synthesis: Bit 3 of Register addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register addr is stuck at Zero
WARNING - synthesis: Bit 7 of Register addr is stuck at Zero
WARNING - synthesis: Bit 8 of Register addr is stuck at Zero
WARNING - synthesis: Bit 9 of Register addr is stuck at Zero
WARNING - synthesis: Bit 10 of Register addr is stuck at Zero
WARNING - synthesis: verilog/TinyFPGA_B.v(106): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(115): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net DE. Patching with GND.
######## Missing driver on net TX. Patching with GND.
######## Missing driver on net CS_CLK. Patching with GND.
######## Missing driver on net CS. Patching with GND.
######## Missing driver on net INLC. Patching with GND.
######## Missing driver on net INHC. Patching with GND.
######## Missing driver on net INLB. Patching with GND.
######## Missing driver on net INHB. Patching with GND.
######## Missing driver on net INLA. Patching with GND.
######## Missing driver on net INHA. Patching with GND.



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/i2c_controller.v(164): Register \eeprom/i2c/state_i0_i4 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 91 of 7680 (1 % )
SB_CARRY => 380
SB_DFF => 70
SB_DFFE => 4
SB_DFFESR => 5
SB_DFFESS => 4
SB_DFFN => 1
SB_DFFNE => 1
SB_DFFNESS => 1
SB_DFFSR => 5
SB_GB_IO => 1
SB_IO => 15
SB_LUT4 => 911
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : CLK_N, loads : 67
  Net : eeprom/i2c/i2c_clk, loads : 28
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : eeprom/eeprom_counter_31, loads : 36
  Net : eeprom/n2, loads : 30
  Net : eeprom/n3529, loads : 24
  Net : eeprom/n3430, loads : 23
  Net : eeprom/n3331, loads : 22
  Net : eeprom/n3232, loads : 21
  Net : eeprom/i2c/state_0, loads : 20
  Net : eeprom/n3133, loads : 20
  Net : eeprom/n2737, loads : 20
  Net : eeprom/i2c/state_2, loads : 19
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   53.050 MHz|     6  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    2.854 MHz|   221 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 288.023  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 15.748  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 15 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/testBoard/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/iceboard/software/testBoard/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state_i0_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i1:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for CS_MISO, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER0_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_A, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for ENCODER1_B, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for HALL3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for RX, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	911
    Number of DFFs      	:	91
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	380
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	913
    Number of DFFs      	:	91
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	380

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	24
        LUT, DFF and CARRY	:	67
    Combinational LogicCells
        Only LUT         	:	509
        CARRY Only       	:	0
        LUT with CARRY   	:	313
    LogicCells                  :	913/7680
    PLBs                        :	123/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 1.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 83.5 (sec)

Final Design Statistics
    Number of LUTs      	:	913
    Number of DFFs      	:	91
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	380
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	16
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	913/7680
    PLBs                        :	141/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	16/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 7.15 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 73.62 MHz | Target: 16.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 91.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 3048
used logic cells: 913
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 3048
used logic cells: 913
Translating sdc file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Read device time: 10
I1209: Started routing
I1223: Total Nets : 1419 
I1212: Iteration  1 :   534 unrouted : 2 seconds
I1212: Iteration  2 :   348 unrouted : 1 seconds
I1212: Iteration  3 :   285 unrouted : 1 seconds
I1212: Iteration  4 :   215 unrouted : 0 seconds
I1212: Iteration  5 :   148 unrouted : 0 seconds
I1212: Iteration  6 :   109 unrouted : 1 seconds
I1212: Iteration  7 :    76 unrouted : 0 seconds
I1212: Iteration  8 :    50 unrouted : 0 seconds
I1212: Iteration  9 :    37 unrouted : 0 seconds
I1212: Iteration 10 :    27 unrouted : 0 seconds
I1212: Iteration 11 :    23 unrouted : 1 seconds
I1212: Iteration 12 :    15 unrouted : 0 seconds
I1212: Iteration 13 :    16 unrouted : 0 seconds
I1212: Iteration 14 :    14 unrouted : 0 seconds
I1212: Iteration 15 :    12 unrouted : 0 seconds
I1212: Iteration 16 :    10 unrouted : 0 seconds
I1212: Iteration 17 :     8 unrouted : 1 seconds
I1212: Iteration 18 :     6 unrouted : 0 seconds
I1212: Iteration 19 :     4 unrouted : 0 seconds
I1212: Iteration 20 :     2 unrouted : 0 seconds
I1212: Iteration 21 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 8
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 20 seconds
 total           336440K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/testBoard/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
