{
  "design": {
    "design_info": {
      "boundary_crc": "0x19845CBA0815C5D1",
      "device": "xc7a100tcsg324-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3"
    },
    "design_tree": {
      "programmer": {
        "uart": "",
        "sync_prog_mode_to_CPU_clk": "",
        "sync_data_mem_wr_to_cpu_clk": "",
        "sync_prog_mem_wr_to_cpu_clk": "",
        "sync_addr_to_CPU_clk": "",
        "sync_data_to_cpu_clk": "",
        "sync_pc_rst_to_cpu_clk": "",
        "uart_programmer": ""
      },
      "clock_gen": {
        "and_gate": "",
        "sync_extern": "",
        "clk_wiz": ""
      },
      "cpu_uart": "",
      "memory": {
        "prog_mem": "",
        "mem_maped_uart": {
          "sync_extern_0": "",
          "sync_extern_1": "",
          "sync_extern_2": "",
          "sync_byte_0": "",
          "sync_byte_1": "",
          "uart_controller": ""
        },
        "data_mem": ""
      },
      "shell_cpu_top": "",
      "seg_display": {
        "display_ctrl_0": "",
        "nexys_7seg_0": "",
        "clk_div_0": ""
      }
    },
    "ports": {
      "CLK100MHZ": {
        "direction": "I"
      },
      "UART_TXD_IN": {
        "direction": "I"
      },
      "UART_RXD_OUT": {
        "direction": "O"
      },
      "outvalue": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "inr": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "seg": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "seg_sel": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "LED16_G": {
        "direction": "O"
      },
      "LED17_B": {
        "direction": "O"
      }
    },
    "components": {
      "programmer": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "UART_TXD_IN": {
            "direction": "I"
          },
          "clk1": {
            "type": "clk",
            "direction": "I"
          },
          "sync_word": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "sig_out": {
            "direction": "O"
          },
          "sync_word1": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "sig_out1": {
            "direction": "O"
          },
          "sig_out2": {
            "direction": "O"
          },
          "cpu_clk_en": {
            "direction": "O"
          },
          "rst": {
            "direction": "O"
          }
        },
        "components": {
          "uart": {
            "vlnv": "xilinx.com:module_ref:uart:1.0",
            "xci_name": "design_1_uart_0_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "uart",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rx": {
                "direction": "I"
              },
              "rx_data": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "rx_ready": {
                "direction": "O"
              },
              "tx_buff": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "tx_start_trans": {
                "direction": "I"
              },
              "tx": {
                "direction": "O"
              },
              "tx_ready": {
                "direction": "O"
              }
            }
          },
          "sync_prog_mode_to_CPU_clk": {
            "vlnv": "xilinx.com:module_ref:sync_extern:1.0",
            "xci_name": "design_1_sync_extern_1_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "sync_extern",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "sig_in": {
                "direction": "I"
              },
              "sig_out": {
                "direction": "O"
              }
            }
          },
          "sync_data_mem_wr_to_cpu_clk": {
            "vlnv": "xilinx.com:module_ref:sync_extern:1.0",
            "xci_name": "design_1_sync_extern_0_1",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "sync_extern",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "sig_in": {
                "direction": "I"
              },
              "sig_out": {
                "direction": "O"
              }
            }
          },
          "sync_prog_mem_wr_to_cpu_clk": {
            "vlnv": "xilinx.com:module_ref:sync_extern:1.0",
            "xci_name": "design_1_sync_extern_0_2",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "sync_extern",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "sig_in": {
                "direction": "I"
              },
              "sig_out": {
                "direction": "O"
              }
            }
          },
          "sync_addr_to_CPU_clk": {
            "vlnv": "xilinx.com:module_ref:sync_word:1.0",
            "xci_name": "design_1_sync_word_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "sync_word",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "word": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "stable_word": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          },
          "sync_data_to_cpu_clk": {
            "vlnv": "xilinx.com:module_ref:sync_word:1.0",
            "xci_name": "design_1_sync_word_1_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "sync_word",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "word": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "stable_word": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          },
          "sync_pc_rst_to_cpu_clk": {
            "vlnv": "xilinx.com:module_ref:sync_extern:1.0",
            "xci_name": "design_1_sync_extern_0_3",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "sync_extern",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "sig_in": {
                "direction": "I"
              },
              "sig_out": {
                "direction": "O"
              }
            }
          },
          "uart_programmer": {
            "vlnv": "xilinx.com:module_ref:programmer:1.0",
            "xci_name": "design_1_programmer_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "programmer",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "cpu_rst": {
                "type": "rst",
                "direction": "O"
              },
              "rx_ready": {
                "direction": "I"
              },
              "tx_ready": {
                "direction": "I"
              },
              "rx_data": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "tx_buff": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "tx_start_trans": {
                "direction": "O"
              },
              "addr": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "dout": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "din": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "prog_mem_wr": {
                "direction": "O"
              },
              "data_mem_wr": {
                "direction": "O"
              },
              "prog_mode": {
                "direction": "O"
              },
              "cpu_clk_en": {
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "uart_programmer_dout": {
            "ports": [
              "uart_programmer/dout",
              "sync_data_to_cpu_clk/word"
            ]
          },
          "uart_programmer_addr": {
            "ports": [
              "uart_programmer/addr",
              "sync_addr_to_CPU_clk/word"
            ]
          },
          "clk_1": {
            "ports": [
              "clk",
              "uart/clk",
              "uart_programmer/clk"
            ]
          },
          "uart_rx_ready": {
            "ports": [
              "uart/rx_ready",
              "uart_programmer/rx_ready"
            ]
          },
          "uart_tx_ready": {
            "ports": [
              "uart/tx_ready",
              "uart_programmer/tx_ready"
            ]
          },
          "uart_rx_data": {
            "ports": [
              "uart/rx_data",
              "uart_programmer/rx_data"
            ]
          },
          "UART_TXD_IN_1": {
            "ports": [
              "UART_TXD_IN",
              "uart/rx"
            ]
          },
          "clk1_1": {
            "ports": [
              "clk1",
              "sync_prog_mode_to_CPU_clk/clk",
              "sync_data_mem_wr_to_cpu_clk/clk",
              "sync_prog_mem_wr_to_cpu_clk/clk",
              "sync_addr_to_CPU_clk/clk",
              "sync_data_to_cpu_clk/clk",
              "sync_pc_rst_to_cpu_clk/clk"
            ]
          },
          "sync_word_to_CPU_clk_sync_word": {
            "ports": [
              "sync_addr_to_CPU_clk/stable_word",
              "sync_word"
            ]
          },
          "sync_extern_1_sig_out": {
            "ports": [
              "sync_prog_mode_to_CPU_clk/sig_out",
              "sig_out"
            ]
          },
          "sync_extern_0_sig_out": {
            "ports": [
              "sync_data_mem_wr_to_cpu_clk/sig_out",
              "sig_out1"
            ]
          },
          "uart_programmer_data_mem_wr": {
            "ports": [
              "uart_programmer/data_mem_wr",
              "sync_data_mem_wr_to_cpu_clk/sig_in"
            ]
          },
          "uart_programmer_prog_mem_wr": {
            "ports": [
              "uart_programmer/prog_mem_wr",
              "sync_prog_mem_wr_to_cpu_clk/sig_in"
            ]
          },
          "sync_extern_0_sig_out1": {
            "ports": [
              "sync_prog_mem_wr_to_cpu_clk/sig_out",
              "sig_out2"
            ]
          },
          "sync_data_to_cpu_clk_stable_word": {
            "ports": [
              "sync_data_to_cpu_clk/stable_word",
              "sync_word1"
            ]
          },
          "uart_programmer_prog_mode": {
            "ports": [
              "uart_programmer/prog_mode",
              "sync_prog_mode_to_CPU_clk/sig_in"
            ]
          },
          "uart_programmer_cpu_clk_en": {
            "ports": [
              "uart_programmer/cpu_clk_en",
              "cpu_clk_en"
            ]
          },
          "uart_programmer_cpu_rst": {
            "ports": [
              "uart_programmer/cpu_rst",
              "sync_pc_rst_to_cpu_clk/sig_in"
            ]
          },
          "sync_pc_rst_to_cpu_clk_sig_out": {
            "ports": [
              "sync_pc_rst_to_cpu_clk/sig_out",
              "rst"
            ]
          }
        }
      },
      "clock_gen": {
        "ports": {
          "c": {
            "direction": "O"
          },
          "clk_100Mhz": {
            "type": "clk",
            "direction": "O"
          },
          "CLK100MHZ": {
            "type": "clk",
            "direction": "I"
          },
          "CPU_CLK": {
            "type": "clk",
            "direction": "O"
          },
          "sig_in": {
            "direction": "I"
          }
        },
        "components": {
          "and_gate": {
            "vlnv": "xilinx.com:module_ref:and_gate:1.0",
            "xci_name": "design_1_and_gate_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "and_gate",
              "boundary_crc": "0x0"
            },
            "ports": {
              "a": {
                "direction": "I"
              },
              "b": {
                "direction": "I"
              },
              "c": {
                "direction": "O"
              }
            }
          },
          "sync_extern": {
            "vlnv": "xilinx.com:module_ref:sync_extern:1.0",
            "xci_name": "design_1_sync_extern_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "sync_extern",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "sig_in": {
                "direction": "I"
              },
              "sig_out": {
                "direction": "O"
              }
            }
          },
          "clk_wiz": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "design_1_clk_wiz_0_0",
            "parameters": {
              "CLKOUT1_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT1_JITTER": {
                "value": "219.371"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "105.461"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "10"
              },
              "CLKOUT2_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT2_JITTER": {
                "value": "137.681"
              },
              "CLKOUT2_PHASE_ERROR": {
                "value": "105.461"
              },
              "CLKOUT2_USED": {
                "value": "true"
              },
              "CLKOUT3_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT4_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT5_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT6_DRIVES": {
                "value": "BUFG"
              },
              "CLKOUT7_DRIVES": {
                "value": "BUFG"
              },
              "CLK_OUT1_PORT": {
                "value": "CPU_CLK"
              },
              "CLK_OUT2_PORT": {
                "value": "CLK100Mhz"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "9"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "10.000"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.000"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "90"
              },
              "MMCM_CLKOUT1_DIVIDE": {
                "value": "9"
              },
              "MMCM_COMPENSATION": {
                "value": "ZHOLD"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "NUM_OUT_CLKS": {
                "value": "2"
              },
              "PRIMITIVE": {
                "value": "PLL"
              },
              "USE_LOCKED": {
                "value": "false"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          }
        },
        "nets": {
          "and_gate_c": {
            "ports": [
              "and_gate/c",
              "c"
            ]
          },
          "b_1": {
            "ports": [
              "clk_wiz/CPU_CLK",
              "and_gate/b",
              "sync_extern/clk",
              "CPU_CLK"
            ]
          },
          "sync_extern_sig_out": {
            "ports": [
              "sync_extern/sig_out",
              "and_gate/a"
            ]
          },
          "CLK100MHZ_1": {
            "ports": [
              "CLK100MHZ",
              "clk_wiz/clk_in1"
            ]
          },
          "clk_wiz_CLK100Mhz": {
            "ports": [
              "clk_wiz/CLK100Mhz",
              "clk_100Mhz"
            ]
          },
          "sig_in_1": {
            "ports": [
              "sig_in",
              "sync_extern/sig_in"
            ]
          }
        }
      },
      "cpu_uart": {
        "vlnv": "xilinx.com:module_ref:uart:1.0",
        "xci_name": "design_1_uart_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "uart",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rx": {
            "direction": "I"
          },
          "rx_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "rx_ready": {
            "direction": "O"
          },
          "tx_buff": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "tx_start_trans": {
            "direction": "I"
          },
          "tx": {
            "direction": "O"
          },
          "tx_ready": {
            "direction": "O"
          }
        }
      },
      "memory": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "ins_addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "cur_ins": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "stack_addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "stack_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "data_in": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "wr_addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data_out": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "wr_en": {
            "direction": "I"
          },
          "stack_wr_en": {
            "direction": "I"
          },
          "prog_addr1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "prog_mode": {
            "direction": "I"
          },
          "prog_data1": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "prog_wr1": {
            "direction": "I"
          },
          "prog_wr": {
            "direction": "I"
          },
          "rx_buff": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "tx_buff": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "clk1": {
            "type": "clk",
            "direction": "I"
          },
          "sig_out": {
            "direction": "O"
          },
          "sig_in": {
            "direction": "I"
          },
          "sig_in1": {
            "direction": "I"
          }
        },
        "components": {
          "prog_mem": {
            "vlnv": "xilinx.com:module_ref:prog_mem:1.0",
            "xci_name": "design_1_prog_mem_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "prog_mem",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "ins_addr": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "prog_data": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "prog_addr": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "prog_wr": {
                "direction": "I"
              },
              "cur_ins": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          },
          "mem_maped_uart": {
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "tx_buff": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "rx_buff": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "clk1": {
                "type": "clk",
                "direction": "I"
              },
              "sig_out": {
                "direction": "O"
              },
              "sig_in": {
                "direction": "I"
              },
              "sig_in1": {
                "direction": "I"
              },
              "data_in": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "wr_en": {
                "direction": "I"
              }
            },
            "components": {
              "sync_extern_0": {
                "vlnv": "xilinx.com:module_ref:sync_extern:1.0",
                "xci_name": "design_1_sync_extern_0_4",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "sync_extern",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "sig_in": {
                    "direction": "I"
                  },
                  "sig_out": {
                    "direction": "O"
                  }
                }
              },
              "sync_extern_1": {
                "vlnv": "xilinx.com:module_ref:sync_extern:1.0",
                "xci_name": "design_1_sync_extern_1_1",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "sync_extern",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "sig_in": {
                    "direction": "I"
                  },
                  "sig_out": {
                    "direction": "O"
                  }
                }
              },
              "sync_extern_2": {
                "vlnv": "xilinx.com:module_ref:sync_extern:1.0",
                "xci_name": "design_1_sync_extern_2_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "sync_extern",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "sig_in": {
                    "direction": "I"
                  },
                  "sig_out": {
                    "direction": "O"
                  }
                }
              },
              "sync_byte_0": {
                "vlnv": "xilinx.com:module_ref:sync_byte:1.0",
                "xci_name": "design_1_sync_byte_0_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "sync_byte",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "byte": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "stable_byte": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  }
                }
              },
              "sync_byte_1": {
                "vlnv": "xilinx.com:module_ref:sync_byte:1.0",
                "xci_name": "design_1_sync_byte_1_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "sync_byte",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "byte": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "stable_byte": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  }
                }
              },
              "uart_controller": {
                "vlnv": "xilinx.com:module_ref:uart_controller:1.0",
                "xci_name": "design_1_uart_controller_0_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "uart_controller",
                  "boundary_crc": "0x0"
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I"
                  },
                  "tx_buff": {
                    "direction": "O",
                    "left": "7",
                    "right": "0"
                  },
                  "rx_buff": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "rx_ready": {
                    "direction": "I"
                  },
                  "tx_ready": {
                    "direction": "I"
                  },
                  "tx_start_trans": {
                    "direction": "O"
                  },
                  "tx_buff_data_in": {
                    "direction": "I",
                    "left": "15",
                    "right": "0"
                  },
                  "tx_buff_wr": {
                    "direction": "I"
                  }
                }
              }
            },
            "nets": {
              "clk_1": {
                "ports": [
                  "clk",
                  "sync_extern_1/clk",
                  "sync_extern_2/clk",
                  "sync_byte_0/clk",
                  "uart_controller/clk"
                ]
              },
              "uart_controller_tx_start_trans": {
                "ports": [
                  "uart_controller/tx_start_trans",
                  "sync_extern_0/sig_in"
                ]
              },
              "clk1_1": {
                "ports": [
                  "clk1",
                  "sync_extern_0/clk",
                  "sync_byte_1/clk"
                ]
              },
              "sync_extern_0_sig_out": {
                "ports": [
                  "sync_extern_0/sig_out",
                  "sig_out"
                ]
              },
              "rx_buff_1": {
                "ports": [
                  "rx_buff",
                  "sync_byte_0/byte"
                ]
              },
              "sync_byte_0_stable_word": {
                "ports": [
                  "sync_byte_0/stable_byte",
                  "uart_controller/rx_buff"
                ]
              },
              "sync_extern_1_sig_out": {
                "ports": [
                  "sync_extern_1/sig_out",
                  "uart_controller/rx_ready"
                ]
              },
              "sig_in_1": {
                "ports": [
                  "sig_in",
                  "sync_extern_1/sig_in"
                ]
              },
              "sig_in1_1": {
                "ports": [
                  "sig_in1",
                  "sync_extern_2/sig_in"
                ]
              },
              "sync_extern_2_sig_out": {
                "ports": [
                  "sync_extern_2/sig_out",
                  "uart_controller/tx_ready"
                ]
              },
              "uart_controller_tx_buff": {
                "ports": [
                  "uart_controller/tx_buff",
                  "sync_byte_1/byte"
                ]
              },
              "sync_byte_1_stable_word": {
                "ports": [
                  "sync_byte_1/stable_byte",
                  "tx_buff"
                ]
              },
              "data_in_1": {
                "ports": [
                  "data_in",
                  "uart_controller/tx_buff_data_in"
                ]
              },
              "wr_en_1": {
                "ports": [
                  "wr_en",
                  "uart_controller/tx_buff_wr"
                ]
              }
            }
          },
          "data_mem": {
            "vlnv": "xilinx.com:module_ref:data_mem:1.0",
            "xci_name": "design_1_data_mem_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "data_mem",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rd_addr": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "wr_addr": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "data_in": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "stack_addr": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "prog_addr": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "prog_data": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "stack_wr_en": {
                "direction": "I"
              },
              "wr_en": {
                "direction": "I"
              },
              "prog_wr": {
                "direction": "I"
              },
              "prog_mode": {
                "direction": "I"
              },
              "data_out": {
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "stack_out": {
                "direction": "O",
                "left": "15",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "clk_1": {
            "ports": [
              "clk",
              "prog_mem/clk",
              "mem_maped_uart/clk",
              "data_mem/clk"
            ]
          },
          "ins_addr_1": {
            "ports": [
              "ins_addr",
              "prog_mem/ins_addr"
            ]
          },
          "prog_mem_cur_ins": {
            "ports": [
              "prog_mem/cur_ins",
              "cur_ins"
            ]
          },
          "stack_addr_1": {
            "ports": [
              "stack_addr",
              "data_mem/stack_addr"
            ]
          },
          "data_mem_stack_out": {
            "ports": [
              "data_mem/stack_out",
              "stack_out"
            ]
          },
          "data_in_1": {
            "ports": [
              "data_in",
              "mem_maped_uart/data_in",
              "data_mem/rd_addr",
              "data_mem/data_in"
            ]
          },
          "wr_addr_1": {
            "ports": [
              "wr_addr",
              "data_mem/wr_addr"
            ]
          },
          "data_mem_data_out": {
            "ports": [
              "data_mem/data_out",
              "data_out"
            ]
          },
          "wr_en_1": {
            "ports": [
              "wr_en",
              "mem_maped_uart/wr_en",
              "data_mem/wr_en"
            ]
          },
          "stack_wr_en_1": {
            "ports": [
              "stack_wr_en",
              "data_mem/stack_wr_en"
            ]
          },
          "prog_addr1_1": {
            "ports": [
              "prog_addr1",
              "prog_mem/prog_addr",
              "data_mem/prog_addr"
            ]
          },
          "prog_mode_1": {
            "ports": [
              "prog_mode",
              "data_mem/prog_mode"
            ]
          },
          "prog_data1_1": {
            "ports": [
              "prog_data1",
              "prog_mem/prog_data",
              "data_mem/prog_data"
            ]
          },
          "prog_wr1_1": {
            "ports": [
              "prog_wr1",
              "data_mem/prog_wr"
            ]
          },
          "prog_wr_1": {
            "ports": [
              "prog_wr",
              "prog_mem/prog_wr"
            ]
          },
          "rx_buff_1": {
            "ports": [
              "rx_buff",
              "mem_maped_uart/rx_buff"
            ]
          },
          "uart_controller_0_tx_buff": {
            "ports": [
              "mem_maped_uart/tx_buff",
              "tx_buff"
            ]
          },
          "clk1_1": {
            "ports": [
              "clk1",
              "mem_maped_uart/clk1"
            ]
          },
          "mem_maped_uart_sig_out": {
            "ports": [
              "mem_maped_uart/sig_out",
              "sig_out"
            ]
          },
          "sig_in_1": {
            "ports": [
              "sig_in",
              "mem_maped_uart/sig_in"
            ]
          },
          "sig_in1_1": {
            "ports": [
              "sig_in1",
              "mem_maped_uart/sig_in1"
            ]
          }
        }
      },
      "shell_cpu_top": {
        "vlnv": "xilinx.com:module_ref:shell_cpu_top:1.0",
        "xci_name": "design_1_shell_cpu_top_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "shell_cpu_top",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "data_mem": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data_mem_wr": {
            "direction": "O"
          },
          "from_stack": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "inr": {
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ins_addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "instruction": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "outvalue": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "regA": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "regB": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "stack_ptr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "stack_wr": {
            "direction": "O"
          }
        }
      },
      "seg_display": {
        "ports": {
          "seg_sel": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "seg": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "clk_in": {
            "direction": "I"
          },
          "pc_in": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "data": {
            "direction": "I",
            "left": "15",
            "right": "0"
          }
        },
        "components": {
          "display_ctrl_0": {
            "vlnv": "xilinx.com:module_ref:display_ctrl:1.0",
            "xci_name": "design_1_display_ctrl_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "display_ctrl",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "pc_in": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "data": {
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              }
            }
          },
          "nexys_7seg_0": {
            "vlnv": "xilinx.com:module_ref:nexys_7seg:1.0",
            "xci_name": "design_1_nexys_7seg_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "nexys_7seg",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "seg": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "seg_sel": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "data": {
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            }
          },
          "clk_div_0": {
            "vlnv": "xilinx.com:module_ref:clk_div:1.0",
            "xci_name": "design_1_clk_div_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "clk_div",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk_in": {
                "direction": "I"
              },
              "clk_out": {
                "direction": "O"
              }
            }
          }
        },
        "nets": {
          "nexys_7seg_0_seg_sel": {
            "ports": [
              "nexys_7seg_0/seg_sel",
              "seg_sel"
            ]
          },
          "nexys_7seg_0_seg": {
            "ports": [
              "nexys_7seg_0/seg",
              "seg"
            ]
          },
          "Net": {
            "ports": [
              "clk_div_0/clk_out",
              "display_ctrl_0/clk",
              "nexys_7seg_0/clk"
            ]
          },
          "display_ctrl_0_data_out": {
            "ports": [
              "display_ctrl_0/data_out",
              "nexys_7seg_0/data"
            ]
          },
          "clk_in_1": {
            "ports": [
              "clk_in",
              "clk_div_0/clk_in"
            ]
          },
          "pc_in_1": {
            "ports": [
              "pc_in",
              "display_ctrl_0/pc_in"
            ]
          },
          "data_1": {
            "ports": [
              "data",
              "display_ctrl_0/data"
            ]
          }
        }
      }
    },
    "nets": {
      "memory_cur_ins": {
        "ports": [
          "memory/cur_ins",
          "shell_cpu_top/instruction"
        ]
      },
      "memory_data_out": {
        "ports": [
          "memory/data_out",
          "shell_cpu_top/data_mem"
        ]
      },
      "memory_stack_out": {
        "ports": [
          "memory/stack_out",
          "shell_cpu_top/from_stack",
          "seg_display/data"
        ]
      },
      "UART_TXD_IN_1": {
        "ports": [
          "UART_TXD_IN",
          "programmer/UART_TXD_IN",
          "cpu_uart/rx"
        ]
      },
      "CLK100MHZ_2": {
        "ports": [
          "CLK100MHZ",
          "clock_gen/CLK100MHZ"
        ]
      },
      "clk_2": {
        "ports": [
          "clock_gen/CPU_CLK",
          "programmer/clk1",
          "memory/clk",
          "seg_display/clk_in"
        ]
      },
      "prog_addr1_1": {
        "ports": [
          "programmer/sync_word",
          "memory/prog_addr1"
        ]
      },
      "prog_mode_2": {
        "ports": [
          "programmer/sig_out",
          "memory/prog_mode",
          "LED16_G"
        ]
      },
      "prog_data1_1": {
        "ports": [
          "programmer/sync_word1",
          "memory/prog_data1"
        ]
      },
      "prog_wr1_1": {
        "ports": [
          "programmer/sig_out1",
          "memory/prog_wr1"
        ]
      },
      "programmer_sig_out2": {
        "ports": [
          "programmer/sig_out2",
          "memory/prog_wr"
        ]
      },
      "clock_gen_clk_100Mhz": {
        "ports": [
          "clock_gen/clk_100Mhz",
          "programmer/clk",
          "cpu_uart/clk",
          "memory/clk1"
        ]
      },
      "programmer_cpu_clk_en": {
        "ports": [
          "programmer/cpu_clk_en",
          "clock_gen/sig_in"
        ]
      },
      "inr_1": {
        "ports": [
          "inr",
          "shell_cpu_top/inr"
        ]
      },
      "async_rst_1": {
        "ports": [
          "programmer/rst",
          "shell_cpu_top/rst",
          "LED17_B"
        ]
      },
      "shell_cpu_top_0_data_mem_wr": {
        "ports": [
          "shell_cpu_top/data_mem_wr",
          "memory/wr_en"
        ]
      },
      "shell_cpu_top_0_stack_ptr": {
        "ports": [
          "shell_cpu_top/stack_ptr",
          "memory/stack_addr"
        ]
      },
      "shell_cpu_top_0_ins_addr": {
        "ports": [
          "shell_cpu_top/ins_addr",
          "memory/ins_addr",
          "seg_display/pc_in"
        ]
      },
      "shell_cpu_top_0_outvalue": {
        "ports": [
          "shell_cpu_top/outvalue",
          "outvalue"
        ]
      },
      "shell_cpu_top_0_regB": {
        "ports": [
          "shell_cpu_top/regB",
          "memory/wr_addr"
        ]
      },
      "shell_cpu_top_0_stack_wr": {
        "ports": [
          "shell_cpu_top/stack_wr",
          "memory/stack_wr_en"
        ]
      },
      "shell_cpu_top_0_regA": {
        "ports": [
          "shell_cpu_top/regA",
          "memory/data_in"
        ]
      },
      "uart_0_tx": {
        "ports": [
          "cpu_uart/tx",
          "UART_RXD_OUT"
        ]
      },
      "uart_0_rx_data": {
        "ports": [
          "cpu_uart/rx_data",
          "memory/rx_buff"
        ]
      },
      "memory_tx_buff": {
        "ports": [
          "memory/tx_buff",
          "cpu_uart/tx_buff"
        ]
      },
      "memory_sig_out": {
        "ports": [
          "memory/sig_out",
          "cpu_uart/tx_start_trans"
        ]
      },
      "cpu_uart_rx_ready": {
        "ports": [
          "cpu_uart/rx_ready",
          "memory/sig_in"
        ]
      },
      "cpu_uart_tx_ready": {
        "ports": [
          "cpu_uart/tx_ready",
          "memory/sig_in1"
        ]
      },
      "seg_display_seg_sel": {
        "ports": [
          "seg_display/seg_sel",
          "seg_sel"
        ]
      },
      "seg_display_seg": {
        "ports": [
          "seg_display/seg",
          "seg"
        ]
      },
      "clock_gen_c": {
        "ports": [
          "clock_gen/c",
          "shell_cpu_top/clk"
        ]
      }
    }
  }
}