// Seed: 3714627695
module module_0;
endmodule
module module_1 #(
    parameter id_3 = 32'd11
);
  wire id_1;
  parameter id_2 = {(-1'h0), 1, -1};
  wire ["" : 1 'b0] _id_3;
  wire [id_3 : 1  *  -1] id_4;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd98
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  module_0 modCall_1 ();
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire _id_1;
  logic [id_1 : ~  1] id_10 = -1;
  logic id_11, id_12;
endmodule
