{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1662117825158 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1662117825158 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1662117825183 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1662117825183 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd " "Source file: C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1662117825208 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1662117825208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662117825841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662117825842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  2 07:23:45 2022 " "Processing started: Fri Sep  2 07:23:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662117825842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117825842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_Sound -c FPGA_Sound " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_Sound -c FPGA_Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117825842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662117826459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polysound/polysound_sine_scale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file polysound/polysound_sine_scale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PolySound_Sine_Scale-behv " "Found design unit 1: PolySound_Sine_Scale-behv" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839353 ""} { "Info" "ISGN_ENTITY_NAME" "1 PolySound_Sine_Scale " "Found entity 1: PolySound_Sine_Scale" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalesine/scalesinegen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scalesine/scalesinegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ScaleSineGen-behv " "Found design unit 1: ScaleSineGen-behv" {  } { { "ScaleSine/ScaleSineGen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/ScaleSineGen.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839356 ""} { "Info" "ISGN_ENTITY_NAME" "1 ScaleSineGen " "Found entity 1: ScaleSineGen" {  } { { "ScaleSine/ScaleSineGen.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/ScaleSineGen.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlecsine/sinetable_256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlecsine/sinetable_256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SineTable_256-behavior " "Found design unit 1: SineTable_256-behavior" {  } { { "MiddleCSine/SineTable_256.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/SineTable_256.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839359 ""} { "Info" "ISGN_ENTITY_NAME" "1 SineTable_256 " "Found entity 1: SineTable_256" {  } { { "MiddleCSine/SineTable_256.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/SineTable_256.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers/outreg_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers/outreg_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutReg_Nbits-behv " "Found design unit 1: OutReg_Nbits-behv" {  } { { "Registers/OutReg_Nbits.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Registers/OutReg_Nbits.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839361 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutReg_Nbits " "Found entity 1: OutReg_Nbits" {  } { { "Registers/OutReg_Nbits.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Registers/OutReg_Nbits.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalesquare/soundtable01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scalesquare/soundtable01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SoundTable01-behavior " "Found design unit 1: SoundTable01-behavior" {  } { { "ScaleSquare/SoundTable01.VHD" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/SoundTable01.VHD" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839363 ""} { "Info" "ISGN_ENTITY_NAME" "1 SoundTable01 " "Found entity 1: SoundTable01" {  } { { "ScaleSquare/SoundTable01.VHD" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/SoundTable01.VHD" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalesquare/sound_square_scale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scalesquare/sound_square_scale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_Square_Scale-behv " "Found design unit 1: Sound_Square_Scale-behv" {  } { { "ScaleSquare/Sound_Square_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/Sound_Square_Scale.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839366 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_Square_Scale " "Found entity 1: Sound_Square_Scale" {  } { { "ScaleSquare/Sound_Square_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/Sound_Square_Scale.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlecsawtooth/sound_sawtooth_middle_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlecsawtooth/sound_sawtooth_middle_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_Sawtooth_Middle_C-behv " "Found design unit 1: Sound_Sawtooth_Middle_C-behv" {  } { { "MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839368 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_Sawtooth_Middle_C " "Found entity 1: Sound_Sawtooth_Middle_C" {  } { { "MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSawtooth/Sound_Sawtooth_Middle_C.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlecsine/sound_pwm_middle_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlecsine/sound_pwm_middle_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_PWM_Middle_C-behv " "Found design unit 1: Sound_PWM_Middle_C-behv" {  } { { "MiddleCSine/Sound_PWM_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839370 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_PWM_Middle_C " "Found entity 1: Sound_PWM_Middle_C" {  } { { "MiddleCSine/Sound_PWM_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlecsquare/sound_sqwave_middle_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlecsquare/sound_sqwave_middle_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_SQWave_Middle_C-behv " "Found design unit 1: Sound_SQWave_Middle_C-behv" {  } { { "MiddleCSquare/Sound_SQWave_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839374 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_SQWave_Middle_C " "Found entity 1: Sound_SQWave_Middle_C" {  } { { "MiddleCSquare/Sound_SQWave_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/counterldcnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counters/counterldcnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counterLdInc-behv " "Found design unit 1: counterLdInc-behv" {  } { { "Counters/CounterLdCnt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterLdCnt.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839381 ""} { "Info" "ISGN_ENTITY_NAME" "1 counterLdInc " "Found entity 1: counterLdInc" {  } { { "Counters/CounterLdCnt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterLdCnt.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839381 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Debounce.vhd " "Can't analyze file -- file Debounce.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1662117839390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_sound.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpga_sound.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_Sound-struct " "Found design unit 1: FPGA_Sound-struct" {  } { { "FPGA_Sound.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839392 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_Sound " "Found entity 1: FPGA_Sound" {  } { { "FPGA_Sound.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middlectriangle/sound_triangle_middle_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file middlectriangle/sound_triangle_middle_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_Triangle_Middle_C-behv " "Found design unit 1: Sound_Triangle_Middle_C-behv" {  } { { "MiddleCTriangle/Sound_Triangle_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839395 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_Triangle_Middle_C " "Found entity 1: Sound_Triangle_Middle_C" {  } { { "MiddleCTriangle/Sound_Triangle_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counters/counterupdnldcnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counters/counterupdnldcnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterUpDnLdCnt-behv " "Found design unit 1: CounterUpDnLdCnt-behv" {  } { { "Counters/CounterUpDnLdCnt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterUpDnLdCnt.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839397 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterUpDnLdCnt " "Found entity 1: CounterUpDnLdCnt" {  } { { "Counters/CounterUpDnLdCnt.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/Counters/CounterUpDnLdCnt.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notestepper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notestepper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NoteStepper-struct " "Found design unit 1: NoteStepper-struct" {  } { { "NoteStepper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/NoteStepper.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839400 ""} { "Info" "ISGN_ENTITY_NAME" "1 NoteStepper " "Found entity 1: NoteStepper" {  } { { "NoteStepper.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/NoteStepper.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalesine/notesinecountertable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scalesine/notesinecountertable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NoteSineCounterTable-behavior " "Found design unit 1: NoteSineCounterTable-behavior" {  } { { "ScaleSine/NoteSineCounterTable.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/NoteSineCounterTable.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839402 ""} { "Info" "ISGN_ENTITY_NAME" "1 NoteSineCounterTable " "Found entity 1: NoteSineCounterTable" {  } { { "ScaleSine/NoteSineCounterTable.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/NoteSineCounterTable.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scalesine/sound_sine_scale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scalesine/sound_sine_scale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sound_Sine_Scale-behv " "Found design unit 1: Sound_Sine_Scale-behv" {  } { { "ScaleSine/Sound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839404 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sound_Sine_Scale " "Found entity 1: Sound_Sine_Scale" {  } { { "ScaleSine/Sound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_Counter-behv " "Found design unit 1: PWM_Counter-behv" {  } { { "PWM_Counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PWM_Counter.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839408 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_Counter " "Found entity 1: PWM_Counter" {  } { { "PWM_Counter.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PWM_Counter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117839408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_Sound " "Elaborating entity \"FPGA_Sound\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662117839578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_SQWave_Middle_C Sound_SQWave_Middle_C:SQWCounter " "Elaborating entity \"Sound_SQWave_Middle_C\" for hierarchy \"Sound_SQWave_Middle_C:SQWCounter\"" {  } { { "FPGA_Sound.vhd" "SQWCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839598 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SQWave Sound_SQWave_Middle_C.vhd(54) " "Inferred latch for \"w_SQWave\" at Sound_SQWave_Middle_C.vhd(54)" {  } { { "MiddleCSquare/Sound_SQWave_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839599 "|FPGA_Sound|Sound_SQWave_Middle_C:SQWCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc Sound_SQWave_Middle_C:SQWCounter\|counterLdInc:SquareWaveCounter " "Elaborating entity \"counterLdInc\" for hierarchy \"Sound_SQWave_Middle_C:SQWCounter\|counterLdInc:SquareWaveCounter\"" {  } { { "MiddleCSquare/Sound_SQWave_Middle_C.vhd" "SquareWaveCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSquare/Sound_SQWave_Middle_C.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_PWM_Middle_C Sound_PWM_Middle_C:SineWCounter " "Elaborating entity \"Sound_PWM_Middle_C\" for hierarchy \"Sound_PWM_Middle_C:SineWCounter\"" {  } { { "FPGA_Sound.vhd" "SineWCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SineTable_256 Sound_PWM_Middle_C:SineWCounter\|SineTable_256:SineWaveROM " "Elaborating entity \"SineTable_256\" for hierarchy \"Sound_PWM_Middle_C:SineWCounter\|SineTable_256:SineWaveROM\"" {  } { { "MiddleCSine/Sound_PWM_Middle_C.vhd" "SineWaveROM" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc Sound_PWM_Middle_C:SineWCounter\|counterLdInc:PreScale_Counter " "Elaborating entity \"counterLdInc\" for hierarchy \"Sound_PWM_Middle_C:SineWCounter\|counterLdInc:PreScale_Counter\"" {  } { { "MiddleCSine/Sound_PWM_Middle_C.vhd" "PreScale_Counter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc Sound_PWM_Middle_C:SineWCounter\|counterLdInc:PWMCounter " "Elaborating entity \"counterLdInc\" for hierarchy \"Sound_PWM_Middle_C:SineWCounter\|counterLdInc:PWMCounter\"" {  } { { "MiddleCSine/Sound_PWM_Middle_C.vhd" "PWMCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCSine/Sound_PWM_Middle_C.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_Sawtooth_Middle_C Sound_Sawtooth_Middle_C:SawWCounter " "Elaborating entity \"Sound_Sawtooth_Middle_C\" for hierarchy \"Sound_Sawtooth_Middle_C:SawWCounter\"" {  } { { "FPGA_Sound.vhd" "SawWCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_Triangle_Middle_C Sound_Triangle_Middle_C:TriangleMiddleC " "Elaborating entity \"Sound_Triangle_Middle_C\" for hierarchy \"Sound_Triangle_Middle_C:TriangleMiddleC\"" {  } { { "FPGA_Sound.vhd" "TriangleMiddleC" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839610 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_Up Sound_Triangle_Middle_C.vhd(84) " "Inferred latch for \"w_Up\" at Sound_Triangle_Middle_C.vhd(84)" {  } { { "MiddleCTriangle/Sound_Triangle_Middle_C.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839611 "|FPGA_Sound|Sound_Triangle_Middle_C:eTriangleWCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterUpDnLdCnt Sound_Triangle_Middle_C:TriangleMiddleC\|CounterUpDnLdCnt:RampCounter " "Elaborating entity \"CounterUpDnLdCnt\" for hierarchy \"Sound_Triangle_Middle_C:TriangleMiddleC\|CounterUpDnLdCnt:RampCounter\"" {  } { { "MiddleCTriangle/Sound_Triangle_Middle_C.vhd" "RampCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/MiddleCTriangle/Sound_Triangle_Middle_C.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_Square_Scale Sound_Square_Scale:SquareScale " "Elaborating entity \"Sound_Square_Scale\" for hierarchy \"Sound_Square_Scale:SquareScale\"" {  } { { "FPGA_Sound.vhd" "SquareScale" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SoundTable01 Sound_Square_Scale:SquareScale\|SoundTable01:NoteSquareSoundTable " "Elaborating entity \"SoundTable01\" for hierarchy \"Sound_Square_Scale:SquareScale\|SoundTable01:NoteSquareSoundTable\"" {  } { { "ScaleSquare/Sound_Square_Scale.vhd" "NoteSquareSoundTable" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSquare/Sound_Square_Scale.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sound_Sine_Scale Sound_Sine_Scale:SineScale " "Elaborating entity \"Sound_Sine_Scale\" for hierarchy \"Sound_Sine_Scale:SineScale\"" {  } { { "FPGA_Sound.vhd" "SineScale" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScaleSineGen Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter " "Elaborating entity \"ScaleSineGen\" for hierarchy \"Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter\"" {  } { { "ScaleSine/Sound_Sine_Scale.vhd" "sineCounter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteSineCounterTable Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter\|NoteSineCounterTable:NoteScalerTable " "Elaborating entity \"NoteSineCounterTable\" for hierarchy \"Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter\|NoteSineCounterTable:NoteScalerTable\"" {  } { { "ScaleSine/ScaleSineGen.vhd" "NoteScalerTable" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/ScaleSineGen.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter\|counterLdInc:Note_Ctr " "Elaborating entity \"counterLdInc\" for hierarchy \"Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter\|counterLdInc:Note_Ctr\"" {  } { { "ScaleSine/ScaleSineGen.vhd" "Note_Ctr" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/ScaleSineGen.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutReg_Nbits Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter\|OutReg_Nbits:RegHoldTableVal " "Elaborating entity \"OutReg_Nbits\" for hierarchy \"Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter\|OutReg_Nbits:RegHoldTableVal\"" {  } { { "ScaleSine/ScaleSineGen.vhd" "RegHoldTableVal" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/ScaleSineGen.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_Counter Sound_Sine_Scale:SineScale\|PWM_Counter:PWM " "Elaborating entity \"PWM_Counter\" for hierarchy \"Sound_Sine_Scale:SineScale\|PWM_Counter:PWM\"" {  } { { "ScaleSine/Sound_Sine_Scale.vhd" "PWM" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/ScaleSine/Sound_Sine_Scale.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc Sound_Sine_Scale:SineScale\|PWM_Counter:PWM\|counterLdInc:PWM_Ctr " "Elaborating entity \"counterLdInc\" for hierarchy \"Sound_Sine_Scale:SineScale\|PWM_Counter:PWM\|counterLdInc:PWM_Ctr\"" {  } { { "PWM_Counter.vhd" "PWM_Ctr" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PWM_Counter.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteStepper NoteStepper:NoteStepsL1 " "Elaborating entity \"NoteStepper\" for hierarchy \"NoteStepper:NoteStepsL1\"" {  } { { "FPGA_Sound.vhd" "NoteStepsL1" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc NoteStepper:NoteStepsL1\|counterLdInc:Note1Hz_Counter " "Elaborating entity \"counterLdInc\" for hierarchy \"NoteStepper:NoteStepsL1\|counterLdInc:Note1Hz_Counter\"" {  } { { "NoteStepper.vhd" "Note1Hz_Counter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/NoteStepper.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterLdInc NoteStepper:NoteStepsL1\|counterLdInc:Note_Counter " "Elaborating entity \"counterLdInc\" for hierarchy \"NoteStepper:NoteStepsL1\|counterLdInc:Note_Counter\"" {  } { { "NoteStepper.vhd" "Note_Counter" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/NoteStepper.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PolySound_Sine_Scale PolySound_Sine_Scale:PolySound " "Elaborating entity \"PolySound_Sine_Scale\" for hierarchy \"PolySound_Sine_Scale:PolySound\"" {  } { { "FPGA_Sound.vhd" "PolySound" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117839637 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedR\[1\] PolySound_Sine_Scale.vhd(143) " "Inferred latch for \"w_SineSampleLatchedR\[1\]\" at PolySound_Sine_Scale.vhd(143)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839640 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedR\[2\] PolySound_Sine_Scale.vhd(143) " "Inferred latch for \"w_SineSampleLatchedR\[2\]\" at PolySound_Sine_Scale.vhd(143)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839640 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedR\[3\] PolySound_Sine_Scale.vhd(143) " "Inferred latch for \"w_SineSampleLatchedR\[3\]\" at PolySound_Sine_Scale.vhd(143)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839641 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedR\[4\] PolySound_Sine_Scale.vhd(143) " "Inferred latch for \"w_SineSampleLatchedR\[4\]\" at PolySound_Sine_Scale.vhd(143)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839641 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedR\[5\] PolySound_Sine_Scale.vhd(143) " "Inferred latch for \"w_SineSampleLatchedR\[5\]\" at PolySound_Sine_Scale.vhd(143)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839641 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedR\[6\] PolySound_Sine_Scale.vhd(143) " "Inferred latch for \"w_SineSampleLatchedR\[6\]\" at PolySound_Sine_Scale.vhd(143)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839641 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedR\[7\] PolySound_Sine_Scale.vhd(143) " "Inferred latch for \"w_SineSampleLatchedR\[7\]\" at PolySound_Sine_Scale.vhd(143)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839641 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedR\[8\] PolySound_Sine_Scale.vhd(143) " "Inferred latch for \"w_SineSampleLatchedR\[8\]\" at PolySound_Sine_Scale.vhd(143)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839641 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedL\[1\] PolySound_Sine_Scale.vhd(120) " "Inferred latch for \"w_SineSampleLatchedL\[1\]\" at PolySound_Sine_Scale.vhd(120)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839641 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedL\[2\] PolySound_Sine_Scale.vhd(120) " "Inferred latch for \"w_SineSampleLatchedL\[2\]\" at PolySound_Sine_Scale.vhd(120)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839641 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedL\[3\] PolySound_Sine_Scale.vhd(120) " "Inferred latch for \"w_SineSampleLatchedL\[3\]\" at PolySound_Sine_Scale.vhd(120)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839641 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedL\[4\] PolySound_Sine_Scale.vhd(120) " "Inferred latch for \"w_SineSampleLatchedL\[4\]\" at PolySound_Sine_Scale.vhd(120)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839641 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedL\[5\] PolySound_Sine_Scale.vhd(120) " "Inferred latch for \"w_SineSampleLatchedL\[5\]\" at PolySound_Sine_Scale.vhd(120)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839642 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedL\[6\] PolySound_Sine_Scale.vhd(120) " "Inferred latch for \"w_SineSampleLatchedL\[6\]\" at PolySound_Sine_Scale.vhd(120)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839642 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedL\[7\] PolySound_Sine_Scale.vhd(120) " "Inferred latch for \"w_SineSampleLatchedL\[7\]\" at PolySound_Sine_Scale.vhd(120)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839642 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_SineSampleLatchedL\[8\] PolySound_Sine_Scale.vhd(120) " "Inferred latch for \"w_SineSampleLatchedL\[8\]\" at PolySound_Sine_Scale.vhd(120)" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117839642 "|FPGA_Sound|PolySound_Sine_Scale:PolySound"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[3\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[3\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[4\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[4\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[5\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[5\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[6\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[6\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[7\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[7\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[8\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[8\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840037 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[2\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[2\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[3\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[3\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[4\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[4\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[5\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[5\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[6\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[6\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[7\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[7\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[8\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[8\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[1\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[1\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840038 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[2\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[2\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[1\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[1\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840039 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[8\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[8\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[7\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[7\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[6\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[6\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840132 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[5\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[5\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[4\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[4\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[3\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[3\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[2\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[2\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[1\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedL\[1\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 120 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[8\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[8\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[7\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[7\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[6\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[6\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[5\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[5\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[4\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[4\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[3\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[3\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[2\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[2\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840133 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[1\] " "LATCH primitive \"PolySound_Sine_Scale:PolySound\|w_SineSampleLatchedR\[1\]\" is permanently enabled" {  } { { "PolySound/PolySound_Sine_Scale.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/PolySound/PolySound_Sine_Scale.vhd" 143 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1662117840133 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter\|SineTable_256:SineTblROM\|Mux6_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter\|SineTable_256:SineTblROM\|Mux6_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGA_Sound.FPGA_Sound0.rtl.mif " "Parameter INIT_FILE set to FPGA_Sound.FPGA_Sound0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL1\|SineTable_256:SineTblROM\|Mux6_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL1\|SineTable_256:SineTblROM\|Mux6_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGA_Sound.FPGA_Sound1.rtl.mif " "Parameter INIT_FILE set to FPGA_Sound.FPGA_Sound1.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL2\|SineTable_256:SineTblROM\|Mux6_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL2\|SineTable_256:SineTblROM\|Mux6_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGA_Sound.FPGA_Sound2.rtl.mif " "Parameter INIT_FILE set to FPGA_Sound.FPGA_Sound2.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR1\|SineTable_256:SineTblROM\|Mux6_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR1\|SineTable_256:SineTblROM\|Mux6_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGA_Sound.FPGA_Sound3.rtl.mif " "Parameter INIT_FILE set to FPGA_Sound.FPGA_Sound3.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR2\|SineTable_256:SineTblROM\|Mux6_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR2\|SineTable_256:SineTblROM\|Mux6_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE FPGA_Sound.FPGA_Sound4.rtl.mif " "Parameter INIT_FILE set to FPGA_Sound.FPGA_Sound4.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1662117840729 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1662117840729 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1662117840729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0 " "Elaborated megafunction instantiation \"Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117840834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0 " "Instantiated megafunction \"Sound_Sine_Scale:SineScale\|ScaleSineGen:sineCounter\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGA_Sound.FPGA_Sound0.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGA_Sound.FPGA_Sound0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840834 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662117840834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b011 " "Found entity 1: altsyncram_b011" {  } { { "db/altsyncram_b011.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/db/altsyncram_b011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117840907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117840907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL1\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0 " "Elaborated megafunction instantiation \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL1\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117840920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL1\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0 " "Instantiated megafunction \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL1\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGA_Sound.FPGA_Sound1.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGA_Sound.FPGA_Sound1.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840920 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662117840920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c011 " "Found entity 1: altsyncram_c011" {  } { { "db/altsyncram_c011.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/db/altsyncram_c011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117840978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117840978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL2\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0 " "Elaborated megafunction instantiation \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL2\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117840989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL2\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0 " "Instantiated megafunction \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterL2\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGA_Sound.FPGA_Sound2.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGA_Sound.FPGA_Sound2.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117840989 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662117840989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d011 " "Found entity 1: altsyncram_d011" {  } { { "db/altsyncram_d011.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/db/altsyncram_d011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117841069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117841069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR1\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0 " "Elaborated megafunction instantiation \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR1\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117841091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR1\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0 " "Instantiated megafunction \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR1\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117841091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117841091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117841091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117841091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117841091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117841091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGA_Sound.FPGA_Sound3.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGA_Sound.FPGA_Sound3.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117841091 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662117841091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e011 " "Found entity 1: altsyncram_e011" {  } { { "db/altsyncram_e011.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/db/altsyncram_e011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117841171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117841171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR2\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0 " "Elaborated megafunction instantiation \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR2\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117841182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR2\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0 " "Instantiated megafunction \"PolySound_Sine_Scale:PolySound\|ScaleSineGen:sineCounterR2\|SineTable_256:SineTblROM\|altsyncram:Mux6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117841182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117841182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117841182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117841182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117841182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117841182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE FPGA_Sound.FPGA_Sound4.rtl.mif " "Parameter \"INIT_FILE\" = \"FPGA_Sound.FPGA_Sound4.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1662117841182 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1662117841182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f011 " "Found entity 1: altsyncram_f011" {  } { { "db/altsyncram_f011.tdf" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/db/altsyncram_f011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662117841282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117841282 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662117842383 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662117850555 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662117850555 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1199 " "Implemented 1199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662117850674 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662117850674 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1149 " "Implemented 1149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662117850674 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1662117850674 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662117850674 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662117850701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  2 07:24:10 2022 " "Processing ended: Fri Sep  2 07:24:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662117850701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662117850701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662117850701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662117850701 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1662117852291 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662117852291 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  2 07:24:11 2022 " "Processing started: Fri Sep  2 07:24:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662117852291 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1662117852291 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_Sound -c FPGA_Sound " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_Sound -c FPGA_Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1662117852291 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1662117852469 ""}
{ "Info" "0" "" "Project  = FPGA_Sound" {  } {  } 0 0 "Project  = FPGA_Sound" 0 0 "Fitter" 0 0 1662117852470 ""}
{ "Info" "0" "" "Revision = FPGA_Sound" {  } {  } 0 0 "Revision = FPGA_Sound" 0 0 "Fitter" 0 0 1662117852471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1662117852752 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGA_Sound 10CL006YU256C8G " "Selected device 10CL006YU256C8G for design \"FPGA_Sound\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1662117852798 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1662117852854 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1662117852854 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1662117853034 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1662117853053 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662117853367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C8G " "Device 10CL016YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662117853367 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662117853367 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1662117853367 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/" { { 0 { 0 ""} 0 2388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662117853372 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/" { { 0 { 0 ""} 0 2390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662117853372 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/" { { 0 { 0 ""} 0 2392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662117853372 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/" { { 0 { 0 ""} 0 2394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662117853372 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1662117853372 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1662117853374 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1662117853395 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1662117854121 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_Sound.sdc " "Synopsys Design Constraints File file not found: 'FPGA_Sound.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1662117854122 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1662117854123 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1662117854136 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1662117854137 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1662117854143 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node i_clk_50~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1662117854273 ""}  } { { "FPGA_Sound.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/" { { 0 { 0 ""} 0 2383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1662117854273 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1662117854722 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1662117854724 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1662117854724 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1662117854728 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1662117854732 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1662117854736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1662117854736 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1662117854738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1662117854804 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1662117854805 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1662117854805 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662117854848 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1662117854860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1662117855517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662117855762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1662117855783 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1662117857405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662117857405 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1662117857791 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1662117858675 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1662117858675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1662117859362 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1662117859362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662117859366 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1662117859520 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1662117859536 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1662117859787 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1662117859787 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1662117860124 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662117860729 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone 10 LP " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_play_n 3.3-V LVTTL J6 " "Pin i_play_n uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { i_play_n } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_play_n" } } } } { "FPGA_Sound.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662117861080 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_clk_50 3.3-V LVTTL E1 " "Pin i_clk_50 uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/21.1/quartus/bin64/pin_planner.ppl" { i_clk_50 } } } { "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/21.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clk_50" } } } } { "FPGA_Sound.vhd" "" { Text "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/FPGA_Sound.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1662117861080 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1662117861080 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/output_files/FPGA_Sound.fit.smsg " "Generated suppressed messages file C:/Users/HPz420/Documents/GitHub/land-boards/FPGA_Sound/output_files/FPGA_Sound.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1662117861181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5449 " "Peak virtual memory: 5449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662117861866 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  2 07:24:21 2022 " "Processing ended: Fri Sep  2 07:24:21 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662117861866 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662117861866 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662117861866 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1662117861866 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1662117863322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662117863323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  2 07:24:23 2022 " "Processing started: Fri Sep  2 07:24:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662117863323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1662117863323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_Sound -c FPGA_Sound " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_Sound -c FPGA_Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1662117863323 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1662117864172 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1662117864197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662117864404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  2 07:24:24 2022 " "Processing ended: Fri Sep  2 07:24:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662117864404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662117864404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662117864404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1662117864404 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1662117865108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1662117865967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662117865967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep  2 07:24:25 2022 " "Processing started: Fri Sep  2 07:24:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662117865967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1662117865967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_Sound -c FPGA_Sound " "Command: quartus_sta FPGA_Sound -c FPGA_Sound" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1662117865968 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1662117866185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1662117866567 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662117866626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662117866626 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1662117866852 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_Sound.sdc " "Synopsys Design Constraints File file not found: 'FPGA_Sound.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1662117866891 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1662117866891 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i_clk_50 i_clk_50 " "create_clock -period 1.000 -name i_clk_50 i_clk_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1662117866895 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662117866895 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1662117866906 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662117866906 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1662117866911 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1662117866923 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1662117866938 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1662117866938 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.417 " "Worst-case setup slack is -8.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117866943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117866943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.417           -1083.394 i_clk_50  " "   -8.417           -1083.394 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117866943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662117866943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.339 " "Worst-case hold slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117866949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117866949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 i_clk_50  " "    0.339               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117866949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662117866949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662117866959 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662117866963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117866969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117866969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -363.762 i_clk_50  " "   -3.201            -363.762 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117866969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662117866969 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1662117867003 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1662117867033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1662117867514 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662117867677 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1662117867686 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1662117867686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.659 " "Worst-case setup slack is -7.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117867692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117867692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.659            -999.925 i_clk_50  " "   -7.659            -999.925 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117867692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662117867692 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.326 " "Worst-case hold slack is 0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117867697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117867697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 i_clk_50  " "    0.326               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117867697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662117867697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662117867703 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662117867709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117867716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117867716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -363.762 i_clk_50  " "   -3.201            -363.762 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117867716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662117867716 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1662117867745 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1662117867896 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1662117867901 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1662117867901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.916 " "Worst-case setup slack is -2.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117867904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117867904 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.916            -347.722 i_clk_50  " "   -2.916            -347.722 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117867904 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662117867904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.108 " "Worst-case hold slack is 0.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117867922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117867922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 i_clk_50  " "    0.108               0.000 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117867922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662117867922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662117867973 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1662117867978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117868010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117868010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -316.820 i_clk_50  " "   -3.000            -316.820 i_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662117868010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1662117868010 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1662117868490 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1662117868490 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662117868608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep  2 07:24:28 2022 " "Processing ended: Fri Sep  2 07:24:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662117868608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662117868608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662117868608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1662117868608 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Timing Analyzer" 0 -1 1662117869356 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus Prime Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1662117869357 ""}
