{"vcs1":{"timestamp_begin":1747911901.808637557, "rt":9.61, "ut":9.69, "st":0.62}}
{"vcselab":{"timestamp_begin":1747911911.503698298, "rt":0.37, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747911911.934693097, "rt":0.42, "ut":0.19, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747911901.165403754}
{"VCS_COMP_START_TIME": 1747911901.165403754}
{"VCS_COMP_END_TIME": 1747911912.505904339}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 526436}}
{"vcselab": {"peak_mem": 183888}}
