<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"Design automation" | Genetic Logic Lab</title><link>/tag/design-automation/</link><atom:link href="/tag/design-automation/index.xml" rel="self" type="application/rss+xml"/><description>"Design automation"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Sun, 01 Nov 2009 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"Design automation"</title><link>/tag/design-automation/</link></image><item><title>Genetic design automation</title><link>/publication/myers-genetic-2009/</link><pubDate>Sun, 01 Nov 2009 00:00:00 +0000</pubDate><guid>/publication/myers-genetic-2009/</guid><description/></item><item><title>Synchronous interlocked pipelines</title><link>/publication/jacobson-synchronous-2002/</link><pubDate>Mon, 01 Apr 2002 00:00:00 +0000</pubDate><guid>/publication/jacobson-synchronous-2002/</guid><description/></item><item><title>Verification of delayed-reset domino circuits using ATACS</title><link>/publication/belluomini-verification-1999/</link><pubDate>Thu, 01 Apr 1999 00:00:00 +0000</pubDate><guid>/publication/belluomini-verification-1999/</guid><description/></item><item><title>Average-case optimized technology mapping of one-hot domino circuits</title><link>/publication/wei-chun-chou-average-case-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>/publication/wei-chun-chou-average-case-1998/</guid><description/></item><item><title>Automatic synthesis of gate-level timed circuits with choice</title><link>/publication/myers-automatic-1995/</link><pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate><guid>/publication/myers-automatic-1995/</guid><description/></item></channel></rss>