Analysis & Synthesis report for SimpleNiosII
Mon May 14 22:56:10 2018
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated
 17. Source assignments for HostSystem_cpu:cpu|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_icg1:auto_generated
 18. Source assignments for HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_jcg1:auto_generated
 19. Source assignments for HostSystem_uart:uart
 20. Source assignments for HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
 21. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 22. Source assignments for HostSystem_cmd_xbar_demux:cmd_xbar_demux
 23. Source assignments for HostSystem_cmd_xbar_demux_001:cmd_xbar_demux_001
 24. Source assignments for HostSystem_cmd_xbar_demux_001:rsp_xbar_demux
 25. Source assignments for HostSystem_cmd_xbar_demux:rsp_xbar_demux_001
 26. Parameter Settings for User Entity Instance: HostSystem_memory:memory
 27. Parameter Settings for User Entity Instance: HostSystem_memory:memory|altsyncram:the_altsyncram
 28. Parameter Settings for User Entity Instance: HostSystem_cpu:cpu|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a
 29. Parameter Settings for User Entity Instance: HostSystem_cpu:cpu|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a|altsyncram:the_altsyncram
 30. Parameter Settings for User Entity Instance: HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b
 31. Parameter Settings for User Entity Instance: HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b|altsyncram:the_altsyncram
 32. Parameter Settings for User Entity Instance: HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer
 33. Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_data_master_translator
 34. Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_instruction_master_translator
 35. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:uart_s1_translator
 36. Parameter Settings for User Entity Instance: altera_merlin_slave_translator:memory_s1_translator
 37. Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent
 38. Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent
 39. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent
 40. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 41. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 42. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent
 43. Parameter Settings for User Entity Instance: altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 44. Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
 45. Parameter Settings for User Entity Instance: HostSystem_addr_router:addr_router|HostSystem_addr_router_default_decode:the_default_decode
 46. Parameter Settings for User Entity Instance: HostSystem_addr_router_001:addr_router_001|HostSystem_addr_router_001_default_decode:the_default_decode
 47. Parameter Settings for User Entity Instance: HostSystem_id_router:id_router|HostSystem_id_router_default_decode:the_default_decode
 48. Parameter Settings for User Entity Instance: HostSystem_id_router_001:id_router_001|HostSystem_id_router_001_default_decode:the_default_decode
 49. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
 50. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 51. Parameter Settings for User Entity Instance: HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
 52. Parameter Settings for User Entity Instance: HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 53. Parameter Settings for User Entity Instance: HostSystem_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
 54. Parameter Settings for User Entity Instance: HostSystem_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 55. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 56. altsyncram Parameter Settings by Entity Instance
 57. Port Connectivity Checks: "HostSystem_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 58. Port Connectivity Checks: "HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 59. Port Connectivity Checks: "altera_reset_controller:rst_controller"
 60. Port Connectivity Checks: "HostSystem_id_router_001:id_router_001|HostSystem_id_router_001_default_decode:the_default_decode"
 61. Port Connectivity Checks: "HostSystem_id_router:id_router|HostSystem_id_router_default_decode:the_default_decode"
 62. Port Connectivity Checks: "HostSystem_addr_router_001:addr_router_001|HostSystem_addr_router_001_default_decode:the_default_decode"
 63. Port Connectivity Checks: "HostSystem_addr_router:addr_router|HostSystem_addr_router_default_decode:the_default_decode"
 64. Port Connectivity Checks: "altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
 65. Port Connectivity Checks: "altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent"
 66. Port Connectivity Checks: "altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
 67. Port Connectivity Checks: "altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent"
 68. Port Connectivity Checks: "altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
 69. Port Connectivity Checks: "altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
 70. Port Connectivity Checks: "altera_merlin_slave_translator:memory_s1_translator"
 71. Port Connectivity Checks: "altera_merlin_slave_translator:uart_s1_translator"
 72. Port Connectivity Checks: "altera_merlin_master_translator:cpu_instruction_master_translator"
 73. Port Connectivity Checks: "altera_merlin_master_translator:cpu_data_master_translator"
 74. Port Connectivity Checks: "HostSystem_uart:uart"
 75. Port Connectivity Checks: "HostSystem_cpu:cpu|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench"
 76. Port Connectivity Checks: "HostSystem_cpu:cpu"
 77. SignalTap II Logic Analyzer Settings
 78. Elapsed Time Per Partition
 79. Connections to In-System Debugging Instance "auto_signaltap_0"
 80. Analysis & Synthesis Messages
 81. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 14 22:56:10 2018      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; SimpleNiosII                               ;
; Top-level Entity Name              ; HostSystem                                 ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; 1,636                                      ;
;     Total combinational functions  ; 1,312                                      ;
;     Dedicated logic registers      ; 930                                        ;
; Total registers                    ; 930                                        ;
; Total pins                         ; 4                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 264,192                                    ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; HostSystem         ; SimpleNiosII       ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                    ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                                                                                                                                                     ; Library    ;
+---------------------------------------------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+
; HostSystem/synthesis/HostSystem.v                                   ; yes             ; User Verilog HDL File                 ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/HostSystem.v                                   ; HostSystem ;
; HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv            ; yes             ; User SystemVerilog HDL File           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_irq_mapper.sv            ; HostSystem ;
; HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv         ; yes             ; User SystemVerilog HDL File           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_arbitrator.sv         ; HostSystem ;
; HostSystem/synthesis/submodules/HostSystem_rsp_xbar_mux.sv          ; yes             ; User SystemVerilog HDL File           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_rsp_xbar_mux.sv          ; HostSystem ;
; HostSystem/synthesis/submodules/HostSystem_cmd_xbar_mux_001.sv      ; yes             ; User SystemVerilog HDL File           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cmd_xbar_mux_001.sv      ; HostSystem ;
; HostSystem/synthesis/submodules/HostSystem_cmd_xbar_demux_001.sv    ; yes             ; User SystemVerilog HDL File           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cmd_xbar_demux_001.sv    ; HostSystem ;
; HostSystem/synthesis/submodules/HostSystem_cmd_xbar_demux.sv        ; yes             ; User SystemVerilog HDL File           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cmd_xbar_demux.sv        ; HostSystem ;
; HostSystem/synthesis/submodules/altera_reset_controller.v           ; yes             ; User Verilog HDL File                 ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_reset_controller.v           ; HostSystem ;
; HostSystem/synthesis/submodules/altera_reset_synchronizer.v         ; yes             ; User Verilog HDL File                 ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_reset_synchronizer.v         ; HostSystem ;
; HostSystem/synthesis/submodules/HostSystem_id_router_001.sv         ; yes             ; User SystemVerilog HDL File           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router_001.sv         ; HostSystem ;
; HostSystem/synthesis/submodules/HostSystem_id_router.sv             ; yes             ; User SystemVerilog HDL File           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_id_router.sv             ; HostSystem ;
; HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv       ; yes             ; User SystemVerilog HDL File           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router_001.sv       ; HostSystem ;
; HostSystem/synthesis/submodules/HostSystem_addr_router.sv           ; yes             ; User SystemVerilog HDL File           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_addr_router.sv           ; HostSystem ;
; HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v             ; yes             ; User Verilog HDL File                 ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_avalon_sc_fifo.v             ; HostSystem ;
; HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv        ; yes             ; User SystemVerilog HDL File           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_slave_agent.sv        ; HostSystem ;
; HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv ; yes             ; User SystemVerilog HDL File           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv ; HostSystem ;
; HostSystem/synthesis/submodules/altera_merlin_master_agent.sv       ; yes             ; User SystemVerilog HDL File           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_master_agent.sv       ; HostSystem ;
; HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv   ; yes             ; User SystemVerilog HDL File           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_slave_translator.sv   ; HostSystem ;
; HostSystem/synthesis/submodules/altera_merlin_master_translator.sv  ; yes             ; User SystemVerilog HDL File           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/altera_merlin_master_translator.sv  ; HostSystem ;
; HostSystem/synthesis/submodules/HostSystem_uart.v                   ; yes             ; User Verilog HDL File                 ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_uart.v                   ; HostSystem ;
; HostSystem/synthesis/submodules/HostSystem_cpu.v                    ; yes             ; User Verilog HDL File                 ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu.v                    ; HostSystem ;
; HostSystem/synthesis/submodules/HostSystem_cpu_rf_ram_a.mif         ; yes             ; User Memory Initialization File       ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu_rf_ram_a.mif         ; HostSystem ;
; HostSystem/synthesis/submodules/HostSystem_cpu_rf_ram_b.mif         ; yes             ; User Memory Initialization File       ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu_rf_ram_b.mif         ; HostSystem ;
; HostSystem/synthesis/submodules/HostSystem_cpu_test_bench.v         ; yes             ; User Verilog HDL File                 ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_cpu_test_bench.v         ; HostSystem ;
; HostSystem/synthesis/submodules/HostSystem_memory.hex               ; yes             ; User Hexadecimal (Intel-Format) File  ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_memory.hex               ; HostSystem ;
; HostSystem/synthesis/submodules/HostSystem_memory.v                 ; yes             ; User Verilog HDL File                 ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/HostSystem/synthesis/submodules/HostSystem_memory.v                 ; HostSystem ;
; altsyncram.tdf                                                      ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                         ;            ;
; stratix_ram_block.inc                                               ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                  ;            ;
; lpm_mux.inc                                                         ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                            ;            ;
; lpm_decode.inc                                                      ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                         ;            ;
; aglobal130.inc                                                      ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                                                                                                         ;            ;
; a_rdenreg.inc                                                       ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                          ;            ;
; altrom.inc                                                          ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/altrom.inc                                                                                                             ;            ;
; altram.inc                                                          ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/altram.inc                                                                                                             ;            ;
; altdpram.inc                                                        ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                                                                                                           ;            ;
; db/altsyncram_vcc1.tdf                                              ; yes             ; Auto-Generated Megafunction           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/altsyncram_vcc1.tdf                                              ;            ;
; db/altsyncram_icg1.tdf                                              ; yes             ; Auto-Generated Megafunction           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/altsyncram_icg1.tdf                                              ;            ;
; db/altsyncram_jcg1.tdf                                              ; yes             ; Auto-Generated Megafunction           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/altsyncram_jcg1.tdf                                              ;            ;
; altera_std_synchronizer.v                                           ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                              ;            ;
; sld_signaltap.vhd                                                   ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                      ;            ;
; sld_signaltap_impl.vhd                                              ; yes             ; Encrypted Megafunction                ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                 ;            ;
; sld_ela_control.vhd                                                 ; yes             ; Encrypted Megafunction                ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                    ;            ;
; lpm_shiftreg.tdf                                                    ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                       ;            ;
; lpm_constant.inc                                                    ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                       ;            ;
; dffeea.inc                                                          ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/dffeea.inc                                                                                                             ;            ;
; sld_mbpmg.vhd                                                       ; yes             ; Encrypted Megafunction                ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                          ;            ;
; sld_ela_trigger_flow_mgr.vhd                                        ; yes             ; Encrypted Megafunction                ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                           ;            ;
; sld_buffer_manager.vhd                                              ; yes             ; Encrypted Megafunction                ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                 ;            ;
; db/altsyncram_kp14.tdf                                              ; yes             ; Auto-Generated Megafunction           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/altsyncram_kp14.tdf                                              ;            ;
; db/altsyncram_sdq1.tdf                                              ; yes             ; Auto-Generated Megafunction           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/altsyncram_sdq1.tdf                                              ;            ;
; db/decode_ppa.tdf                                                   ; yes             ; Auto-Generated Megafunction           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/decode_ppa.tdf                                                   ;            ;
; db/mux_4kb.tdf                                                      ; yes             ; Auto-Generated Megafunction           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/mux_4kb.tdf                                                      ;            ;
; altdpram.tdf                                                        ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                                           ;            ;
; memmodes.inc                                                        ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                         ;            ;
; a_hdffe.inc                                                         ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                            ;            ;
; alt_le_rden_reg.inc                                                 ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                    ;            ;
; altsyncram.inc                                                      ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                                         ;            ;
; lpm_mux.tdf                                                         ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                            ;            ;
; muxlut.inc                                                          ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/muxlut.inc                                                                                                             ;            ;
; bypassff.inc                                                        ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/bypassff.inc                                                                                                           ;            ;
; altshift.inc                                                        ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/altshift.inc                                                                                                           ;            ;
; db/mux_aoc.tdf                                                      ; yes             ; Auto-Generated Megafunction           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/mux_aoc.tdf                                                      ;            ;
; lpm_decode.tdf                                                      ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                         ;            ;
; declut.inc                                                          ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/declut.inc                                                                                                             ;            ;
; lpm_compare.inc                                                     ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                        ;            ;
; db/decode_rqf.tdf                                                   ; yes             ; Auto-Generated Megafunction           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/decode_rqf.tdf                                                   ;            ;
; lpm_counter.tdf                                                     ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                        ;            ;
; lpm_add_sub.inc                                                     ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                        ;            ;
; cmpconst.inc                                                        ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                                           ;            ;
; lpm_counter.inc                                                     ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                        ;            ;
; alt_counter_stratix.inc                                             ; yes             ; Megafunction                          ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                ;            ;
; db/cntr_7ai.tdf                                                     ; yes             ; Auto-Generated Megafunction           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/cntr_7ai.tdf                                                     ;            ;
; db/cmpr_6cc.tdf                                                     ; yes             ; Auto-Generated Megafunction           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/cmpr_6cc.tdf                                                     ;            ;
; db/cntr_u6j.tdf                                                     ; yes             ; Auto-Generated Megafunction           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/cntr_u6j.tdf                                                     ;            ;
; db/cntr_ubi.tdf                                                     ; yes             ; Auto-Generated Megafunction           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/cntr_ubi.tdf                                                     ;            ;
; db/cmpr_acc.tdf                                                     ; yes             ; Auto-Generated Megafunction           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/cmpr_acc.tdf                                                     ;            ;
; db/cntr_gui.tdf                                                     ; yes             ; Auto-Generated Megafunction           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/cntr_gui.tdf                                                     ;            ;
; db/cmpr_5cc.tdf                                                     ; yes             ; Auto-Generated Megafunction           ; D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/db/cmpr_5cc.tdf                                                     ;            ;
; sld_rom_sr.vhd                                                      ; yes             ; Encrypted Megafunction                ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                         ;            ;
; sld_hub.vhd                                                         ; yes             ; Encrypted Megafunction                ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                            ;            ;
; sld_jtag_hub.vhd                                                    ; yes             ; Encrypted Megafunction                ; d:/arquivos de programa (x86)/altera/13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                       ;            ;
+---------------------------------------------------------------------+-----------------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 1,636   ;
;                                             ;         ;
; Total combinational functions               ; 1312    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 598     ;
;     -- 3 input functions                    ; 465     ;
;     -- <=2 input functions                  ; 249     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 1141    ;
;     -- arithmetic mode                      ; 171     ;
;                                             ;         ;
; Total registers                             ; 930     ;
;     -- Dedicated logic registers            ; 930     ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 4       ;
; Total memory bits                           ; 264192  ;
; Embedded Multiplier 9-bit elements          ; 0       ;
; Maximum fan-out node                        ; clk_clk ;
; Maximum fan-out                             ; 790     ;
; Total fan-out                               ; 10261   ;
; Average fan-out                             ; 4.28    ;
+---------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |HostSystem                                                                                             ; 1312 (1)          ; 930 (0)      ; 264192      ; 0            ; 0       ; 0         ; 4    ; 0            ; |HostSystem                                                                                                                                                                                                                                                                                                                                     ;              ;
;    |HostSystem_addr_router:addr_router|                                                                 ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_addr_router:addr_router                                                                                                                                                                                                                                                                                                  ;              ;
;    |HostSystem_cmd_xbar_demux:cmd_xbar_demux|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                            ;              ;
;    |HostSystem_cmd_xbar_demux:rsp_xbar_demux_001|                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_cmd_xbar_demux:rsp_xbar_demux_001                                                                                                                                                                                                                                                                                        ;              ;
;    |HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|                                                       ; 57 (52)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001                                                                                                                                                                                                                                                                                        ;              ;
;       |altera_merlin_arbitrator:arb|                                                                    ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                           ;              ;
;    |HostSystem_cpu:cpu|                                                                                 ; 557 (557)         ; 296 (295)    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_cpu:cpu                                                                                                                                                                                                                                                                                                                  ;              ;
;       |HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a|                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_cpu:cpu|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a                                                                                                                                                                                                                                             ;              ;
;          |altsyncram:the_altsyncram|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_cpu:cpu|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ;              ;
;             |altsyncram_icg1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_cpu:cpu|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_icg1:auto_generated                                                                                                                                                                                    ;              ;
;       |HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b|                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b                                                                                                                                                                                                                                             ;              ;
;          |altsyncram:the_altsyncram|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ;              ;
;             |altsyncram_jcg1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_jcg1:auto_generated                                                                                                                                                                                    ;              ;
;       |HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench|                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_cpu:cpu|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench                                                                                                                                                                                                                                                          ;              ;
;    |HostSystem_memory:memory|                                                                           ; 1 (1)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_memory:memory                                                                                                                                                                                                                                                                                                            ;              ;
;       |altsyncram:the_altsyncram|                                                                       ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_memory:memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                  ;              ;
;          |altsyncram_vcc1:auto_generated|                                                               ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated                                                                                                                                                                                                                                                   ;              ;
;    |HostSystem_rsp_xbar_mux:rsp_xbar_mux|                                                               ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                                ;              ;
;    |HostSystem_uart:uart|                                                                               ; 114 (0)           ; 89 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_uart:uart                                                                                                                                                                                                                                                                                                                ;              ;
;       |HostSystem_uart_regs:the_HostSystem_uart_regs|                                                   ; 33 (33)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_uart:uart|HostSystem_uart_regs:the_HostSystem_uart_regs                                                                                                                                                                                                                                                                  ;              ;
;       |HostSystem_uart_rx:the_HostSystem_uart_rx|                                                       ; 44 (44)           ; 36 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx                                                                                                                                                                                                                                                                      ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                  ;              ;
;       |HostSystem_uart_tx:the_HostSystem_uart_tx|                                                       ; 37 (37)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx                                                                                                                                                                                                                                                                      ;              ;
;    |altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                  ;              ;
;    |altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                   ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                    ;              ;
;    |altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                        ;              ;
;    |altera_merlin_master_translator:cpu_data_master_translator|                                         ; 7 (7)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                                                          ;              ;
;    |altera_merlin_master_translator:cpu_instruction_master_translator|                                  ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                                                                   ;              ;
;    |altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent|                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                       ;              ;
;    |altera_merlin_slave_translator:memory_s1_translator|                                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|altera_merlin_slave_translator:memory_s1_translator                                                                                                                                                                                                                                                                                 ;              ;
;    |altera_merlin_slave_translator:uart_s1_translator|                                                  ; 6 (6)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|altera_merlin_slave_translator:uart_s1_translator                                                                                                                                                                                                                                                                                   ;              ;
;    |altera_reset_controller:rst_controller|                                                             ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                              ;              ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                      ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                   ;              ;
;    |sld_hub:auto_hub|                                                                                   ; 122 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                    ;              ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 121 (83)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                       ;              ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                               ;              ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                             ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 407 (1)           ; 421 (6)      ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 406 (0)           ; 415 (0)      ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ;              ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 406 (21)          ; 415 (56)     ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ;              ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 35 (0)            ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ;              ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ;              ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                            ;              ;
;                |lpm_mux:mux|                                                                            ; 33 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                              ;              ;
;                   |mux_aoc:auto_generated|                                                              ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                       ;              ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 52 (0)            ; 4 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ;              ;
;                |altsyncram_kp14:auto_generated|                                                         ; 52 (0)            ; 4 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated                                                                                                                                          ;              ;
;                   |altsyncram_sdq1:altsyncram1|                                                         ; 52 (0)            ; 4 (4)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1                                                                                                              ;              ;
;                      |decode_ppa:decode4|                                                               ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|decode_ppa:decode4                                                                                           ;              ;
;                      |decode_ppa:decode_a|                                                              ; 20 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|decode_ppa:decode_a                                                                                          ;              ;
;                      |mux_4kb:mux5|                                                                     ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|mux_4kb:mux5                                                                                                 ;              ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ;              ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ;              ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 118 (118)         ; 89 (89)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ;              ;
;             |sld_ela_control:ela_control|                                                               ; 9 (1)             ; 31 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ;              ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 6 (0)             ; 15 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ;              ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ;              ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 6 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1 ;              ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1 ;              ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 2 (2)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ;              ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ;              ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 135 (11)          ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ;              ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 4 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                              ;              ;
;                   |cntr_7ai:auto_generated|                                                             ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_7ai:auto_generated                                                      ;              ;
;                |lpm_counter:read_pointer_counter|                                                       ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ;              ;
;                   |cntr_u6j:auto_generated|                                                             ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_u6j:auto_generated                                                                               ;              ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 8 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ;              ;
;                   |cntr_ubi:auto_generated|                                                             ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ubi:auto_generated                                                                     ;              ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ;              ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                        ;              ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 33 (33)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ;              ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 27 (27)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ;              ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 33 (33)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ;              ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HostSystem|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ;              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; Name                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; HostSystem_cpu:cpu|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_icg1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; HostSystem_cpu_rf_ram_a.mif ;
; HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_jcg1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; HostSystem_cpu_rf_ram_b.mif ;
; HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated|ALTSYNCRAM                                                                                                                                      ; AUTO ; Single Port      ; 2048         ; 32           ; --           ; --           ; 65536  ; HostSystem_memory.hex       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_kp14:auto_generated|altsyncram_sdq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 65536        ; 3            ; 65536        ; 3            ; 196608 ; None                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                   ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                         ; IP Include File                            ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+
; Altera ; Qsys                            ; 13.0    ; N/A          ; N/A          ; |HostSystem                                                                                                                             ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_merlin_router            ; 13.0    ; N/A          ; N/A          ; |HostSystem|HostSystem_addr_router:addr_router                                                                                          ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |HostSystem|HostSystem_addr_router:addr_router|HostSystem_addr_router_default_decode:the_default_decode                                 ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_merlin_router            ; 13.0    ; N/A          ; N/A          ; |HostSystem|HostSystem_addr_router_001:addr_router_001                                                                                  ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |HostSystem|HostSystem_addr_router_001:addr_router_001|HostSystem_addr_router_001_default_decode:the_default_decode                     ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0    ; N/A          ; N/A          ; |HostSystem|HostSystem_cmd_xbar_demux:cmd_xbar_demux                                                                                    ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0    ; N/A          ; N/A          ; |HostSystem|HostSystem_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                            ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_merlin_multiplexer       ; 13.0    ; N/A          ; N/A          ; |HostSystem|HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001                                                                                ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |HostSystem|HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                   ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_nios2_qsys               ; 13.0    ; N/A          ; N/A          ; |HostSystem|HostSystem_cpu:cpu                                                                                                          ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |HostSystem|HostSystem_cpu:cpu|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a                                     ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |HostSystem|HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b                                     ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |HostSystem|HostSystem_cpu:cpu|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench                                                  ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_merlin_master_translator ; 13.0    ; N/A          ; N/A          ; |HostSystem|altera_merlin_master_translator:cpu_data_master_translator                                                                  ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_merlin_master_agent      ; 13.0    ; N/A          ; N/A          ; |HostSystem|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent                                       ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_merlin_master_translator ; 13.0    ; N/A          ; N/A          ; |HostSystem|altera_merlin_master_translator:cpu_instruction_master_translator                                                           ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_merlin_master_agent      ; 13.0    ; N/A          ; N/A          ; |HostSystem|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent                                ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_merlin_router            ; 13.0    ; N/A          ; N/A          ; |HostSystem|HostSystem_id_router:id_router                                                                                              ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |HostSystem|HostSystem_id_router:id_router|HostSystem_id_router_default_decode:the_default_decode                                       ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_merlin_router            ; 13.0    ; N/A          ; N/A          ; |HostSystem|HostSystem_id_router_001:id_router_001                                                                                      ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |HostSystem|HostSystem_id_router_001:id_router_001|HostSystem_id_router_001_default_decode:the_default_decode                           ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_irq_mapper               ; 13.0    ; N/A          ; N/A          ; |HostSystem|HostSystem_irq_mapper:irq_mapper                                                                                            ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |HostSystem|HostSystem_memory:memory                                                                                                    ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_merlin_slave_translator  ; 13.0    ; N/A          ; N/A          ; |HostSystem|altera_merlin_slave_translator:memory_s1_translator                                                                         ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_merlin_slave_agent       ; 13.0    ; N/A          ; N/A          ; |HostSystem|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent                                               ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |HostSystem|altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 13.0    ; N/A          ; N/A          ; |HostSystem|altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                          ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0    ; N/A          ; N/A          ; |HostSystem|HostSystem_cmd_xbar_demux_001:rsp_xbar_demux                                                                                ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 13.0    ; N/A          ; N/A          ; |HostSystem|HostSystem_cmd_xbar_demux:rsp_xbar_demux_001                                                                                ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_merlin_multiplexer       ; 13.0    ; N/A          ; N/A          ; |HostSystem|HostSystem_rsp_xbar_mux:rsp_xbar_mux                                                                                        ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |HostSystem|HostSystem_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb                                                           ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_reset_controller         ; 13.0    ; N/A          ; N/A          ; |HostSystem|altera_reset_controller:rst_controller                                                                                      ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |HostSystem|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                           ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_avalon_uart              ; 13.0.1  ; N/A          ; N/A          ; |HostSystem|HostSystem_uart:uart                                                                                                        ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |HostSystem|HostSystem_uart:uart|HostSystem_uart_regs:the_HostSystem_uart_regs                                                          ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |HostSystem|HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx                                                              ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |HostSystem|HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx                                                              ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_merlin_slave_translator  ; 13.0    ; N/A          ; N/A          ; |HostSystem|altera_merlin_slave_translator:uart_s1_translator                                                                           ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_merlin_slave_agent       ; 13.0    ; N/A          ; N/A          ; |HostSystem|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent                                                 ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 13.0.1  ; N/A          ; N/A          ; |HostSystem|altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor   ; HostSystem/synthesis/../../HostSystem.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 13.0    ; N/A          ; N/A          ; |HostSystem|altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                            ; HostSystem/synthesis/../../HostSystem.qsys ;
+--------+---------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]   ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]   ; yes                                                              ; yes                                        ;
; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                  ; Reason for Removal                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|locked[0,1]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; altera_merlin_slave_translator:memory_s1_translator|av_chipselect_pre                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; altera_merlin_slave_translator:uart_s1_translator|av_chipselect_pre                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; HostSystem_uart:uart|HostSystem_uart_regs:the_HostSystem_uart_regs|readdata[10..15]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; HostSystem_cpu:cpu|W_ienable_reg[0..31]                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; HostSystem_cpu:cpu|W_ipending_reg[0..31]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; HostSystem_cpu:cpu|R_ctrl_custom                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[10..15]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; HostSystem_cpu:cpu|W_control_rd_data[1..31]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                    ; Lost fanout                                                                                                                                                              ;
; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                    ; Lost fanout                                                                                                                                                              ;
; altera_merlin_slave_translator:uart_s1_translator|waitrequest_reset_override                                                                                   ; Merged with altera_merlin_slave_translator:memory_s1_translator|waitrequest_reset_override                                                                               ;
; altera_merlin_slave_translator:memory_s1_translator|waitrequest_reset_override                                                                                 ; Merged with altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                       ;
; altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                         ; Merged with altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                ;
; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]                                                                  ; Merged with altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                ;
; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                  ; Merged with altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                ;
; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][57]                                                                    ; Merged with altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                  ;
; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][51]                                                                    ; Merged with altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                  ;
; HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|delayed_unxsync_rxdxx2                                                                          ; Merged with HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|delayed_unxsync_rxdxx1                                                                        ;
; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                  ; Merged with altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]                                                                ;
; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                  ; Merged with altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]                                                                ;
; altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]   ; Merged with altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][57]                                                                    ; Merged with altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]                                                                  ;
; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                    ; Merged with altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]                                                                  ;
; altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]     ; Merged with altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]   ;
; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy              ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2] ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]   ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                   ;
; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count_zero_flag                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                   ;
; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count[0]                                                                                                    ; Lost fanout                                                                                                                                                              ;
; Total Number of Removed Registers = 144                                                                                                                        ;                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                       ;
+-----------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58] ; Stuck at GND              ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51],                                                               ;
;                                                                                               ; due to stuck port data_in ; altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0] ;
; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]   ; Stuck at GND              ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][51],                                                                 ;
;                                                                                               ; due to stuck port data_in ; altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]   ;
; HostSystem_uart:uart|HostSystem_uart_regs:the_HostSystem_uart_regs|readdata[13]               ; Stuck at GND              ; altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[13]                                                                                        ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_uart:uart|HostSystem_uart_regs:the_HostSystem_uart_regs|readdata[12]               ; Stuck at GND              ; altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[12]                                                                                        ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_uart:uart|HostSystem_uart_regs:the_HostSystem_uart_regs|readdata[11]               ; Stuck at GND              ; altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[11]                                                                                        ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_uart:uart|HostSystem_uart_regs:the_HostSystem_uart_regs|readdata[10]               ; Stuck at GND              ; altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[10]                                                                                        ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[31]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[31]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[30]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[30]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[29]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[29]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[28]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[28]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[27]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[27]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[26]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[26]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[25]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[25]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[24]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[24]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[23]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[23]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[22]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[22]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[21]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[21]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[20]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[20]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[19]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[19]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[18]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[18]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[17]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[17]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[16]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[16]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[15]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[15]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[14]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[14]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[13]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[13]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[12]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[12]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[11]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[11]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[10]                                                          ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[10]                                                                                                                     ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[9]                                                           ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[9]                                                                                                                      ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[8]                                                           ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[8]                                                                                                                      ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[7]                                                           ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[7]                                                                                                                      ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[6]                                                           ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[6]                                                                                                                      ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[5]                                                           ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[5]                                                                                                                      ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[4]                                                           ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[4]                                                                                                                      ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[3]                                                           ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[3]                                                                                                                      ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[2]                                                           ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[2]                                                                                                                      ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_cpu:cpu|W_ienable_reg[1]                                                           ; Stuck at GND              ; HostSystem_cpu:cpu|W_control_rd_data[1]                                                                                                                      ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_uart:uart|HostSystem_uart_regs:the_HostSystem_uart_regs|readdata[15]               ; Stuck at GND              ; altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[15]                                                                                        ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; HostSystem_uart:uart|HostSystem_uart_regs:the_HostSystem_uart_regs|readdata[14]               ; Stuck at GND              ; altera_merlin_slave_translator:uart_s1_translator|av_readdata_pre[14]                                                                                        ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]   ; Stuck at GND              ; altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                  ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84] ; Stuck at GND              ; altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                                ;
;                                                                                               ; due to stuck port data_in ;                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 930   ;
; Number of registers using Synchronous Clear  ; 50    ;
; Number of registers using Synchronous Load   ; 154   ;
; Number of registers using Asynchronous Clear ; 657   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 453   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|txd                                                                                                             ; 2       ;
; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|pre_txd                                                                                                         ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                      ; 421     ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                       ; 1       ;
; altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                  ; 9       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                       ; 1       ;
; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|tx_ready                                                                                                        ; 5       ;
; HostSystem_cpu:cpu|i_read                                                                                                                                                      ; 6       ;
; HostSystem_cpu:cpu|F_pc[11]                                                                                                                                                    ; 1       ;
; HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                  ; 2       ;
; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|tx_shift_empty                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[13] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[14] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[15] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[16] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 32                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |HostSystem|altera_merlin_slave_translator:uart_s1_translator|wait_latency_counter[0]                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |HostSystem|HostSystem_cpu:cpu|E_src2[0]                                                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |HostSystem|HostSystem_cpu:cpu|E_src1[31]                                                                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |HostSystem|HostSystem_cpu:cpu|E_src1[11]                                                                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |HostSystem|HostSystem_cpu:cpu|E_shift_rot_result[28]                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HostSystem|HostSystem_cpu:cpu|av_ld_byte0_data[1]                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |HostSystem|HostSystem_cpu:cpu|av_ld_byte2_data[5]                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |HostSystem|HostSystem_cpu:cpu|d_byteenable[0]                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |HostSystem|HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |HostSystem|HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8] ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |HostSystem|HostSystem_cpu:cpu|W_alu_result[13]                                                                                           ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |HostSystem|HostSystem_cpu:cpu|E_src2[24]                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |HostSystem|HostSystem_cpu:cpu|d_writedata[29]                                                                                            ;
; 5:1                ; 18 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; Yes        ; |HostSystem|HostSystem_cpu:cpu|W_alu_result[20]                                                                                           ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |HostSystem|HostSystem_cpu:cpu|F_pc[0]                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |HostSystem|HostSystem_cpu:cpu|d_byteenable[2]                                                                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |HostSystem|HostSystem_cpu:cpu|E_logic_result[14]                                                                                         ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |HostSystem|HostSystem_cpu:cpu|W_rf_wr_data[25]                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |HostSystem|HostSystem_cpu:cpu|D_dst_regnum[2]                                                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |HostSystem|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |HostSystem|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |HostSystem|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                         ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |HostSystem|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                     ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |HostSystem|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                              ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |HostSystem|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HostSystem_cpu:cpu|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_icg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_jcg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Source assignments for HostSystem_uart:uart     ;
+-----------------------------+-------+------+----+
; Assignment                  ; Value ; From ; To ;
+-----------------------------+-------+------+----+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -  ;
+-----------------------------+-------+------+----+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for HostSystem_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+--------------------------------+
; Assignment      ; Value ; From ; To                             ;
+-----------------+-------+------+--------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                            ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                          ;
+-----------------+-------+------+--------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for HostSystem_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+----------------------------------------+
; Assignment      ; Value ; From ; To                                     ;
+-----------------+-------+------+----------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                    ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                  ;
+-----------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for HostSystem_cmd_xbar_demux_001:rsp_xbar_demux ;
+-----------------+-------+------+------------------------------------+
; Assignment      ; Value ; From ; To                                 ;
+-----------------+-------+------+------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                              ;
+-----------------+-------+------+------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for HostSystem_cmd_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+------------------------------------+
; Assignment      ; Value ; From ; To                                 ;
+-----------------+-------+------+------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                              ;
+-----------------+-------+------+------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HostSystem_memory:memory ;
+----------------+-----------------------+------------------------------+
; Parameter Name ; Value                 ; Type                         ;
+----------------+-----------------------+------------------------------+
; INIT_FILE      ; HostSystem_memory.hex ; String                       ;
+----------------+-----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HostSystem_memory:memory|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------+------------------------------------+
; Parameter Name                     ; Value                 ; Type                               ;
+------------------------------------+-----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT           ; Untyped                            ;
; WIDTH_A                            ; 32                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 11                    ; Signed Integer                     ;
; NUMWORDS_A                         ; 2048                  ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                            ;
; WIDTH_B                            ; 1                     ; Untyped                            ;
; WIDTHAD_B                          ; 1                     ; Untyped                            ;
; NUMWORDS_B                         ; 1                     ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1                ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 4                     ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                            ;
; BYTE_SIZE                          ; 8                     ; Signed Integer                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                            ;
; INIT_FILE                          ; HostSystem_memory.hex ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 2048                  ; Signed Integer                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone II            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_vcc1       ; Untyped                            ;
+------------------------------------+-----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HostSystem_cpu:cpu|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a ;
+----------------+-----------------------------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value                       ; Type                                                                                  ;
+----------------+-----------------------------+---------------------------------------------------------------------------------------+
; lpm_file       ; HostSystem_cpu_rf_ram_a.mif ; String                                                                                ;
+----------------+-----------------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HostSystem_cpu:cpu|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                                                        ;
+------------------------------------+-----------------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT                   ; Untyped                                                                                     ;
; WIDTH_A                            ; 32                          ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 5                           ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 32                          ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                                                     ;
; WIDTH_B                            ; 32                          ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 5                           ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 32                          ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0                      ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0                      ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                           ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                           ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                     ;
; INIT_FILE                          ; HostSystem_cpu_rf_ram_a.mif ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                           ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II                  ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_icg1             ; Untyped                                                                                     ;
+------------------------------------+-----------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b ;
+----------------+-----------------------------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value                       ; Type                                                                                  ;
+----------------+-----------------------------+---------------------------------------------------------------------------------------+
; lpm_file       ; HostSystem_cpu_rf_ram_b.mif ; String                                                                                ;
+----------------+-----------------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                                                                        ;
+------------------------------------+-----------------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT                   ; Untyped                                                                                     ;
; WIDTH_A                            ; 32                          ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 5                           ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 32                          ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                                                                     ;
; WIDTH_B                            ; 32                          ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 5                           ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 32                          ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0                      ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0                      ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                           ; Untyped                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                           ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                                                                     ;
; INIT_FILE                          ; HostSystem_cpu_rf_ram_b.mif ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                           ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone II                  ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_jcg1             ; Untyped                                                                                     ;
+------------------------------------+-----------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------+
; AV_ADDRESS_W                ; 15    ; Signed Integer                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                    ;
; UAV_ADDRESS_W               ; 15    ; Signed Integer                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                     ;
+-----------------------------+-------+--------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                           ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                           ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                           ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                           ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                           ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                           ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                           ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                           ;
; USE_READ                    ; 1     ; Signed Integer                                                           ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                           ;
; USE_WRITE                   ; 0     ; Signed Integer                                                           ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                           ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                           ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                           ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                           ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                           ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                           ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                           ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                           ;
; UAV_ADDRESS_W               ; 15    ; Signed Integer                                                           ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:uart_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                  ;
+--------------------------------+-------+-------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                        ;
; AV_DATA_W                      ; 16    ; Signed Integer                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                        ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                        ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                        ;
+--------------------------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_translator:memory_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                    ;
+--------------------------------+-------+---------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                          ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                          ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                          ;
; UAV_ADDRESS_W                  ; 15    ; Signed Integer                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                          ;
+--------------------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 71    ; Signed Integer                                                                                 ;
; PKT_QOS_L                 ; 71    ; Signed Integer                                                                                 ;
; PKT_DATA_SIDEBAND_H       ; 69    ; Signed Integer                                                                                 ;
; PKT_DATA_SIDEBAND_L       ; 69    ; Signed Integer                                                                                 ;
; PKT_ADDR_SIDEBAND_H       ; 68    ; Signed Integer                                                                                 ;
; PKT_ADDR_SIDEBAND_L       ; 68    ; Signed Integer                                                                                 ;
; PKT_CACHE_H               ; 81    ; Signed Integer                                                                                 ;
; PKT_CACHE_L               ; 78    ; Signed Integer                                                                                 ;
; PKT_THREAD_ID_H           ; 74    ; Signed Integer                                                                                 ;
; PKT_THREAD_ID_L           ; 74    ; Signed Integer                                                                                 ;
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_H          ; 77    ; Signed Integer                                                                                 ;
; PKT_PROTECTION_L          ; 75    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                 ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                 ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                 ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                 ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                 ;
; PKT_TRANS_EXCLUSIVE       ; 56    ; Signed Integer                                                                                 ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                 ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                 ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                 ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                 ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_H             ; 73    ; Signed Integer                                                                                 ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                 ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                 ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                 ;
; ID                        ; 0     ; Signed Integer                                                                                 ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                 ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                 ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                 ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                 ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                 ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                 ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                 ;
; PKT_ADDR_W                ; 15    ; Signed Integer                                                                                 ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                 ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                 ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                 ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 71    ; Signed Integer                                                                                        ;
; PKT_QOS_L                 ; 71    ; Signed Integer                                                                                        ;
; PKT_DATA_SIDEBAND_H       ; 69    ; Signed Integer                                                                                        ;
; PKT_DATA_SIDEBAND_L       ; 69    ; Signed Integer                                                                                        ;
; PKT_ADDR_SIDEBAND_H       ; 68    ; Signed Integer                                                                                        ;
; PKT_ADDR_SIDEBAND_L       ; 68    ; Signed Integer                                                                                        ;
; PKT_CACHE_H               ; 81    ; Signed Integer                                                                                        ;
; PKT_CACHE_L               ; 78    ; Signed Integer                                                                                        ;
; PKT_THREAD_ID_H           ; 74    ; Signed Integer                                                                                        ;
; PKT_THREAD_ID_L           ; 74    ; Signed Integer                                                                                        ;
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 77    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 75    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                        ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                        ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                        ;
; PKT_TRANS_EXCLUSIVE       ; 56    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 73    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                        ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                        ;
; ID                        ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                        ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                        ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                        ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                        ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_ADDR_W                ; 15    ; Signed Integer                                                                                        ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                        ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                        ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                       ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                       ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                       ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                       ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                       ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                       ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                       ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                       ;
; PKT_DEST_ID_H             ; 73    ; Signed Integer                                                                       ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                       ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                       ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                       ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                       ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                       ;
; PKT_PROTECTION_H          ; 77    ; Signed Integer                                                                       ;
; PKT_PROTECTION_L          ; 75    ; Signed Integer                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                       ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                       ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                       ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                       ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                       ;
; ADDR_W                    ; 15    ; Signed Integer                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                       ;
; FIFO_DATA_W               ; 85    ; Signed Integer                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                  ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                  ;
; DATA_WIDTH          ; 85    ; Signed Integer                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                         ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                         ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                         ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                         ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                         ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                         ;
; PKT_SRC_ID_H              ; 72    ; Signed Integer                                                                         ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                         ;
; PKT_DEST_ID_H             ; 73    ; Signed Integer                                                                         ;
; PKT_DEST_ID_L             ; 73    ; Signed Integer                                                                         ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                         ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                         ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                         ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                         ;
; PKT_PROTECTION_H          ; 77    ; Signed Integer                                                                         ;
; PKT_PROTECTION_L          ; 75    ; Signed Integer                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 83    ; Signed Integer                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 82    ; Signed Integer                                                                         ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                         ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                         ;
; ST_DATA_W                 ; 84    ; Signed Integer                                                                         ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                         ;
; ADDR_W                    ; 15    ; Signed Integer                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                         ;
; FIFO_DATA_W               ; 85    ; Signed Integer                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 15    ; Signed Integer                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                    ;
; BITS_PER_SYMBOL     ; 85    ; Signed Integer                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                    ;
; DATA_WIDTH          ; 85    ; Signed Integer                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HostSystem_addr_router:addr_router|HostSystem_addr_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HostSystem_addr_router_001:addr_router_001|HostSystem_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                          ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                          ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HostSystem_id_router:id_router|HostSystem_id_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HostSystem_id_router_001:id_router_001|HostSystem_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+-------------------------+----------+------------------------------------------------+
; Parameter Name          ; Value    ; Type                                           ;
+-------------------------+----------+------------------------------------------------+
; NUM_RESET_INPUTS        ; 1        ; Signed Integer                                 ;
; OUTPUT_RESET_SYNC_EDGES ; deassert ; String                                         ;
; SYNC_DEPTH              ; 2        ; Signed Integer                                 ;
+-------------------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                    ;
+----------------+-------------+-----------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                          ;
; SCHEME         ; round-robin ; String                                                                                  ;
; PIPELINE       ; 1           ; Signed Integer                                                                          ;
+----------------+-------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HostSystem_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                       ;
; SCHEME         ; no-arb ; String                                                                               ;
; PIPELINE       ; 0      ; Signed Integer                                                                       ;
+----------------+--------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HostSystem_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                            ;
+-------------------------------------------------+-----------------------------------------+----------------+
; Parameter Name                                  ; Value                                   ; Type           ;
+-------------------------------------------------+-----------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                           ; String         ;
; sld_node_info                                   ; 805334528                               ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                       ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                       ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                       ; Signed Integer ;
; sld_data_bits                                   ; 3                                       ; Untyped        ;
; sld_trigger_bits                                ; 3                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                      ; Signed Integer ;
; sld_node_crc_hiword                             ; 43157                                   ; Untyped        ;
; sld_node_crc_loword                             ; 60691                                   ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                       ; Signed Integer ;
; sld_sample_depth                                ; 65536                                   ; Untyped        ;
; sld_segment_size                                ; 65536                                   ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                    ; String         ;
; sld_state_bits                                  ; 11                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                       ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                       ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                       ; Signed Integer ;
; sld_trigger_level                               ; 1                                       ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                       ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                       ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                       ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                       ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                       ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                       ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                       ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                    ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                    ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                    ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                    ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                    ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                    ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                    ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                    ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                    ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                    ; String         ;
; sld_inversion_mask_length                       ; 39                                      ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                       ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd               ; String         ;
; sld_state_flow_use_generated                    ; 0                                       ; Untyped        ;
; sld_current_resource_width                      ; 1                                       ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                       ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                     ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                       ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                   ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                       ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                              ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                             ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                 ;
; Entity Instance                           ; HostSystem_memory:memory|altsyncram:the_altsyncram                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                         ;
; Entity Instance                           ; HostSystem_cpu:cpu|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                         ;
; Entity Instance                           ; HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HostSystem_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                       ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                  ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                  ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+------------+-------+----------+------------------------------------+
; Port       ; Type  ; Severity ; Details                            ;
+------------+-------+----------+------------------------------------+
; reset_in1  ; Input ; Info     ; Stuck at GND                       ;
; reset_in2  ; Input ; Info     ; Stuck at GND                       ;
; reset_in3  ; Input ; Info     ; Stuck at GND                       ;
; reset_in4  ; Input ; Info     ; Stuck at GND                       ;
; reset_in5  ; Input ; Info     ; Stuck at GND                       ;
; reset_in6  ; Input ; Info     ; Stuck at GND                       ;
; reset_in7  ; Input ; Info     ; Stuck at GND                       ;
; reset_in8  ; Input ; Info     ; Stuck at GND                       ;
; reset_in9  ; Input ; Info     ; Stuck at GND                       ;
; reset_in10 ; Input ; Info     ; Stuck at GND                       ;
; reset_in11 ; Input ; Info     ; Stuck at GND                       ;
; reset_in12 ; Input ; Info     ; Stuck at GND                       ;
; reset_in13 ; Input ; Info     ; Stuck at GND                       ;
; reset_in14 ; Input ; Info     ; Stuck at GND                       ;
; reset_in15 ; Input ; Info     ; Stuck at GND                       ;
+------------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HostSystem_id_router_001:id_router_001|HostSystem_id_router_001_default_decode:the_default_decode"    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HostSystem_id_router:id_router|HostSystem_id_router_default_decode:the_default_decode"                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HostSystem_addr_router_001:addr_router_001|HostSystem_addr_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                 ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HostSystem_addr_router:addr_router|HostSystem_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                        ;
+--------------------+--------+----------+--------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                         ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                         ;
+--------------------+--------+----------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:memory_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                     ;
+-------------------------+--------+----------+-------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                ;
+-------------------------+--------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                   ;
+-------------------------+--------+----------+-----------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                              ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                    ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                              ;
+-------------------------+--------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                     ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                               ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                             ;
+-------------------------+--------+----------+---------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                              ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                        ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                              ;
+-------------------------+--------+----------+---------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:memory_s1_translator" ;
+--------------------------+--------+----------+----------------------------------+
; Port                     ; Type   ; Severity ; Details                          ;
+--------------------------+--------+----------+----------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected           ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected           ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected           ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                     ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                     ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected           ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected           ;
; av_response              ; Input  ; Info     ; Stuck at GND                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                     ;
+--------------------------+--------+----------+----------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_slave_translator:uart_s1_translator" ;
+--------------------------+--------+----------+--------------------------------+
; Port                     ; Type   ; Severity ; Details                        ;
+--------------------------+--------+----------+--------------------------------+
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected         ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected         ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected         ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                   ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                   ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected         ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected         ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected         ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                   ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected         ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected         ;
; uav_response             ; Output ; Info     ; Explicitly unconnected         ;
; av_response              ; Input  ; Info     ; Stuck at GND                   ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                   ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected         ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected         ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                   ;
+--------------------------+--------+----------+--------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:cpu_instruction_master_translator" ;
+--------------------------+--------+----------+------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                        ;
+--------------------------+--------+----------+------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                   ;
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                   ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                   ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                   ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                   ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                         ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                   ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                   ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                   ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                   ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                         ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                   ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                   ;
; av_response              ; Output ; Info     ; Explicitly unconnected                         ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                         ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                   ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                   ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                         ;
+--------------------------+--------+----------+------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_merlin_master_translator:cpu_data_master_translator" ;
+--------------------------+--------+----------+-----------------------------------------+
; Port                     ; Type   ; Severity ; Details                                 ;
+--------------------------+--------+----------+-----------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                            ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                            ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                            ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                            ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                  ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                            ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                            ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                  ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                            ;
; uav_response             ; Input  ; Info     ; Stuck at GND                            ;
; av_response              ; Output ; Info     ; Explicitly unconnected                  ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                  ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                            ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                            ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                  ;
+--------------------------+--------+----------+-----------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "HostSystem_uart:uart"           ;
+---------------+--------+----------+------------------------+
; Port          ; Type   ; Severity ; Details                ;
+---------------+--------+----------+------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected ;
; irq           ; Output ; Info     ; Explicitly unconnected ;
+---------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HostSystem_cpu:cpu|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench"                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "HostSystem_cpu:cpu"            ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; no_ci_readra ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 3                   ; 3                ; 65536        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:01     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                          ;
+---------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------+---------+
; Name          ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                            ; Details ;
+---------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------+---------+
; clk_clk       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; clk_clk                                                                      ; N/A     ;
; reset_reset_n ; pre-synthesis ; connected ; Top            ; post-synthesis    ; reset_reset_n                                                                ; N/A     ;
; reset_reset_n ; pre-synthesis ; connected ; Top            ; post-synthesis    ; reset_reset_n                                                                ; N/A     ;
; serial_rxd    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; serial_rxd                                                                   ; N/A     ;
; serial_rxd    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; serial_rxd                                                                   ; N/A     ;
; serial_txd    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|txd~_wirecell ; N/A     ;
; serial_txd    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx|txd~_wirecell ; N/A     ;
+---------------+---------------+-----------+----------------+-------------------+------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon May 14 22:56:00 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleNiosII -c SimpleNiosII
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hostsystem/synthesis/hostsystem.v
    Info (12023): Found entity 1: HostSystem
Info (12021): Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_irq_mapper.sv
    Info (12023): Found entity 1: HostSystem_irq_mapper
Info (12021): Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_rsp_xbar_mux.sv
    Info (12023): Found entity 1: HostSystem_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cmd_xbar_mux_001.sv
    Info (12023): Found entity 1: HostSystem_cmd_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: HostSystem_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cmd_xbar_demux.sv
    Info (12023): Found entity 1: HostSystem_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_id_router_001.sv
    Info (12023): Found entity 1: HostSystem_id_router_001_default_decode
    Info (12023): Found entity 2: HostSystem_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_id_router.sv
    Info (12023): Found entity 1: HostSystem_id_router_default_decode
    Info (12023): Found entity 2: HostSystem_id_router
Info (12021): Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_addr_router_001.sv
    Info (12023): Found entity 1: HostSystem_addr_router_001_default_decode
    Info (12023): Found entity 2: HostSystem_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file hostsystem/synthesis/submodules/hostsystem_addr_router.sv
    Info (12023): Found entity 1: HostSystem_addr_router_default_decode
    Info (12023): Found entity 2: HostSystem_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 5 design units, including 5 entities, in source file hostsystem/synthesis/submodules/hostsystem_uart.v
    Info (12023): Found entity 1: HostSystem_uart_tx
    Info (12023): Found entity 2: HostSystem_uart_rx_stimulus_source
    Info (12023): Found entity 3: HostSystem_uart_rx
    Info (12023): Found entity 4: HostSystem_uart_regs
    Info (12023): Found entity 5: HostSystem_uart
Info (12021): Found 3 design units, including 3 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu.v
    Info (12023): Found entity 1: HostSystem_cpu_register_bank_a_module
    Info (12023): Found entity 2: HostSystem_cpu_register_bank_b_module
    Info (12023): Found entity 3: HostSystem_cpu
Info (12021): Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_cpu_test_bench.v
    Info (12023): Found entity 1: HostSystem_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file hostsystem/synthesis/submodules/hostsystem_memory.v
    Info (12023): Found entity 1: HostSystem_memory
Info (12127): Elaborating entity "HostSystem" for the top level hierarchy
Info (12128): Elaborating entity "HostSystem_memory" for hierarchy "HostSystem_memory:memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "HostSystem_memory:memory|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "HostSystem_memory:memory|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "HostSystem_memory:memory|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "HostSystem_memory.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vcc1.tdf
    Info (12023): Found entity 1: altsyncram_vcc1
Info (12128): Elaborating entity "altsyncram_vcc1" for hierarchy "HostSystem_memory:memory|altsyncram:the_altsyncram|altsyncram_vcc1:auto_generated"
Info (12128): Elaborating entity "HostSystem_cpu" for hierarchy "HostSystem_cpu:cpu"
Info (12128): Elaborating entity "HostSystem_cpu_test_bench" for hierarchy "HostSystem_cpu:cpu|HostSystem_cpu_test_bench:the_HostSystem_cpu_test_bench"
Info (12128): Elaborating entity "HostSystem_cpu_register_bank_a_module" for hierarchy "HostSystem_cpu:cpu|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "HostSystem_cpu:cpu|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "HostSystem_cpu:cpu|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "HostSystem_cpu:cpu|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "HostSystem_cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_icg1.tdf
    Info (12023): Found entity 1: altsyncram_icg1
Info (12128): Elaborating entity "altsyncram_icg1" for hierarchy "HostSystem_cpu:cpu|HostSystem_cpu_register_bank_a_module:HostSystem_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_icg1:auto_generated"
Info (12128): Elaborating entity "HostSystem_cpu_register_bank_b_module" for hierarchy "HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "HostSystem_cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jcg1.tdf
    Info (12023): Found entity 1: altsyncram_jcg1
Info (12128): Elaborating entity "altsyncram_jcg1" for hierarchy "HostSystem_cpu:cpu|HostSystem_cpu_register_bank_b_module:HostSystem_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_jcg1:auto_generated"
Info (12128): Elaborating entity "HostSystem_uart" for hierarchy "HostSystem_uart:uart"
Info (12128): Elaborating entity "HostSystem_uart_tx" for hierarchy "HostSystem_uart:uart|HostSystem_uart_tx:the_HostSystem_uart_tx"
Info (12128): Elaborating entity "HostSystem_uart_rx" for hierarchy "HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx"
Info (12128): Elaborating entity "HostSystem_uart_rx_stimulus_source" for hierarchy "HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|HostSystem_uart_rx_stimulus_source:the_HostSystem_uart_rx_stimulus_source"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "HostSystem_uart:uart|HostSystem_uart_rx:the_HostSystem_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "HostSystem_uart_regs" for hierarchy "HostSystem_uart:uart|HostSystem_uart_regs:the_HostSystem_uart_regs"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:cpu_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "altera_merlin_master_translator:cpu_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:uart_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "altera_merlin_slave_translator:memory_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "altera_merlin_slave_agent:uart_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "altera_avalon_sc_fifo:uart_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "HostSystem_addr_router" for hierarchy "HostSystem_addr_router:addr_router"
Info (12128): Elaborating entity "HostSystem_addr_router_default_decode" for hierarchy "HostSystem_addr_router:addr_router|HostSystem_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "HostSystem_addr_router_001" for hierarchy "HostSystem_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "HostSystem_addr_router_001_default_decode" for hierarchy "HostSystem_addr_router_001:addr_router_001|HostSystem_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "HostSystem_id_router" for hierarchy "HostSystem_id_router:id_router"
Info (12128): Elaborating entity "HostSystem_id_router_default_decode" for hierarchy "HostSystem_id_router:id_router|HostSystem_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "HostSystem_id_router_001" for hierarchy "HostSystem_id_router_001:id_router_001"
Info (12128): Elaborating entity "HostSystem_id_router_001_default_decode" for hierarchy "HostSystem_id_router_001:id_router_001|HostSystem_id_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "HostSystem_cmd_xbar_demux" for hierarchy "HostSystem_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "HostSystem_cmd_xbar_demux_001" for hierarchy "HostSystem_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "HostSystem_cmd_xbar_mux_001" for hierarchy "HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "HostSystem_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "HostSystem_rsp_xbar_mux" for hierarchy "HostSystem_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "HostSystem_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "HostSystem_irq_mapper" for hierarchy "HostSystem_irq_mapper:irq_mapper"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kp14.tdf
    Info (12023): Found entity 1: altsyncram_kp14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sdq1.tdf
    Info (12023): Found entity 1: altsyncram_sdq1
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ppa.tdf
    Info (12023): Found entity 1: decode_ppa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_4kb.tdf
    Info (12023): Found entity 1: mux_4kb
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7ai.tdf
    Info (12023): Found entity 1: cntr_7ai
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf
    Info (12023): Found entity 1: cmpr_6cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u6j.tdf
    Info (12023): Found entity 1: cntr_u6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf
    Info (12023): Found entity 1: cntr_ubi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf
    Info (12023): Found entity 1: cmpr_acc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (144001): Generated suppressed messages file D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/output_files/SimpleNiosII.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 7 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1845 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 1692 logic cells
    Info (21064): Implemented 144 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 639 megabytes
    Info: Processing ended: Mon May 14 22:56:10 2018
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:08


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Biblioteca/Documentos/Arquivos Educação/UTFPR - Ensino superior/7 periodo/Lógica Reconfigurável/ContadorBits/SimpleNiosII/output_files/SimpleNiosII.map.smsg.


