
*** Running vivado
    with args -log Adc3444_TCP_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Adc3444_TCP_wrapper.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Adc3444_TCP_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/TriggerCh'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/ZynqProject_v17/Adc9228_top_axi_v2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado2017.4/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 575.910 ; gain = 281.375
Command: link_design -top Adc3444_TCP_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc3444_TCP_Adc9228_top_0_0.dcp' for cell 'Adc3444_TCP_i/Adc9228_top_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/Adc3444_TCP_TriggerCh_0_2.dcp' for cell 'Adc3444_TCP_i/TriggerCh_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/Adc3444_TCP_TriggerCh_1_0.dcp' for cell 'Adc3444_TCP_i/TriggerCh_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/Adc3444_TCP_TriggerCh_2_0.dcp' for cell 'Adc3444_TCP_i/TriggerCh_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/Adc3444_TCP_TriggerCh_3_1.dcp' for cell 'Adc3444_TCP_i/TriggerCh_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_processing_system7_0_1/Adc3444_TCP_processing_system7_0_1.dcp' for cell 'Adc3444_TCP_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_rst_Adc9228_top_0_10M_2/Adc3444_TCP_rst_Adc9228_top_0_10M_2.dcp' for cell 'Adc3444_TCP_i/rst_Adc9228_top_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_0/Adc3444_TCP_smartconnect_0_0.dcp' for cell 'Adc3444_TCP_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_1/Adc3444_TCP_smartconnect_0_1.dcp' for cell 'Adc3444_TCP_i/smartconnect_1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_2/Adc3444_TCP_smartconnect_0_2.dcp' for cell 'Adc3444_TCP_i/smartconnect_2'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_3/Adc3444_TCP_smartconnect_0_3.dcp' for cell 'Adc3444_TCP_i/smartconnect_3'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_system_ila_0_0/Adc3444_TCP_system_ila_0_0.dcp' for cell 'Adc3444_TCP_i/system_Trig_Ch0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_system_Trig_Ch0_0/Adc3444_TCP_system_Trig_Ch0_0.dcp' for cell 'Adc3444_TCP_i/system_Trig_Ch1'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_system_ila_0_1/Adc3444_TCP_system_ila_0_1.dcp' for cell 'Adc3444_TCP_i/system_ila_axi_periph'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_xlconcat_0_1/Adc3444_TCP_xlconcat_0_1.dcp' for cell 'Adc3444_TCP_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_xbar_0/Adc3444_TCP_xbar_0.dcp' for cell 'Adc3444_TCP_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_auto_pc_0/Adc3444_TCP_auto_pc_0.dcp' for cell 'Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 4648 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkin1_ibufg, from the path connected to top-level port: clk_40m_i 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'Adc3444_TCP_i/Adc9228_top_0/clk_40m_i' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.runs/impl_2/.Xil/Vivado-15880-LAPTOP-7RHB2PA2/dcp3/Adc3444_TCP_Adc9228_top_0_0.edf:300283]
INFO: [Chipscope 16-324] Core: Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins UUID: 8fe4c39f-90bb-57b1-a5c4-4d2ef6d9c45f 
INFO: [Chipscope 16-324] Core: Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins UUID: 0c569d16-a577-5a12-9dbe-bce08218343b 
INFO: [Chipscope 16-324] Core: Adc3444_TCP_i/TriggerCh_0/inst/ila_1_inst UUID: 932535b6-0a3e-5720-9f01-4d9950d9693c 
INFO: [Chipscope 16-324] Core: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0 UUID: 856c713b-da47-5968-9a49-1b8c60a3739b 
INFO: [Chipscope 16-324] Core: Adc3444_TCP_i/TriggerCh_1/inst/ila_1_inst UUID: 4c7c1811-1b16-50f1-ba6a-487967b93bc5 
INFO: [Chipscope 16-324] Core: Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/ila_0 UUID: be9d745e-7623-5516-8222-a76db87b5df7 
INFO: [Chipscope 16-324] Core: Adc3444_TCP_i/TriggerCh_2/inst/ila_1_inst UUID: e012770e-11ad-565c-8b6e-062cde14c3b7 
INFO: [Chipscope 16-324] Core: Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/ila_0 UUID: 934c2b64-f740-585c-9ec5-7393d8c236ec 
INFO: [Chipscope 16-324] Core: Adc3444_TCP_i/TriggerCh_3/inst/ila_1_inst UUID: 2498161e-e71f-5e29-8a19-5d73627ad4c1 
INFO: [Chipscope 16-324] Core: Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/ila_0 UUID: e1870e83-bd55-5f3c-9a54-0d14590980c2 
INFO: [Chipscope 16-324] Core: Adc3444_TCP_i/system_Trig_Ch0/inst/ila_lib UUID: 3be5a574-e0c4-53ca-aaba-ceb1cb6125f2 
INFO: [Chipscope 16-324] Core: Adc3444_TCP_i/system_Trig_Ch1/inst/ila_lib UUID: bf37ecba-0fc6-5274-8a5e-f973d653f77f 
INFO: [Chipscope 16-324] Core: Adc3444_TCP_i/system_ila_axi_periph/inst/ila_lib UUID: a3c3e293-5985-5a0f-888f-429d8070db25 
INFO: [Timing 38-35] Done setting XDC timing constraints.
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_3/clk_wiz_3.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_3/clk_wiz_3.xdc:57]
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_3/clk_wiz_3.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc:57]
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/clk_wiz_2/clk_wiz_2.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_3_1/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_processing_system7_0_1/Adc3444_TCP_processing_system7_0_1.xdc] for cell 'Adc3444_TCP_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_processing_system7_0_1/Adc3444_TCP_processing_system7_0_1.xdc] for cell 'Adc3444_TCP_i/processing_system7_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_0_2/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_1_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/ila_0/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/ila_0/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_0/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_1/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_2/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/ila_1_inst/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_TriggerCh_2_0/ip/ila_1/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/TriggerCh_3/inst/ila_1_inst/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_rst_Adc9228_top_0_10M_2/Adc3444_TCP_rst_Adc9228_top_0_10M_2_board.xdc] for cell 'Adc3444_TCP_i/rst_Adc9228_top_0/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_rst_Adc9228_top_0_10M_2/Adc3444_TCP_rst_Adc9228_top_0_10M_2_board.xdc] for cell 'Adc3444_TCP_i/rst_Adc9228_top_0/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_rst_Adc9228_top_0_10M_2/Adc3444_TCP_rst_Adc9228_top_0_10M_2.xdc] for cell 'Adc3444_TCP_i/rst_Adc9228_top_0/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_rst_Adc9228_top_0_10M_2/Adc3444_TCP_rst_Adc9228_top_0_10M_2.xdc] for cell 'Adc3444_TCP_i/rst_Adc9228_top_0/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Adc3444_TCP_i/system_Trig_Ch0/inst/ila_lib/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Adc3444_TCP_i/system_Trig_Ch0/inst/ila_lib/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/system_Trig_Ch0/inst/ila_lib/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/system_Trig_Ch0/inst/ila_lib/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_0/bd_0/ip/ip_1/bd_ca73_psr_aclk_0_board.xdc] for cell 'Adc3444_TCP_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_0/bd_0/ip/ip_1/bd_ca73_psr_aclk_0_board.xdc] for cell 'Adc3444_TCP_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_0/bd_0/ip/ip_1/bd_ca73_psr_aclk_0.xdc] for cell 'Adc3444_TCP_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_0/bd_0/ip/ip_1/bd_ca73_psr_aclk_0.xdc] for cell 'Adc3444_TCP_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_1/bd_0/ip/ip_1/bd_0ab2_psr_aclk_0_board.xdc] for cell 'Adc3444_TCP_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_1/bd_0/ip/ip_1/bd_0ab2_psr_aclk_0_board.xdc] for cell 'Adc3444_TCP_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_1/bd_0/ip/ip_1/bd_0ab2_psr_aclk_0.xdc] for cell 'Adc3444_TCP_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_1/bd_0/ip/ip_1/bd_0ab2_psr_aclk_0.xdc] for cell 'Adc3444_TCP_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_2/bd_0/ip/ip_1/bd_0bf2_psr_aclk_0_board.xdc] for cell 'Adc3444_TCP_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_2/bd_0/ip/ip_1/bd_0bf2_psr_aclk_0_board.xdc] for cell 'Adc3444_TCP_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_2/bd_0/ip/ip_1/bd_0bf2_psr_aclk_0.xdc] for cell 'Adc3444_TCP_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_2/bd_0/ip/ip_1/bd_0bf2_psr_aclk_0.xdc] for cell 'Adc3444_TCP_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_3/bd_0/ip/ip_1/bd_cb33_psr_aclk_0_board.xdc] for cell 'Adc3444_TCP_i/smartconnect_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_3/bd_0/ip/ip_1/bd_cb33_psr_aclk_0_board.xdc] for cell 'Adc3444_TCP_i/smartconnect_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_3/bd_0/ip/ip_1/bd_cb33_psr_aclk_0.xdc] for cell 'Adc3444_TCP_i/smartconnect_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_3/bd_0/ip/ip_1/bd_cb33_psr_aclk_0.xdc] for cell 'Adc3444_TCP_i/smartconnect_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Adc3444_TCP_i/system_ila_axi_periph/inst/ila_lib/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Adc3444_TCP_i/system_ila_axi_periph/inst/ila_lib/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/system_ila_axi_periph/inst/ila_lib/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_system_ila_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/system_ila_axi_periph/inst/ila_lib/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_system_Trig_Ch0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Adc3444_TCP_i/system_Trig_Ch1/inst/ila_lib/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_system_Trig_Ch0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'Adc3444_TCP_i/system_Trig_Ch1/inst/ila_lib/inst'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_system_Trig_Ch0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/system_Trig_Ch1/inst/ila_lib/inst'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_system_Trig_Ch0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'Adc3444_TCP_i/system_Trig_Ch1/inst/ila_lib/inst'
Parsing XDC File [E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc3444_TCP_Adc9228_top_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_0/Adc3444_TCP_smartconnect_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_1/Adc3444_TCP_smartconnect_0_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_2/Adc3444_TCP_smartconnect_0_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_smartconnect_0_3/Adc3444_TCP_smartconnect_0_3.dcp'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0'
Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0'
Finished Parsing XDC File [e:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.srcs/sources_1/bd/Adc3444_TCP/ip/Adc3444_TCP_Adc9228_top_0_0/Adc9228_top_axi.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.pkt_rd_stg_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/reset_gen_ic.rstblk_ic/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.af_rd_stg_inst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [E:/Vivado2017.4/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2277 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 1904 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 372 instances

50 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:39 ; elapsed = 00:02:11 . Memory (MB): peak = 2035.789 ; gain = 1459.879
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.881 . Memory (MB): peak = 2035.789 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "1aa641ea363707f0".
INFO: [Netlist 29-17] Analyzing 2383 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 2035.789 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 103afedd5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 2035.789 ; gain = 0.000

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 45 inverter(s) to 449 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1603c8c2b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 2056.539 ; gain = 20.750
INFO: [Opt 31-389] Phase Retarget created 559 cells and removed 706 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 28 inverter(s) to 56 load pin(s).
Phase 3 Constant propagation | Checksum: 140abcde6

Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 2056.539 ; gain = 20.750
INFO: [Opt 31-389] Phase Constant propagation created 648 cells and removed 4964 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: b481971c

Time (s): cpu = 00:00:48 ; elapsed = 00:01:10 . Memory (MB): peak = 2056.539 ; gain = 20.750
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 7168 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: b481971c

Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 2056.539 ; gain = 20.750
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: b481971c

Time (s): cpu = 00:00:53 ; elapsed = 00:01:15 . Memory (MB): peak = 2056.539 ; gain = 20.750
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 2056.539 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 127acc97e

Time (s): cpu = 00:00:55 ; elapsed = 00:01:17 . Memory (MB): peak = 2056.539 ; gain = 20.750

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.022 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 10 BRAM(s) out of a total of 133 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 4 WE to EN ports
Number of BRAM Ports augmented: 145 newly gated: 4 Total Ports: 266
Ending PowerOpt Patch Enables Task | Checksum: 18073641f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2976.297 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18073641f

Time (s): cpu = 00:01:02 ; elapsed = 00:00:32 . Memory (MB): peak = 2976.297 ; gain = 919.758
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:05 ; elapsed = 00:01:56 . Memory (MB): peak = 2976.297 ; gain = 940.508
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2976.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.runs/impl_2/Adc3444_TCP_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.297 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Adc3444_TCP_wrapper_drc_opted.rpt -pb Adc3444_TCP_wrapper_drc_opted.pb -rpx Adc3444_TCP_wrapper_drc_opted.rpx
Command: report_drc -file Adc3444_TCP_wrapper_drc_opted.rpt -pb Adc3444_TCP_wrapper_drc_opted.pb -rpx Adc3444_TCP_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.runs/impl_2/Adc3444_TCP_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2976.297 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHA_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHA_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHB_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHB_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHC_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHC_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHD_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHD_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port DCO_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port DCO_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port FCO_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port FCO_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]) which is driven by a register (Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/counting_d1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]) which is driven by a register (Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/counting_d1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]) which is driven by a register (Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch1_generate_vaild_ins/counting_d1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]) which is driven by a register (Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch1_generate_vaild_ins/counting_d1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]) which is driven by a register (Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/counting_d1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]) which is driven by a register (Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/counting_d1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]) which is driven by a register (Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/counting_d1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]) which is driven by a register (Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/counting_d1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[0] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[1] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[2] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[3] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[4] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[5] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[6] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[7] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1/WEBWE[4] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1/WEBWE[5] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1/WEBWE[6] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1/WEBWE[7] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[0] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[1] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[2] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[3] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[0] (net: Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[1] (net: Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[2] (net: Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[3] (net: Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[0] (net: Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[1] (net: Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[2] (net: Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[3] (net: Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[0] (net: Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[1] (net: Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[2] (net: Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[3] (net: Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 49 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.180 . Memory (MB): peak = 2976.297 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9d3cfcb5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.198 . Memory (MB): peak = 2976.297 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.176 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1687b32ec

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25774f615

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25774f615

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2976.297 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 25774f615

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16090b644

Time (s): cpu = 00:01:54 ; elapsed = 00:01:19 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16090b644

Time (s): cpu = 00:01:55 ; elapsed = 00:01:19 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16b0e0574

Time (s): cpu = 00:02:06 ; elapsed = 00:01:27 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c1420066

Time (s): cpu = 00:02:07 ; elapsed = 00:01:27 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dacb5f56

Time (s): cpu = 00:02:07 ; elapsed = 00:01:28 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1dacb5f56

Time (s): cpu = 00:02:07 ; elapsed = 00:01:28 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1fb2d30f2

Time (s): cpu = 00:02:07 ; elapsed = 00:01:28 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 164e8a808

Time (s): cpu = 00:02:29 ; elapsed = 00:01:52 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 17c667932

Time (s): cpu = 00:02:31 ; elapsed = 00:01:54 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 17202bab1

Time (s): cpu = 00:02:32 ; elapsed = 00:01:55 . Memory (MB): peak = 2976.297 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 17202bab1

Time (s): cpu = 00:02:32 ; elapsed = 00:01:55 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21af3c75b

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 21af3c75b

Time (s): cpu = 00:02:51 ; elapsed = 00:02:08 . Memory (MB): peak = 2976.297 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.004. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c012e119

Time (s): cpu = 00:03:09 ; elapsed = 00:02:19 . Memory (MB): peak = 2976.297 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c012e119

Time (s): cpu = 00:03:10 ; elapsed = 00:02:20 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c012e119

Time (s): cpu = 00:03:11 ; elapsed = 00:02:20 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c012e119

Time (s): cpu = 00:03:11 ; elapsed = 00:02:21 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a5a328c5

Time (s): cpu = 00:03:11 ; elapsed = 00:02:21 . Memory (MB): peak = 2976.297 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a5a328c5

Time (s): cpu = 00:03:12 ; elapsed = 00:02:22 . Memory (MB): peak = 2976.297 ; gain = 0.000
Ending Placer Task | Checksum: 10f53ea2b

Time (s): cpu = 00:03:12 ; elapsed = 00:02:22 . Memory (MB): peak = 2976.297 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:18 ; elapsed = 00:02:27 . Memory (MB): peak = 2976.297 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2976.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.runs/impl_2/Adc3444_TCP_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 2976.297 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file Adc3444_TCP_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2976.297 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Adc3444_TCP_wrapper_utilization_placed.rpt -pb Adc3444_TCP_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.730 . Memory (MB): peak = 2976.297 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Adc3444_TCP_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 2976.297 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHA_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHA_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHB_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHB_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHC_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHC_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHD_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHD_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port DCO_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port DCO_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port FCO_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port FCO_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9799cac8 ConstDB: 0 ShapeSum: 77ba1f63 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11160e3c9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 2976.297 ; gain = 0.000
Post Restoration Checksum: NetGraph: 7a10226c NumContArr: 9750c15d Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11160e3c9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:26 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11160e3c9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11160e3c9

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 2976.297 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 197319ca9

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 2976.297 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.069 | TNS=-0.080 | WHS=-1.477 | THS=-2063.183|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: fcc6c6df

Time (s): cpu = 00:01:21 ; elapsed = 00:00:53 . Memory (MB): peak = 2976.297 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.069 | TNS=-0.079 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 17300091e

Time (s): cpu = 00:01:22 ; elapsed = 00:00:53 . Memory (MB): peak = 2976.297 ; gain = 0.000
Phase 2 Router Initialization | Checksum: e26618d0

Time (s): cpu = 00:01:22 ; elapsed = 00:00:53 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1cb3574f7

Time (s): cpu = 00:01:43 ; elapsed = 00:01:04 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6680
 Number of Nodes with overlaps = 467
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.709 | TNS=-7.497 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19f7971bd

Time (s): cpu = 00:05:03 ; elapsed = 00:03:02 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.630 | TNS=-8.078 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16acedd66

Time (s): cpu = 00:08:50 ; elapsed = 00:05:38 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 7
Phase 4.3 Global Iteration 2 | Checksum: f961c5f1

Time (s): cpu = 00:09:03 ; elapsed = 00:05:46 . Memory (MB): peak = 2976.297 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: f961c5f1

Time (s): cpu = 00:09:03 ; elapsed = 00:05:46 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11a078e34

Time (s): cpu = 00:09:07 ; elapsed = 00:05:49 . Memory (MB): peak = 2976.297 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.630 | TNS=-8.078 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: f0606ddf

Time (s): cpu = 00:09:08 ; elapsed = 00:05:50 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: f0606ddf

Time (s): cpu = 00:09:08 ; elapsed = 00:05:50 . Memory (MB): peak = 2976.297 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: f0606ddf

Time (s): cpu = 00:09:09 ; elapsed = 00:05:50 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 124fbb0ed

Time (s): cpu = 00:09:13 ; elapsed = 00:05:53 . Memory (MB): peak = 2976.297 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.630 | TNS=-8.078 | WHS=-1.722 | THS=-7.812 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1a9cc4b5d

Time (s): cpu = 00:09:18 ; elapsed = 00:05:57 . Memory (MB): peak = 2976.297 ; gain = 0.000
Phase 6.1 Hold Fix Iter | Checksum: 1a9cc4b5d

Time (s): cpu = 00:09:18 ; elapsed = 00:05:57 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.801 | TNS=-12.335| WHS=-1.722 | THS=-7.615 |

Phase 6.2 Additional Hold Fix | Checksum: 2488cd6af

Time (s): cpu = 00:09:26 ; elapsed = 00:06:03 . Memory (MB): peak = 2976.297 ; gain = 0.000
WARNING: [Route 35-468] The router encountered 39 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
	Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
	Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
	Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
	Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probeDelay1[9]_i_1/I1
	Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
	Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probeDelay1[6]_i_1/I1
	Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probeDelay1[5]_i_1/I1
	Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probeDelay1[4]_i_1/I1
	Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
	.. and 29 more pins.

Phase 6 Post Hold Fix | Checksum: fe5ff7c0

Time (s): cpu = 00:09:31 ; elapsed = 00:06:07 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.8023 %
  Global Horizontal Routing Utilization  = 18.1085 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
Phase 7 Route finalize | Checksum: d85f1e16

Time (s): cpu = 00:09:31 ; elapsed = 00:06:07 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d85f1e16

Time (s): cpu = 00:09:32 ; elapsed = 00:06:07 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 83fbca51

Time (s): cpu = 00:09:36 ; elapsed = 00:06:11 . Memory (MB): peak = 2976.297 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: b1e6df0e

Time (s): cpu = 00:09:41 ; elapsed = 00:06:15 . Memory (MB): peak = 2976.297 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.801 | TNS=-12.335| WHS=-1.722 | THS=-7.615 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: b1e6df0e

Time (s): cpu = 00:09:41 ; elapsed = 00:06:15 . Memory (MB): peak = 2976.297 ; gain = 0.000
WARNING: [Route 35-419] Router was unable to fix hold violation on pin Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/probeDelay1[0]_i_1/I1 driven by global clock buffer BUFGCTRL_X0Y16.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probeDelay1[0]_i_1__2/I1 driven by global clock buffer BUFGCTRL_X0Y16.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D driven by global clock buffer BUFGCTRL_X0Y16.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D driven by global clock buffer BUFGCTRL_X0Y16.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-419] Router was unable to fix hold violation on pin Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probeDelay1[0]_i_1__1/I1 driven by global clock buffer BUFGCTRL_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-424] Router was unable to fix hold violation on pin Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/I driven by MMCM site MMCME2_ADV_X1Y1.
Resolution: Run report_timing_summary to analyze the hold violations.
WARNING: [Route 35-424] Router was unable to fix hold violation on pin Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/I driven by MMCM site MMCME2_ADV_X0Y0.
Resolution: Run report_timing_summary to analyze the hold violations.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:41 ; elapsed = 00:06:15 . Memory (MB): peak = 2976.297 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
123 Infos, 73 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:50 ; elapsed = 00:06:20 . Memory (MB): peak = 2976.297 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2976.297 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.runs/impl_2/Adc3444_TCP_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:18 . Memory (MB): peak = 2976.297 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file Adc3444_TCP_wrapper_drc_routed.rpt -pb Adc3444_TCP_wrapper_drc_routed.pb -rpx Adc3444_TCP_wrapper_drc_routed.rpx
Command: report_drc -file Adc3444_TCP_wrapper_drc_routed.rpt -pb Adc3444_TCP_wrapper_drc_routed.pb -rpx Adc3444_TCP_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.runs/impl_2/Adc3444_TCP_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2976.297 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file Adc3444_TCP_wrapper_methodology_drc_routed.rpt -pb Adc3444_TCP_wrapper_methodology_drc_routed.pb -rpx Adc3444_TCP_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Adc3444_TCP_wrapper_methodology_drc_routed.rpt -pb Adc3444_TCP_wrapper_methodology_drc_routed.pb -rpx Adc3444_TCP_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/ZynqProject_v17/Adc9228_TCP_System_v3/Adc3444_TCP_main.runs/impl_2/Adc3444_TCP_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:46 ; elapsed = 00:00:26 . Memory (MB): peak = 2976.297 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file Adc3444_TCP_wrapper_power_routed.rpt -pb Adc3444_TCP_wrapper_power_summary_routed.pb -rpx Adc3444_TCP_wrapper_power_routed.rpx
Command: report_power -file Adc3444_TCP_wrapper_power_routed.rpt -pb Adc3444_TCP_wrapper_power_summary_routed.pb -rpx Adc3444_TCP_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
135 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 3112.340 ; gain = 136.043
INFO: [runtcl-4] Executing : report_route_status -file Adc3444_TCP_wrapper_route_status.rpt -pb Adc3444_TCP_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Adc3444_TCP_wrapper_timing_summary_routed.rpt -rpx Adc3444_TCP_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Adc3444_TCP_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Adc3444_TCP_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3169.684 ; gain = 3.371
WARNING: [Memdata 28-167] Found XPM memory block Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Adc3444_TCP_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Adc3444_TCP_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
WARNING: [Memdata 28-167] Found XPM memory block Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force Adc3444_TCP_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHA_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHA_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHB_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHB_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHC_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHC_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHD_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port CHD_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port DCO_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port DCO_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port FCO_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC PORTPROP-2] selectio_diff_term: The port FCO_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL18_I does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]) which is driven by a register (Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/counting_d1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]) which is driven by a register (Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/counting_d1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]) which is driven by a register (Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch1_generate_vaild_ins/counting_d1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]) which is driven by a register (Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch1_generate_vaild_ins/counting_d1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]) which is driven by a register (Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/counting_d1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]) which is driven by a register (Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/counting_d1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN (net: Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]) which is driven by a register (Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/counting_d1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0] (net: Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/WEA[0]) which is driven by a register (Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/counting_d1_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[0] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[1] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[2] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[3] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[4] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[5] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[6] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0/WEBWE[7] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1/WEBWE[4] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1/WEBWE[5] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1/WEBWE[6] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1/WEBWE[7] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[0] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[1] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[2] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[3] (net: Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[0] (net: Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[1] (net: Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[2] (net: Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[3] (net: Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[0] (net: Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[1] (net: Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[2] (net: Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[3] (net: Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[0] (net: Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[1] (net: Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[2] (net: Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1 has an input control pin Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1/WEBWE[3] (net: Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/wr_ptr_next113_out) which is driven by a register (Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 109 net(s) have no routable loads. The problem bus(es) and/or net(s) are Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D, Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D, Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D, Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0]... and (the first 15 of 107 listed).
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (Adc3444_TCP_i/TriggerCh_2/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/fifo_inst_1/fifo_inst/mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 50 Warnings, 16 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Adc3444_TCP_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
168 Infos, 139 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:20 ; elapsed = 00:01:00 . Memory (MB): peak = 3648.875 ; gain = 479.191
INFO: [Common 17-206] Exiting Vivado at Thu Sep  7 23:13:34 2023...
