# gf180mcu_ic_0p5x0p5_sram_u8b3k

GF180MCU 0.5x0.5 SRAM Test Chip - 3KB unified 8-bit bus
Generated by sram-forge for GF180MCU PDK.

## Overview

| Parameter | Value |
|-----------|-------|
| Total Capacity | 3072 words x 8 bits |
| Total Size | 3072 bytes (24576 bits) |
| Address Width | 12 bits |
| Data Width | 8 bits |
| SRAM Macros | 6 x pdk |
| Clock Frequency | 164.6 MHz |
## Memory Architecture

This design uses 6 SRAM macros arranged in a 2 x 3 grid:
- Each SRAM: 512 words x 8 bits
- Total addressable: 3072 words (0x0000 - 0x0BFF)

## Interface

The chip uses a unified bus interface with active-low control signals.

### Signal Summary

| Signal | Direction | Width | Description |
|--------|-----------|-------|-------------|
| clk | Input | 1 | System clock |
| rst_n | Input | 1 | Active-low reset |
| ce_n | Input | 1 | Active-low chip enable |
| we_n | Input | 1 | Active-low write enable |
| addr | Input | 12 | Address bus |
| din | Input | 8 | Write data |
| dout | Output | 8 | Read data |

## Usage

### Write Operation

To write data to the SRAM:
1. Set `addr` to the target address
2. Set `din` to the data value
3. Assert `ce_n` low (0)
4. Assert `we_n` low (0)
5. Wait for rising clock edge
6. Deassert control signals

### Read Operation

To read data from the SRAM:
1. Set `addr` to the target address
2. Assert `ce_n` low (0)
3. Keep `we_n` high (1) for read mode
4. Wait for rising clock edge
5. Read data from `dout` on the next clock cycle
6. Deassert control signals

## Files

| File | Description |
|------|-------------|
| `src/gf180mcu_ic_0p5x0p5_sram_u8b3k_sram_array.sv` | SRAM array with address decoding |
| `src/gf180mcu_ic_0p5x0p5_sram_u8b3k_core.sv` | Core logic with interface |
| `src/gf180mcu_ic_0p5x0p5_sram_u8b3k_top.sv` | Top-level with IO mapping |
| `config.yaml` | LibreLane configuration |
| `pdn_cfg.tcl` | Power distribution network |
| `gf180mcu_ic_0p5x0p5_sram_u8b3k_top.sdc` | Timing constraints |
| `cocotb/test_sram.py` | Verification testbench |

## Implementation Notes

- Target technology: GF180MCU
- SRAM source: pdk
- Core utilization: 72.5%

## License

Generated by sram-forge. See project license for terms.