Classic Timing Analyzer report for DigCom32
Tue Mar 24 22:04:15 2009
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. Clock Setup: 'clockStepMode'
  7. Clock Setup: 'instructionStepMode'
  8. Clock Hold: 'clk'
  9. Clock Hold: 'clockStepMode'
 10. tsu
 11. tco
 12. tpd
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+
; Type                               ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                           ; To                                                                                                              ; From Clock          ; To Clock            ; Failed Paths ;
+------------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+
; Worst-case tsu                     ; N/A                                      ; None          ; 7.029 ns                                       ; instructionStepMode                                            ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr                                                  ; --                  ; clk                 ; 0            ;
; Worst-case tco                     ; N/A                                      ; None          ; 29.496 ns                                      ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[25]                                                                                                 ; clk                 ; --                  ; 0            ;
; Worst-case tpd                     ; N/A                                      ; None          ; 14.666 ns                                      ; reset_in                                                       ; SelectedReg[15]                                                                                                 ; --                  ; --                  ; 0            ;
; Worst-case th                      ; N/A                                      ; None          ; 6.743 ns                                       ; keyIn[13]                                                      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]                                                       ; --                  ; clk                 ; 0            ;
; Clock Setup: 'clk'                 ; N/A                                      ; None          ; 19.80 MHz ( period = 50.508 ns )               ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]       ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0 ; clk                 ; clk                 ; 0            ;
; Clock Setup: 'clockStepMode'       ; N/A                                      ; None          ; 32.98 MHz ( period = 30.320 ns )               ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]       ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]                                                              ; clockStepMode       ; clockStepMode       ; 0            ;
; Clock Setup: 'instructionStepMode' ; N/A                                      ; None          ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]       ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4]                                                        ; instructionStepMode ; instructionStepMode ; 0            ;
; Clock Hold: 'clk'                  ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2          ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15]                                                             ; clk                 ; clk                 ; 1098         ;
; Clock Hold: 'clockStepMode'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]                                                        ; clockStepMode       ; clockStepMode       ; 6            ;
; Total number of failed paths       ;                                          ;               ;                                                ;                                                                ;                                                                                                                 ;                     ;                     ; 1104         ;
+------------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C4F324C7        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                 ;
+---------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name     ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+---------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk                 ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clockStepMode       ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; instructionStepMode ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; reset_in            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+---------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                          ; To                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 19.80 MHz ( period = 50.508 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 11.735 ns               ;
; N/A                                     ; 19.88 MHz ( period = 50.302 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 11.632 ns               ;
; N/A                                     ; 19.91 MHz ( period = 50.224 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 11.593 ns               ;
; N/A                                     ; 20.02 MHz ( period = 49.962 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 11.462 ns               ;
; N/A                                     ; 20.03 MHz ( period = 49.922 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 11.442 ns               ;
; N/A                                     ; 20.09 MHz ( period = 49.766 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 11.364 ns               ;
; N/A                                     ; 20.10 MHz ( period = 49.756 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a7~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 11.384 ns               ;
; N/A                                     ; 20.12 MHz ( period = 49.690 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 11.326 ns               ;
; N/A                                     ; 20.18 MHz ( period = 49.558 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 11.306 ns               ;
; N/A                                     ; 20.21 MHz ( period = 49.472 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a7~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 11.242 ns               ;
; N/A                                     ; 20.30 MHz ( period = 49.268 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a14~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 11.115 ns               ;
; N/A                                     ; 20.30 MHz ( period = 49.254 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a13~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 11.137 ns               ;
; N/A                                     ; 20.32 MHz ( period = 49.216 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a13~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 11.118 ns               ;
; N/A                                     ; 20.32 MHz ( period = 49.210 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a7~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 11.111 ns               ;
; N/A                                     ; 20.32 MHz ( period = 49.208 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 11.131 ns               ;
; N/A                                     ; 20.33 MHz ( period = 49.178 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 11.116 ns               ;
; N/A                                     ; 20.35 MHz ( period = 49.152 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a5~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 11.102 ns               ;
; N/A                                     ; 20.38 MHz ( period = 49.074 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a5~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 11.063 ns               ;
; N/A                                     ; 20.40 MHz ( period = 49.022 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 11.038 ns               ;
; N/A                                     ; 20.41 MHz ( period = 48.990 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 10.976 ns               ;
; N/A                                     ; 20.41 MHz ( period = 48.984 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a14~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 10.973 ns               ;
; N/A                                     ; 20.43 MHz ( period = 48.938 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a7~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.975 ns               ;
; N/A                                     ; 20.44 MHz ( period = 48.920 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a13~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 10.970 ns               ;
; N/A                                     ; 20.47 MHz ( period = 48.848 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a13~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 10.934 ns               ;
; N/A                                     ; 20.50 MHz ( period = 48.772 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a5~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.912 ns               ;
; N/A                                     ; 20.52 MHz ( period = 48.722 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a14~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 10.842 ns               ;
; N/A                                     ; 20.57 MHz ( period = 48.616 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a5~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.834 ns               ;
; N/A                                     ; 20.64 MHz ( period = 48.450 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a14~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 10.706 ns               ;
; N/A                                     ; 20.66 MHz ( period = 48.410 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.686 ns               ;
; N/A                                     ; 20.67 MHz ( period = 48.384 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[1]                                                       ; clk        ; clk      ; None                        ; None                      ; 10.737 ns               ;
; N/A                                     ; 20.77 MHz ( period = 48.150 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[7]                                                       ; clk        ; clk      ; None                        ; None                      ; 10.620 ns               ;
; N/A                                     ; 20.81 MHz ( period = 48.056 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.509 ns               ;
; N/A                                     ; 20.82 MHz ( period = 48.030 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.496 ns               ;
; N/A                                     ; 20.83 MHz ( period = 48.018 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[6]                                                       ; clk        ; clk      ; None                        ; None                      ; 10.554 ns               ;
; N/A                                     ; 20.83 MHz ( period = 48.004 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[1]                                                       ; clk        ; clk      ; None                        ; None                      ; 10.547 ns               ;
; N/A                                     ; 20.85 MHz ( period = 47.968 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a9~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.470 ns               ;
; N/A                                     ; 20.85 MHz ( period = 47.958 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a15~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 10.505 ns               ;
; N/A                                     ; 20.89 MHz ( period = 47.874 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.418 ns               ;
; N/A                                     ; 20.89 MHz ( period = 47.868 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a3~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.460 ns               ;
; N/A                                     ; 20.89 MHz ( period = 47.866 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[7]                                                       ; clk        ; clk      ; None                        ; None                      ; 10.478 ns               ;
; N/A                                     ; 20.90 MHz ( period = 47.848 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[1]                                                       ; clk        ; clk      ; None                        ; None                      ; 10.469 ns               ;
; N/A                                     ; 20.91 MHz ( period = 47.816 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a1~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.389 ns               ;
; N/A                                     ; 20.92 MHz ( period = 47.804 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 10.428 ns               ;
; N/A                                     ; 20.94 MHz ( period = 47.760 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a3~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.406 ns               ;
; N/A                                     ; 20.97 MHz ( period = 47.684 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a9~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.328 ns               ;
; N/A                                     ; 20.98 MHz ( period = 47.674 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a15~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 10.363 ns               ;
; N/A                                     ; 20.98 MHz ( period = 47.664 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[6]                                                       ; clk        ; clk      ; None                        ; None                      ; 10.377 ns               ;
; N/A                                     ; 20.99 MHz ( period = 47.638 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[6]                                                       ; clk        ; clk      ; None                        ; None                      ; 10.364 ns               ;
; N/A                                     ; 21.01 MHz ( period = 47.604 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[7]                                                       ; clk        ; clk      ; None                        ; None                      ; 10.347 ns               ;
; N/A                                     ; 21.04 MHz ( period = 47.520 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 10.286 ns               ;
; N/A                                     ; 21.06 MHz ( period = 47.488 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a3~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.270 ns               ;
; N/A                                     ; 21.06 MHz ( period = 47.482 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[6]                                                       ; clk        ; clk      ; None                        ; None                      ; 10.286 ns               ;
; N/A                                     ; 21.08 MHz ( period = 47.436 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a1~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.199 ns               ;
; N/A                                     ; 21.09 MHz ( period = 47.422 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a9~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.197 ns               ;
; N/A                                     ; 21.09 MHz ( period = 47.412 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a15~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 10.232 ns               ;
; N/A                                     ; 21.11 MHz ( period = 47.382 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[1]                                                       ; clk        ; clk      ; None                        ; None                      ; 10.236 ns               ;
; N/A                                     ; 21.13 MHz ( period = 47.332 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[7]                                                       ; clk        ; clk      ; None                        ; None                      ; 10.211 ns               ;
; N/A                                     ; 21.13 MHz ( period = 47.332 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a3~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.192 ns               ;
; N/A                                     ; 21.15 MHz ( period = 47.280 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a1~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.121 ns               ;
; N/A                                     ; 21.16 MHz ( period = 47.258 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 10.155 ns               ;
; N/A                                     ; 21.18 MHz ( period = 47.204 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a4~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.128 ns               ;
; N/A                                     ; 21.19 MHz ( period = 47.182 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.097 ns               ;
; N/A                                     ; 21.21 MHz ( period = 47.150 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a9~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.061 ns               ;
; N/A                                     ; 21.21 MHz ( period = 47.140 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a15~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 10.096 ns               ;
; N/A                                     ; 21.22 MHz ( period = 47.120 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[5]                                                       ; clk        ; clk      ; None                        ; None                      ; 10.105 ns               ;
; N/A                                     ; 21.26 MHz ( period = 47.042 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[5]                                                       ; clk        ; clk      ; None                        ; None                      ; 10.066 ns               ;
; N/A                                     ; 21.28 MHz ( period = 46.986 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 10.019 ns               ;
; N/A                                     ; 21.36 MHz ( period = 46.824 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a4~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 9.938 ns                ;
; N/A                                     ; 21.36 MHz ( period = 46.814 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a1~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 9.888 ns                ;
; N/A                                     ; 21.37 MHz ( period = 46.802 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 9.907 ns                ;
; N/A                                     ; 21.39 MHz ( period = 46.740 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[5]                                                       ; clk        ; clk      ; None                        ; None                      ; 9.915 ns                ;
; N/A                                     ; 21.43 MHz ( period = 46.668 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a4~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 9.860 ns                ;
; N/A                                     ; 21.44 MHz ( period = 46.646 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 9.829 ns                ;
; N/A                                     ; 21.47 MHz ( period = 46.584 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[5]                                                       ; clk        ; clk      ; None                        ; None                      ; 9.837 ns                ;
; N/A                                     ; 21.51 MHz ( period = 46.498 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a4~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 9.775 ns                ;
; N/A                                     ; 21.65 MHz ( period = 46.186 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[2]                                                       ; clk        ; clk      ; None                        ; None                      ; 9.638 ns                ;
; N/A                                     ; 21.79 MHz ( period = 45.902 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[2]                                                       ; clk        ; clk      ; None                        ; None                      ; 9.496 ns                ;
; N/A                                     ; 21.90 MHz ( period = 45.662 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 9.337 ns                ;
; N/A                                     ; 21.91 MHz ( period = 45.640 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[2]                                                       ; clk        ; clk      ; None                        ; None                      ; 9.365 ns                ;
; N/A                                     ; 22.04 MHz ( period = 45.368 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[2]                                                       ; clk        ; clk      ; None                        ; None                      ; 9.229 ns                ;
; N/A                                     ; 22.18 MHz ( period = 45.086 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[0]                                                       ; clk        ; clk      ; None                        ; None                      ; 9.088 ns                ;
; N/A                                     ; 22.23 MHz ( period = 44.978 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[3]                                                       ; clk        ; clk      ; None                        ; None                      ; 9.034 ns                ;
; N/A                                     ; 22.26 MHz ( period = 44.916 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[4]                                                       ; clk        ; clk      ; None                        ; None                      ; 9.003 ns                ;
; N/A                                     ; 22.29 MHz ( period = 44.870 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[3]                                                       ; clk        ; clk      ; None                        ; None                      ; 8.980 ns                ;
; N/A                                     ; 22.37 MHz ( period = 44.706 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[0]                                                       ; clk        ; clk      ; None                        ; None                      ; 8.898 ns                ;
; N/A                                     ; 22.42 MHz ( period = 44.598 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[3]                                                       ; clk        ; clk      ; None                        ; None                      ; 8.844 ns                ;
; N/A                                     ; 22.45 MHz ( period = 44.550 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[0]                                                       ; clk        ; clk      ; None                        ; None                      ; 8.820 ns                ;
; N/A                                     ; 22.45 MHz ( period = 44.536 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[4]                                                       ; clk        ; clk      ; None                        ; None                      ; 8.813 ns                ;
; N/A                                     ; 22.48 MHz ( period = 44.478 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a12~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 8.720 ns                ;
; N/A                                     ; 22.50 MHz ( period = 44.442 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[3]                                                       ; clk        ; clk      ; None                        ; None                      ; 8.766 ns                ;
; N/A                                     ; 22.53 MHz ( period = 44.380 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[4]                                                       ; clk        ; clk      ; None                        ; None                      ; 8.735 ns                ;
; N/A                                     ; 22.62 MHz ( period = 44.210 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[4]                                                       ; clk        ; clk      ; None                        ; None                      ; 8.650 ns                ;
; N/A                                     ; 22.63 MHz ( period = 44.194 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a12~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 8.578 ns                ;
; N/A                                     ; 22.76 MHz ( period = 43.932 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a12~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 8.447 ns                ;
; N/A                                     ; 22.90 MHz ( period = 43.660 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a12~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 8.311 ns                ;
; N/A                                     ; 22.95 MHz ( period = 43.566 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[0]                                                       ; clk        ; clk      ; None                        ; None                      ; 8.328 ns                ;
; N/A                                     ; 23.60 MHz ( period = 42.376 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.806 ns               ;
; N/A                                     ; 24.02 MHz ( period = 41.624 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a7~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.455 ns               ;
; N/A                                     ; 24.31 MHz ( period = 41.136 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a14~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 10.186 ns               ;
; N/A                                     ; 24.35 MHz ( period = 41.076 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.202 ns               ;
; N/A                                     ; 24.42 MHz ( period = 40.942 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a5~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 10.134 ns               ;
; N/A                                     ; 24.48 MHz ( period = 40.858 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 10.047 ns               ;
; N/A                                     ; 24.56 MHz ( period = 40.716 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a13~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 10.005 ns               ;
; N/A                                     ; 24.99 MHz ( period = 40.018 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[7]                                                       ; clk        ; clk      ; None                        ; None                      ; 9.691 ns                ;
; N/A                                     ; 25.05 MHz ( period = 39.924 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 9.580 ns                ;
; N/A                                     ; 25.10 MHz ( period = 39.836 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a9~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 9.541 ns                ;
; N/A                                     ; 25.11 MHz ( period = 39.826 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a15~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 9.576 ns                ;
; N/A                                     ; 25.21 MHz ( period = 39.672 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 9.499 ns                ;
; N/A                                     ; 25.23 MHz ( period = 39.628 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a3~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 9.477 ns                ;
; N/A                                     ; 25.30 MHz ( period = 39.532 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[6]                                                       ; clk        ; clk      ; None                        ; None                      ; 9.448 ns                ;
; N/A                                     ; 25.48 MHz ( period = 39.250 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[1]                                                       ; clk        ; clk      ; None                        ; None                      ; 9.307 ns                ;
; N/A                                     ; 25.70 MHz ( period = 38.910 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[5]                                                       ; clk        ; clk      ; None                        ; None                      ; 9.137 ns                ;
; N/A                                     ; 25.85 MHz ( period = 38.682 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a1~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.959 ns                ;
; N/A                                     ; 26.06 MHz ( period = 38.366 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a4~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.846 ns                ;
; N/A                                     ; 26.07 MHz ( period = 38.356 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr                                                   ; clk        ; clk      ; None                        ; None                      ; 5.743 ns                ;
; N/A                                     ; 26.10 MHz ( period = 38.320 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr                                                   ; clk        ; clk      ; None                        ; None                      ; 5.725 ns                ;
; N/A                                     ; 26.20 MHz ( period = 38.170 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a12~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 8.703 ns                ;
; N/A                                     ; 26.28 MHz ( period = 38.054 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[2]                                                       ; clk        ; clk      ; None                        ; None                      ; 8.709 ns                ;
; N/A                                     ; 26.30 MHz ( period = 38.024 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr                                                   ; clk        ; clk      ; None                        ; None                      ; 5.577 ns                ;
; N/A                                     ; 26.64 MHz ( period = 37.536 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr                                                   ; clk        ; clk      ; None                        ; None                      ; 5.333 ns                ;
; N/A                                     ; 26.65 MHz ( period = 37.530 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.408 ns                ;
; N/A                                     ; 27.22 MHz ( period = 36.738 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[3]                                                       ; clk        ; clk      ; None                        ; None                      ; 8.051 ns                ;
; N/A                                     ; 27.72 MHz ( period = 36.078 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[4]                                                       ; clk        ; clk      ; None                        ; None                      ; 7.721 ns                ;
; N/A                                     ; 28.22 MHz ( period = 35.434 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[0]                                                       ; clk        ; clk      ; None                        ; None                      ; 7.399 ns                ;
; N/A                                     ; 28.91 MHz ( period = 34.588 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a15~porta_we_reg      ; clk        ; clk      ; None                        ; None                      ; 6.957 ns                ;
; N/A                                     ; 28.92 MHz ( period = 34.582 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a5~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 6.954 ns                ;
; N/A                                     ; 29.27 MHz ( period = 34.162 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgo                                                             ; clk        ; clk      ; None                        ; None                      ; 3.606 ns                ;
; N/A                                     ; 29.52 MHz ( period = 33.878 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgo                                                             ; clk        ; clk      ; None                        ; None                      ; 3.464 ns                ;
; N/A                                     ; 29.75 MHz ( period = 33.616 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgo                                                             ; clk        ; clk      ; None                        ; None                      ; 3.333 ns                ;
; N/A                                     ; 29.89 MHz ( period = 33.458 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a3~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 6.392 ns                ;
; N/A                                     ; 29.89 MHz ( period = 33.456 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a4~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 29.90 MHz ( period = 33.448 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_we_reg      ; clk        ; clk      ; None                        ; None                      ; 6.387 ns                ;
; N/A                                     ; 29.91 MHz ( period = 33.436 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 6.382 ns                ;
; N/A                                     ; 29.99 MHz ( period = 33.344 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgo                                                             ; clk        ; clk      ; None                        ; None                      ; 3.197 ns                ;
; N/A                                     ; 30.22 MHz ( period = 33.086 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a1~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 6.161 ns                ;
; N/A                                     ; 30.89 MHz ( period = 32.378 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.812 ns               ;
; N/A                                     ; 30.92 MHz ( period = 32.340 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.793 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.328 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 5.782 ns                ;
; N/A                                     ; 30.97 MHz ( period = 32.292 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a12~porta_we_reg      ; clk        ; clk      ; None                        ; None                      ; 5.764 ns                ;
; N/A                                     ; 30.98 MHz ( period = 32.282 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a14~porta_we_reg      ; clk        ; clk      ; None                        ; None                      ; 5.759 ns                ;
; N/A                                     ; 30.98 MHz ( period = 32.276 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a9~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 5.761 ns                ;
; N/A                                     ; 30.99 MHz ( period = 32.272 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_we_reg      ; clk        ; clk      ; None                        ; None                      ; 5.754 ns                ;
; N/A                                     ; 31.00 MHz ( period = 32.258 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a0~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 5.772 ns                ;
; N/A                                     ; 31.00 MHz ( period = 32.254 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a7~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 5.770 ns                ;
; N/A                                     ; 31.02 MHz ( period = 32.242 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a13~porta_we_reg      ; clk        ; clk      ; None                        ; None                      ; 5.768 ns                ;
; N/A                                     ; 31.21 MHz ( period = 32.044 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.645 ns               ;
; N/A                                     ; 31.42 MHz ( period = 31.826 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.516 ns               ;
; N/A                                     ; 31.46 MHz ( period = 31.788 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.497 ns               ;
; N/A                                     ; 31.69 MHz ( period = 31.554 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.400 ns               ;
; N/A                                     ; 31.75 MHz ( period = 31.492 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.349 ns               ;
; N/A                                     ; 32.13 MHz ( period = 31.120 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.163 ns               ;
; N/A                                     ; 32.14 MHz ( period = 31.114 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[14]                                                              ; clk        ; clk      ; None                        ; None                      ; 11.161 ns               ;
; N/A                                     ; 32.17 MHz ( period = 31.082 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[1]                                                       ; clk        ; clk      ; None                        ; None                      ; 9.173 ns                ;
; N/A                                     ; 32.17 MHz ( period = 31.082 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.144 ns               ;
; N/A                                     ; 32.19 MHz ( period = 31.064 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[7]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.112 ns               ;
; N/A                                     ; 32.24 MHz ( period = 31.022 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.091 ns               ;
; N/A                                     ; 32.24 MHz ( period = 31.020 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.090 ns               ;
; N/A                                     ; 32.26 MHz ( period = 31.002 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 11.104 ns               ;
; N/A                                     ; 32.27 MHz ( period = 30.992 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2           ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_we_reg       ; clk        ; clk      ; None                        ; None                      ; 5.114 ns                ;
; N/A                                     ; 32.44 MHz ( period = 30.830 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[14]                                                              ; clk        ; clk      ; None                        ; None                      ; 11.019 ns               ;
; N/A                                     ; 32.48 MHz ( period = 30.786 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.996 ns               ;
; N/A                                     ; 32.49 MHz ( period = 30.780 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[7]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.970 ns               ;
; N/A                                     ; 32.54 MHz ( period = 30.732 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[4] ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[1]                                                       ; clk        ; clk      ; None                        ; None                      ; 8.969 ns                ;
; N/A                                     ; 32.63 MHz ( period = 30.642 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.901 ns               ;
; N/A                                     ; 32.64 MHz ( period = 30.640 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.900 ns               ;
; N/A                                     ; 32.71 MHz ( period = 30.570 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[6] ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[1]                                                       ; clk        ; clk      ; None                        ; None                      ; 8.888 ns                ;
; N/A                                     ; 32.71 MHz ( period = 30.568 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[14]                                                              ; clk        ; clk      ; None                        ; None                      ; 10.888 ns               ;
; N/A                                     ; 32.77 MHz ( period = 30.518 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[7]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.839 ns               ;
; N/A                                     ; 32.77 MHz ( period = 30.514 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[3] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a1~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.825 ns                ;
; N/A                                     ; 32.80 MHz ( period = 30.486 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.823 ns               ;
; N/A                                     ; 32.80 MHz ( period = 30.484 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.822 ns               ;
; N/A                                     ; 32.83 MHz ( period = 30.462 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[3] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a5~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.844 ns                ;
; N/A                                     ; 32.94 MHz ( period = 30.360 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[3] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.748 ns                ;
; N/A                                     ; 33.01 MHz ( period = 30.296 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[14]                                                              ; clk        ; clk      ; None                        ; None                      ; 10.752 ns               ;
; N/A                                     ; 33.01 MHz ( period = 30.296 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.751 ns               ;
; N/A                                     ; 33.06 MHz ( period = 30.250 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[3] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a12~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 8.693 ns                ;
; N/A                                     ; 33.06 MHz ( period = 30.246 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[7]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.703 ns               ;
; N/A                                     ; 33.06 MHz ( period = 30.246 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[15]                                                              ; clk        ; clk      ; None                        ; None                      ; 10.727 ns               ;
; N/A                                     ; 33.10 MHz ( period = 30.212 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.686 ns               ;
; N/A                                     ; 33.10 MHz ( period = 30.208 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[15]                                                              ; clk        ; clk      ; None                        ; None                      ; 10.708 ns               ;
; N/A                                     ; 33.14 MHz ( period = 30.174 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.667 ns               ;
; N/A                                     ; 33.15 MHz ( period = 30.164 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[4] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a1~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.621 ns                ;
; N/A                                     ; 33.18 MHz ( period = 30.140 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[3] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a14~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 8.638 ns                ;
; N/A                                     ; 33.21 MHz ( period = 30.112 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[4] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a5~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.640 ns                ;
; N/A                                     ; 33.30 MHz ( period = 30.032 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[7]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.619 ns               ;
; N/A                                     ; 33.31 MHz ( period = 30.020 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.590 ns               ;
; N/A                                     ; 33.31 MHz ( period = 30.018 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.589 ns               ;
; N/A                                     ; 33.32 MHz ( period = 30.010 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[4] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.544 ns                ;
; N/A                                     ; 33.33 MHz ( period = 30.002 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[6] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a1~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.540 ns                ;
; N/A                                     ; 33.36 MHz ( period = 29.974 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[1]                                                       ; clk        ; clk      ; None                        ; None                      ; 8.619 ns                ;
; N/A                                     ; 33.37 MHz ( period = 29.968 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|output[6]                                                       ; clk        ; clk      ; None                        ; None                      ; 8.616 ns                ;
; N/A                                     ; 33.39 MHz ( period = 29.950 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[6] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a5~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.559 ns                ;
; N/A                                     ; 33.43 MHz ( period = 29.912 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[15]                                                              ; clk        ; clk      ; None                        ; None                      ; 10.560 ns               ;
; N/A                                     ; 33.44 MHz ( period = 29.900 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[4] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a12~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 8.489 ns                ;
; N/A                                     ; 33.47 MHz ( period = 29.878 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[1]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.519 ns               ;
; N/A                                     ; 33.50 MHz ( period = 29.848 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[6] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 8.463 ns                ;
; N/A                                     ; 33.55 MHz ( period = 29.806 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[13]                                                              ; clk        ; clk      ; None                        ; None                      ; 10.526 ns               ;
; N/A                                     ; 33.55 MHz ( period = 29.806 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[0]                                                               ; clk        ; clk      ; None                        ; None                      ; 10.520 ns               ;
; N/A                                     ; 33.57 MHz ( period = 29.790 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[4] ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a14~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 8.434 ns                ;
; N/A                                     ; 33.59 MHz ( period = 29.768 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[13]                                                              ; clk        ; clk      ; None                        ; None                      ; 10.507 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                               ;                                                                                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clockStepMode'                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                     ; To                                                  ; From Clock    ; To Clock      ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 32.98 MHz ( period = 30.320 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 11.812 ns               ;
; N/A                                     ; 33.02 MHz ( period = 30.282 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 11.793 ns               ;
; N/A                                     ; 33.35 MHz ( period = 29.986 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 11.645 ns               ;
; N/A                                     ; 33.59 MHz ( period = 29.768 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 11.516 ns               ;
; N/A                                     ; 33.64 MHz ( period = 29.730 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 11.497 ns               ;
; N/A                                     ; 33.90 MHz ( period = 29.496 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 11.400 ns               ;
; N/A                                     ; 33.97 MHz ( period = 29.434 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 11.349 ns               ;
; N/A                                     ; 34.41 MHz ( period = 29.062 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[0]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 11.163 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.056 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[14] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 11.161 ns               ;
; N/A                                     ; 34.45 MHz ( period = 29.024 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[0]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 11.144 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.006 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[7]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 11.112 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.964 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 11.091 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.962 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 11.090 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.944 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 11.104 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.772 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[14] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 11.019 ns               ;
; N/A                                     ; 34.81 MHz ( period = 28.728 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[0]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.996 ns               ;
; N/A                                     ; 34.82 MHz ( period = 28.722 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[7]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.970 ns               ;
; N/A                                     ; 34.98 MHz ( period = 28.584 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.901 ns               ;
; N/A                                     ; 34.99 MHz ( period = 28.582 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.900 ns               ;
; N/A                                     ; 35.08 MHz ( period = 28.510 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[14] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.888 ns               ;
; N/A                                     ; 35.14 MHz ( period = 28.460 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[7]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.839 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.428 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.823 ns               ;
; N/A                                     ; 35.18 MHz ( period = 28.426 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.822 ns               ;
; N/A                                     ; 35.41 MHz ( period = 28.238 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[14] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.752 ns               ;
; N/A                                     ; 35.41 MHz ( period = 28.238 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[0]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.751 ns               ;
; N/A                                     ; 35.48 MHz ( period = 28.188 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[7]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.703 ns               ;
; N/A                                     ; 35.48 MHz ( period = 28.188 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[15] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.727 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.154 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.686 ns               ;
; N/A                                     ; 35.52 MHz ( period = 28.150 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[15] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.708 ns               ;
; N/A                                     ; 35.57 MHz ( period = 28.116 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.667 ns               ;
; N/A                                     ; 35.75 MHz ( period = 27.974 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[7]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.619 ns               ;
; N/A                                     ; 35.76 MHz ( period = 27.962 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.590 ns               ;
; N/A                                     ; 35.77 MHz ( period = 27.960 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.589 ns               ;
; N/A                                     ; 35.90 MHz ( period = 27.854 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[15] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.560 ns               ;
; N/A                                     ; 35.95 MHz ( period = 27.820 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.519 ns               ;
; N/A                                     ; 36.04 MHz ( period = 27.748 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[13] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.526 ns               ;
; N/A                                     ; 36.04 MHz ( period = 27.748 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[0]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.520 ns               ;
; N/A                                     ; 36.09 MHz ( period = 27.710 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[13] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.507 ns               ;
; N/A                                     ; 36.09 MHz ( period = 27.710 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[0]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.501 ns               ;
; N/A                                     ; 36.11 MHz ( period = 27.690 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[7]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.477 ns               ;
; N/A                                     ; 36.14 MHz ( period = 27.672 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[0]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.488 ns               ;
; N/A                                     ; 36.14 MHz ( period = 27.672 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[2]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.488 ns               ;
; N/A                                     ; 36.14 MHz ( period = 27.672 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[3]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.488 ns               ;
; N/A                                     ; 36.22 MHz ( period = 27.612 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[5]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.438 ns               ;
; N/A                                     ; 36.25 MHz ( period = 27.588 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.446 ns               ;
; N/A                                     ; 36.27 MHz ( period = 27.574 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[5]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.419 ns               ;
; N/A                                     ; 36.28 MHz ( period = 27.560 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[11] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.413 ns               ;
; N/A                                     ; 36.33 MHz ( period = 27.522 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[11] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.394 ns               ;
; N/A                                     ; 36.41 MHz ( period = 27.466 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[11] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.354 ns               ;
; N/A                                     ; 36.41 MHz ( period = 27.464 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[11] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.353 ns               ;
; N/A                                     ; 36.46 MHz ( period = 27.428 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[7]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.346 ns               ;
; N/A                                     ; 36.48 MHz ( period = 27.414 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[13] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.359 ns               ;
; N/A                                     ; 36.48 MHz ( period = 27.414 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[0]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.353 ns               ;
; N/A                                     ; 36.49 MHz ( period = 27.408 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[2]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.356 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.388 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[0]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.346 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.388 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[2]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.346 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.388 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[3]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.346 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.384 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.344 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.364 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[15] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.315 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.346 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.325 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.342 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[13] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.323 ns               ;
; N/A                                     ; 36.59 MHz ( period = 27.330 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.274 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.310 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[8]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.307 ns               ;
; N/A                                     ; 36.62 MHz ( period = 27.308 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[8]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.306 ns               ;
; N/A                                     ; 36.66 MHz ( period = 27.278 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[5]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.271 ns               ;
; N/A                                     ; 36.73 MHz ( period = 27.226 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[11] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.246 ns               ;
; N/A                                     ; 36.82 MHz ( period = 27.156 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[7]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.210 ns               ;
; N/A                                     ; 36.87 MHz ( period = 27.126 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[0]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.215 ns               ;
; N/A                                     ; 36.87 MHz ( period = 27.126 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[2]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.215 ns               ;
; N/A                                     ; 36.87 MHz ( period = 27.126 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[3]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.215 ns               ;
; N/A                                     ; 36.87 MHz ( period = 27.124 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[2]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.214 ns               ;
; N/A                                     ; 36.92 MHz ( period = 27.086 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[11] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.164 ns               ;
; N/A                                     ; 36.92 MHz ( period = 27.084 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[11] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.163 ns               ;
; N/A                                     ; 36.95 MHz ( period = 27.064 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[3]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.135 ns               ;
; N/A                                     ; 36.97 MHz ( period = 27.052 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.178 ns               ;
; N/A                                     ; 37.06 MHz ( period = 26.984 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.144 ns               ;
; N/A                                     ; 37.09 MHz ( period = 26.960 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[10] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.112 ns               ;
; N/A                                     ; 37.09 MHz ( period = 26.960 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[8]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.132 ns               ;
; N/A                                     ; 37.09 MHz ( period = 26.958 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[8]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.131 ns               ;
; N/A                                     ; 37.10 MHz ( period = 26.956 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[3]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.081 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.930 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[11] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.086 ns               ;
; N/A                                     ; 37.13 MHz ( period = 26.930 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[8]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.117 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.928 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[8]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.116 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.928 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[11] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.085 ns               ;
; N/A                                     ; 37.14 MHz ( period = 26.924 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[0]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.108 ns               ;
; N/A                                     ; 37.16 MHz ( period = 26.912 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[3]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.065 ns               ;
; N/A                                     ; 37.23 MHz ( period = 26.862 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[2]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.083 ns               ;
; N/A                                     ; 37.24 MHz ( period = 26.854 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[0]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.079 ns               ;
; N/A                                     ; 37.24 MHz ( period = 26.854 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[2]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.079 ns               ;
; N/A                                     ; 37.24 MHz ( period = 26.854 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[3]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.079 ns               ;
; N/A                                     ; 37.27 MHz ( period = 26.828 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[10] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.035 ns               ;
; N/A                                     ; 37.30 MHz ( period = 26.812 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[0]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.058 ns               ;
; N/A                                     ; 37.31 MHz ( period = 26.804 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[3]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.011 ns               ;
; N/A                                     ; 37.33 MHz ( period = 26.788 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[5]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.026 ns               ;
; N/A                                     ; 37.35 MHz ( period = 26.774 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[8]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.039 ns               ;
; N/A                                     ; 37.35 MHz ( period = 26.772 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[8]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.038 ns               ;
; N/A                                     ; 37.37 MHz ( period = 26.762 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[5]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.027 ns               ;
; N/A                                     ; 37.40 MHz ( period = 26.736 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[11] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.001 ns               ;
; N/A                                     ; 37.42 MHz ( period = 26.724 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[5]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.008 ns               ;
; N/A                                     ; 37.45 MHz ( period = 26.700 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 10.002 ns               ;
; N/A                                     ; 37.48 MHz ( period = 26.684 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[3]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.945 ns                ;
; N/A                                     ; 37.48 MHz ( period = 26.684 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.963 ns                ;
; N/A                                     ; 37.48 MHz ( period = 26.680 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[11] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.992 ns                ;
; N/A                                     ; 37.49 MHz ( period = 26.676 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[10] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.970 ns                ;
; N/A                                     ; 37.53 MHz ( period = 26.642 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[11] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.973 ns                ;
; N/A                                     ; 37.55 MHz ( period = 26.630 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[14] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.967 ns                ;
; N/A                                     ; 37.61 MHz ( period = 26.590 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[2]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.947 ns                ;
; N/A                                     ; 37.67 MHz ( period = 26.544 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[10] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.893 ns                ;
; N/A                                     ; 37.69 MHz ( period = 26.532 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[3]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.875 ns                ;
; N/A                                     ; 37.70 MHz ( period = 26.528 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[3]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.867 ns                ;
; N/A                                     ; 37.74 MHz ( period = 26.498 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[14] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.882 ns                ;
; N/A                                     ; 37.77 MHz ( period = 26.476 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[3]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.884 ns                ;
; N/A                                     ; 37.78 MHz ( period = 26.472 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[8]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.869 ns                ;
; N/A                                     ; 37.82 MHz ( period = 26.438 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.871 ns                ;
; N/A                                     ; 37.83 MHz ( period = 26.434 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[8]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.850 ns                ;
; N/A                                     ; 37.83 MHz ( period = 26.432 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[0]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.868 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.428 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[5]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.860 ns                ;
; N/A                                     ; 37.84 MHz ( period = 26.426 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[14] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.865 ns                ;
; N/A                                     ; 37.86 MHz ( period = 26.414 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[10] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.839 ns                ;
; N/A                                     ; 37.88 MHz ( period = 26.400 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.821 ns                ;
; N/A                                     ; 37.89 MHz ( period = 26.390 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[13] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.828 ns                ;
; N/A                                     ; 37.90 MHz ( period = 26.388 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[14] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.846 ns                ;
; N/A                                     ; 37.91 MHz ( period = 26.376 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[3]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.797 ns                ;
; N/A                                     ; 37.92 MHz ( period = 26.368 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[3]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.830 ns                ;
; N/A                                     ; 37.95 MHz ( period = 26.352 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[9]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.808 ns                ;
; N/A                                     ; 37.95 MHz ( period = 26.352 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[13] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.809 ns                ;
; N/A                                     ; 37.96 MHz ( period = 26.346 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[11] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.825 ns                ;
; N/A                                     ; 38.05 MHz ( period = 26.282 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[10] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.762 ns                ;
; N/A                                     ; 38.06 MHz ( period = 26.276 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[0]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.790 ns                ;
; N/A                                     ; 38.11 MHz ( period = 26.242 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[9]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.730 ns                ;
; N/A                                     ; 38.14 MHz ( period = 26.222 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[9]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.744 ns                ;
; N/A                                     ; 38.15 MHz ( period = 26.214 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[14] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.740 ns                ;
; N/A                                     ; 38.16 MHz ( period = 26.204 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[9]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.711 ns                ;
; N/A                                     ; 38.19 MHz ( period = 26.188 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[4]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.703 ns                ;
; N/A                                     ; 38.19 MHz ( period = 26.184 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[9]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.725 ns                ;
; N/A                                     ; 38.22 MHz ( period = 26.166 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.735 ns                ;
; N/A                                     ; 38.24 MHz ( period = 26.154 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[11] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.698 ns                ;
; N/A                                     ; 38.24 MHz ( period = 26.152 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[11] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.697 ns                ;
; N/A                                     ; 38.25 MHz ( period = 26.142 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[10] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.703 ns                ;
; N/A                                     ; 38.26 MHz ( period = 26.138 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[0]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 12.838 ns               ;
; N/A                                     ; 38.26 MHz ( period = 26.138 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[8]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.702 ns                ;
; N/A                                     ; 38.26 MHz ( period = 26.138 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.690 ns                ;
; N/A                                     ; 38.32 MHz ( period = 26.096 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[3]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.694 ns                ;
; N/A                                     ; 38.32 MHz ( period = 26.094 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[14] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.699 ns                ;
; N/A                                     ; 38.36 MHz ( period = 26.068 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[9]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.666 ns                ;
; N/A                                     ; 38.38 MHz ( period = 26.056 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[13] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.661 ns                ;
; N/A                                     ; 38.38 MHz ( period = 26.052 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[10] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.659 ns                ;
; N/A                                     ; 38.43 MHz ( period = 26.020 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[2]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.642 ns                ;
; N/A                                     ; 38.45 MHz ( period = 26.010 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[10] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.626 ns                ;
; N/A                                     ; 38.47 MHz ( period = 25.996 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[2]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.630 ns                ;
; N/A                                     ; 38.48 MHz ( period = 25.990 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[13] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.628 ns                ;
; N/A                                     ; 38.49 MHz ( period = 25.984 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[13] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.625 ns                ;
; N/A                                     ; 38.52 MHz ( period = 25.958 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[2]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.611 ns                ;
; N/A                                     ; 38.53 MHz ( period = 25.952 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[13] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.609 ns                ;
; N/A                                     ; 38.53 MHz ( period = 25.952 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[14] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.609 ns                ;
; N/A                                     ; 38.55 MHz ( period = 25.940 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[3]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.616 ns                ;
; N/A                                     ; 38.55 MHz ( period = 25.938 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[5]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.615 ns                ;
; N/A                                     ; 38.60 MHz ( period = 25.908 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[9]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.563 ns                ;
; N/A                                     ; 38.63 MHz ( period = 25.888 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[9]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.577 ns                ;
; N/A                                     ; 38.66 MHz ( period = 25.866 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.554 ns                ;
; N/A                                     ; 38.68 MHz ( period = 25.856 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[11] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.580 ns                ;
; N/A                                     ; 38.68 MHz ( period = 25.854 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r2      ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 12.716 ns               ;
; N/A                                     ; 38.68 MHz ( period = 25.850 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[2]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.577 ns                ;
; N/A                                     ; 38.74 MHz ( period = 25.812 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[2]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.558 ns                ;
; N/A                                     ; 38.75 MHz ( period = 25.808 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[4]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.513 ns                ;
; N/A                                     ; 38.75 MHz ( period = 25.806 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[9]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.535 ns                ;
; N/A                                     ; 38.80 MHz ( period = 25.772 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[3]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.518 ns                ;
; N/A                                     ; 38.80 MHz ( period = 25.772 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[8]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.507 ns                ;
; N/A                                     ; 38.81 MHz ( period = 25.768 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[10] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.517 ns                ;
; N/A                                     ; 38.85 MHz ( period = 25.742 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[10] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.523 ns                ;
; N/A                                     ; 38.86 MHz ( period = 25.736 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[2]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 38.94 MHz ( period = 25.680 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[14] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.473 ns                ;
; N/A                                     ; 38.97 MHz ( period = 25.664 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[3]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.464 ns                ;
; N/A                                     ; 38.97 MHz ( period = 25.662 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[2]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.463 ns                ;
; N/A                                     ; 38.98 MHz ( period = 25.656 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[13] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.461 ns                ;
; N/A                                     ; 38.98 MHz ( period = 25.652 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[4]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.435 ns                ;
; N/A                                     ; 38.99 MHz ( period = 25.648 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[8]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.457 ns                ;
; N/A                                     ; 39.00 MHz ( period = 25.642 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[6]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.453 ns                ;
; N/A                                     ; 39.00 MHz ( period = 25.642 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[8]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.442 ns                ;
; N/A                                     ; 39.04 MHz ( period = 25.618 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[5]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.412 ns                ;
; N/A                                     ; 39.09 MHz ( period = 25.584 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[13] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.425 ns                ;
; N/A                                     ; 39.09 MHz ( period = 25.580 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[5]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.393 ns                ;
; N/A                                     ; 39.15 MHz ( period = 25.546 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.394 ns                ;
; N/A                                     ; 39.15 MHz ( period = 25.544 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[6]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.393 ns                ;
; N/A                                     ; 39.16 MHz ( period = 25.538 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[10] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.421 ns                ;
; N/A                                     ; 39.16 MHz ( period = 25.534 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[9]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.399 ns                ;
; N/A                                     ; 39.19 MHz ( period = 25.516 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[2]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.410 ns                ;
; N/A                                     ; 39.21 MHz ( period = 25.506 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[10] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.386 ns                ;
; N/A                                     ; 39.22 MHz ( period = 25.500 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[10] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.402 ns                ;
; N/A                                     ; 39.22 MHz ( period = 25.496 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[10] ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.400 ns                ;
; N/A                                     ; 39.24 MHz ( period = 25.482 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[4]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.350 ns                ;
; N/A                                     ; 39.25 MHz ( period = 25.480 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[5]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.361 ns                ;
; N/A                                     ; 39.25 MHz ( period = 25.478 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[5]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.360 ns                ;
; N/A                                     ; 39.26 MHz ( period = 25.474 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[2]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.369 ns                ;
; N/A                                     ; 39.27 MHz ( period = 25.466 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[9]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.342 ns                ;
; N/A                                     ; 39.33 MHz ( period = 25.428 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[9]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.323 ns                ;
; N/A                                     ; 39.34 MHz ( period = 25.418 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[9]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.318 ns                ;
; N/A                                     ; 39.37 MHz ( period = 25.402 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[5]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.322 ns                ;
; N/A                                     ; 39.37 MHz ( period = 25.400 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[5]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.321 ns                ;
; N/A                                     ; 39.37 MHz ( period = 25.398 ns )                    ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[9]  ; clockStepMode ; clockStepMode ; None                        ; None                      ; 9.332 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                          ;                                                     ;               ;               ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------+-----------------------------------------------------+---------------+---------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'instructionStepMode'                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+---------------------+---------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                     ; To                                                       ; From Clock          ; To Clock            ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+---------------------+---------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] ; instructionStepMode ; instructionStepMode ; None                        ; None                      ; 1.865 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; instructionStepMode ; instructionStepMode ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] ; instructionStepMode ; instructionStepMode ; None                        ; None                      ; 1.769 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] ; instructionStepMode ; instructionStepMode ; None                        ; None                      ; 1.753 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; instructionStepMode ; instructionStepMode ; None                        ; None                      ; 1.723 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; instructionStepMode ; instructionStepMode ; None                        ; None                      ; 1.698 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; instructionStepMode ; instructionStepMode ; None                        ; None                      ; 1.682 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; instructionStepMode ; instructionStepMode ; None                        ; None                      ; 1.611 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] ; instructionStepMode ; instructionStepMode ; None                        ; None                      ; 1.558 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; instructionStepMode ; instructionStepMode ; None                        ; None                      ; 1.540 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; instructionStepMode ; instructionStepMode ; None                        ; None                      ; 1.171 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; instructionStepMode ; instructionStepMode ; None                        ; None                      ; 1.146 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; instructionStepMode ; instructionStepMode ; None                        ; None                      ; 1.017 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; instructionStepMode ; instructionStepMode ; None                        ; None                      ; 0.999 ns                ;
; N/A   ; Restricted to 320.10 MHz ( period = 3.124 ns ) ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] ; instructionStepMode ; instructionStepMode ; None                        ; None                      ; 0.985 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+---------------------+---------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                               ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2                                                              ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15]          ; clk        ; clk      ; None                       ; None                       ; 1.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgo                                                               ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r           ; clk        ; clk      ; None                       ; None                       ; 2.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[11]          ; clk        ; clk      ; None                       ; None                       ; 2.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]           ; clk        ; clk      ; None                       ; None                       ; 2.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[2]           ; clk        ; clk      ; None                       ; None                       ; 2.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[9]           ; clk        ; clk      ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4]                                                           ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4]     ; clk        ; clk      ; None                       ; None                       ; 0.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2                                                              ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[0]           ; clk        ; clk      ; None                       ; None                       ; 3.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]                                                           ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]     ; clk        ; clk      ; None                       ; None                       ; 0.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]                                                           ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]     ; clk        ; clk      ; None                       ; None                       ; 1.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]                                                           ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]     ; clk        ; clk      ; None                       ; None                       ; 1.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[0]           ; clk        ; clk      ; None                       ; None                       ; 3.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]           ; clk        ; clk      ; None                       ; None                       ; 3.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[5]           ; clk        ; clk      ; None                       ; None                       ; 3.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[3]           ; clk        ; clk      ; None                       ; None                       ; 3.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]                                                           ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]     ; clk        ; clk      ; None                       ; None                       ; 1.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[10]          ; clk        ; clk      ; None                       ; None                       ; 3.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[6]           ; clk        ; clk      ; None                       ; None                       ; 3.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]           ; clk        ; clk      ; None                       ; None                       ; 3.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]                                                           ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]     ; clk        ; clk      ; None                       ; None                       ; 1.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]                                                           ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4]     ; clk        ; clk      ; None                       ; None                       ; 1.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]                                                           ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]     ; clk        ; clk      ; None                       ; None                       ; 1.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r           ; clk        ; clk      ; None                       ; None                       ; 3.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]                                                           ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]     ; clk        ; clk      ; None                       ; None                       ; 1.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]                                                           ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]     ; clk        ; clk      ; None                       ; None                       ; 1.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]                                                           ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]     ; clk        ; clk      ; None                       ; None                       ; 1.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]                                                           ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4]     ; clk        ; clk      ; None                       ; None                       ; 1.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]                                                           ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4]     ; clk        ; clk      ; None                       ; None                       ; 1.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]                                                           ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]     ; clk        ; clk      ; None                       ; None                       ; 1.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[1]           ; clk        ; clk      ; None                       ; None                       ; 3.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2                                                              ; DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e         ; clk        ; clk      ; None                       ; None                       ; 4.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]                                                           ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4]     ; clk        ; clk      ; None                       ; None                       ; 1.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15]          ; clk        ; clk      ; None                       ; None                       ; 4.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[2]           ; clk        ; clk      ; None                       ; None                       ; 4.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[0]           ; clk        ; clk      ; None                       ; None                       ; 4.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[3]           ; clk        ; clk      ; None                       ; None                       ; 4.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13]          ; clk        ; clk      ; None                       ; None                       ; 4.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[6]           ; clk        ; clk      ; None                       ; None                       ; 4.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay                                                     ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]     ; clk        ; clk      ; None                       ; None                       ; 2.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay                                                     ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]     ; clk        ; clk      ; None                       ; None                       ; 2.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay                                                     ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]     ; clk        ; clk      ; None                       ; None                       ; 2.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay                                                     ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]     ; clk        ; clk      ; None                       ; None                       ; 2.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay                                                     ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4]     ; clk        ; clk      ; None                       ; None                       ; 2.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[4]           ; clk        ; clk      ; None                       ; None                       ; 4.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[8]           ; clk        ; clk      ; None                       ; None                       ; 4.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[12]          ; clk        ; clk      ; None                       ; None                       ; 4.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[10]          ; clk        ; clk      ; None                       ; None                       ; 4.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[9]           ; clk        ; clk      ; None                       ; None                       ; 4.894 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5]           ; clk        ; clk      ; None                       ; None                       ; 4.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[10]          ; clk        ; clk      ; None                       ; None                       ; 4.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[7]           ; clk        ; clk      ; None                       ; None                       ; 5.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]          ; clk        ; clk      ; None                       ; None                       ; 5.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[14]          ; clk        ; clk      ; None                       ; None                       ; 5.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgo                                                               ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]           ; clk        ; clk      ; None                       ; None                       ; 5.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgo                                                               ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[11]          ; clk        ; clk      ; None                       ; None                       ; 5.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgo                                                               ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[2]           ; clk        ; clk      ; None                       ; None                       ; 5.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[11]          ; clk        ; clk      ; None                       ; None                       ; 5.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[7]           ; clk        ; clk      ; None                       ; None                       ; 5.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgo                                                               ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[9]           ; clk        ; clk      ; None                       ; None                       ; 5.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[4]           ; clk        ; clk      ; None                       ; None                       ; 5.717 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[6]           ; clk        ; clk      ; None                       ; None                       ; 5.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[8]           ; clk        ; clk      ; None                       ; None                       ; 5.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg0   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[8]           ; clk        ; clk      ; None                       ; None                       ; 5.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg1   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[8]           ; clk        ; clk      ; None                       ; None                       ; 5.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg2   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[8]           ; clk        ; clk      ; None                       ; None                       ; 5.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg3   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[8]           ; clk        ; clk      ; None                       ; None                       ; 5.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg4   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[8]           ; clk        ; clk      ; None                       ; None                       ; 5.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg5   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[8]           ; clk        ; clk      ; None                       ; None                       ; 5.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg6   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[8]           ; clk        ; clk      ; None                       ; None                       ; 5.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg7   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[8]           ; clk        ; clk      ; None                       ; None                       ; 5.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg8   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[8]           ; clk        ; clk      ; None                       ; None                       ; 5.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg9   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[8]           ; clk        ; clk      ; None                       ; None                       ; 5.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg10  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[8]           ; clk        ; clk      ; None                       ; None                       ; 5.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg11  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[8]           ; clk        ; clk      ; None                       ; None                       ; 5.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg0   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[8]           ; clk        ; clk      ; None                       ; None                       ; 5.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg1   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[8]           ; clk        ; clk      ; None                       ; None                       ; 5.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg2   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[8]           ; clk        ; clk      ; None                       ; None                       ; 5.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg3   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[8]           ; clk        ; clk      ; None                       ; None                       ; 5.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg4   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[8]           ; clk        ; clk      ; None                       ; None                       ; 5.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg5   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[8]           ; clk        ; clk      ; None                       ; None                       ; 5.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg6   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[8]           ; clk        ; clk      ; None                       ; None                       ; 5.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg7   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[8]           ; clk        ; clk      ; None                       ; None                       ; 5.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg8   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[8]           ; clk        ; clk      ; None                       ; None                       ; 5.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg9   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[8]           ; clk        ; clk      ; None                       ; None                       ; 5.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg10  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[8]           ; clk        ; clk      ; None                       ; None                       ; 5.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a8~porta_address_reg11  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[8]           ; clk        ; clk      ; None                       ; None                       ; 5.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[9]           ; clk        ; clk      ; None                       ; None                       ; 5.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[1]           ; clk        ; clk      ; None                       ; None                       ; 5.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[0]           ; clk        ; clk      ; None                       ; None                       ; 5.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|step_node                                                      ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|state      ; clk        ; clk      ; None                       ; None                       ; 1.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e         ; clk        ; clk      ; None                       ; None                       ; 5.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a0~porta_address_reg0   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[0]           ; clk        ; clk      ; None                       ; None                       ; 5.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a0~porta_address_reg1   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[0]           ; clk        ; clk      ; None                       ; None                       ; 5.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a0~porta_address_reg2   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[0]           ; clk        ; clk      ; None                       ; None                       ; 5.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a0~porta_address_reg3   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[0]           ; clk        ; clk      ; None                       ; None                       ; 5.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a0~porta_address_reg4   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[0]           ; clk        ; clk      ; None                       ; None                       ; 5.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a0~porta_address_reg5   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[0]           ; clk        ; clk      ; None                       ; None                       ; 5.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a0~porta_address_reg6   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[0]           ; clk        ; clk      ; None                       ; None                       ; 5.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a0~porta_address_reg7   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[0]           ; clk        ; clk      ; None                       ; None                       ; 5.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a0~porta_address_reg8   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[0]           ; clk        ; clk      ; None                       ; None                       ; 5.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a0~porta_address_reg9   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[0]           ; clk        ; clk      ; None                       ; None                       ; 5.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a0~porta_address_reg10  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[0]           ; clk        ; clk      ; None                       ; None                       ; 5.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a0~porta_address_reg11  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[0]           ; clk        ; clk      ; None                       ; None                       ; 5.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgo                                                               ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[0]           ; clk        ; clk      ; None                       ; None                       ; 6.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgo                                                               ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]           ; clk        ; clk      ; None                       ; None                       ; 6.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a7~porta_address_reg0   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[7]           ; clk        ; clk      ; None                       ; None                       ; 5.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a7~porta_address_reg1   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[7]           ; clk        ; clk      ; None                       ; None                       ; 5.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a7~porta_address_reg2   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[7]           ; clk        ; clk      ; None                       ; None                       ; 5.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a7~porta_address_reg3   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[7]           ; clk        ; clk      ; None                       ; None                       ; 5.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a7~porta_address_reg4   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[7]           ; clk        ; clk      ; None                       ; None                       ; 5.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a7~porta_address_reg5   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[7]           ; clk        ; clk      ; None                       ; None                       ; 5.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a7~porta_address_reg6   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[7]           ; clk        ; clk      ; None                       ; None                       ; 5.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a7~porta_address_reg7   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[7]           ; clk        ; clk      ; None                       ; None                       ; 5.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a7~porta_address_reg8   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[7]           ; clk        ; clk      ; None                       ; None                       ; 5.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a7~porta_address_reg9   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[7]           ; clk        ; clk      ; None                       ; None                       ; 5.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a7~porta_address_reg10  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[7]           ; clk        ; clk      ; None                       ; None                       ; 5.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a7~porta_address_reg11  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[7]           ; clk        ; clk      ; None                       ; None                       ; 5.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[2]           ; clk        ; clk      ; None                       ; None                       ; 6.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_address_reg0  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[10]          ; clk        ; clk      ; None                       ; None                       ; 5.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_address_reg1  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[10]          ; clk        ; clk      ; None                       ; None                       ; 5.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_address_reg2  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[10]          ; clk        ; clk      ; None                       ; None                       ; 5.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_address_reg3  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[10]          ; clk        ; clk      ; None                       ; None                       ; 5.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_address_reg4  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[10]          ; clk        ; clk      ; None                       ; None                       ; 5.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_address_reg5  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[10]          ; clk        ; clk      ; None                       ; None                       ; 5.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_address_reg6  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[10]          ; clk        ; clk      ; None                       ; None                       ; 5.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_address_reg7  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[10]          ; clk        ; clk      ; None                       ; None                       ; 5.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_address_reg8  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[10]          ; clk        ; clk      ; None                       ; None                       ; 5.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_address_reg9  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[10]          ; clk        ; clk      ; None                       ; None                       ; 5.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_address_reg10 ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[10]          ; clk        ; clk      ; None                       ; None                       ; 5.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a10~porta_address_reg11 ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[10]          ; clk        ; clk      ; None                       ; None                       ; 5.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg0  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[11]          ; clk        ; clk      ; None                       ; None                       ; 5.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg1  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[11]          ; clk        ; clk      ; None                       ; None                       ; 5.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg2  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[11]          ; clk        ; clk      ; None                       ; None                       ; 5.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg3  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[11]          ; clk        ; clk      ; None                       ; None                       ; 5.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg4  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[11]          ; clk        ; clk      ; None                       ; None                       ; 5.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg5  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[11]          ; clk        ; clk      ; None                       ; None                       ; 5.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg6  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[11]          ; clk        ; clk      ; None                       ; None                       ; 5.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg7  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[11]          ; clk        ; clk      ; None                       ; None                       ; 5.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg8  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[11]          ; clk        ; clk      ; None                       ; None                       ; 5.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg9  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[11]          ; clk        ; clk      ; None                       ; None                       ; 5.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg10 ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[11]          ; clk        ; clk      ; None                       ; None                       ; 5.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg11 ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[11]          ; clk        ; clk      ; None                       ; None                       ; 5.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg0  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[11]          ; clk        ; clk      ; None                       ; None                       ; 5.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg1  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[11]          ; clk        ; clk      ; None                       ; None                       ; 5.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg2  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[11]          ; clk        ; clk      ; None                       ; None                       ; 5.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg3  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[11]          ; clk        ; clk      ; None                       ; None                       ; 5.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg4  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[11]          ; clk        ; clk      ; None                       ; None                       ; 5.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg5  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[11]          ; clk        ; clk      ; None                       ; None                       ; 5.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg6  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[11]          ; clk        ; clk      ; None                       ; None                       ; 5.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg7  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[11]          ; clk        ; clk      ; None                       ; None                       ; 5.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg8  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[11]          ; clk        ; clk      ; None                       ; None                       ; 5.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg9  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[11]          ; clk        ; clk      ; None                       ; None                       ; 5.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg10 ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[11]          ; clk        ; clk      ; None                       ; None                       ; 5.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a11~porta_address_reg11 ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[11]          ; clk        ; clk      ; None                       ; None                       ; 5.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a13~porta_address_reg0  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[13]          ; clk        ; clk      ; None                       ; None                       ; 5.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a13~porta_address_reg1  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[13]          ; clk        ; clk      ; None                       ; None                       ; 5.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a13~porta_address_reg2  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[13]          ; clk        ; clk      ; None                       ; None                       ; 5.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a13~porta_address_reg3  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[13]          ; clk        ; clk      ; None                       ; None                       ; 5.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a13~porta_address_reg4  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[13]          ; clk        ; clk      ; None                       ; None                       ; 5.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a13~porta_address_reg5  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[13]          ; clk        ; clk      ; None                       ; None                       ; 5.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a13~porta_address_reg6  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[13]          ; clk        ; clk      ; None                       ; None                       ; 5.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a13~porta_address_reg7  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[13]          ; clk        ; clk      ; None                       ; None                       ; 5.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a13~porta_address_reg8  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[13]          ; clk        ; clk      ; None                       ; None                       ; 5.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a13~porta_address_reg9  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[13]          ; clk        ; clk      ; None                       ; None                       ; 5.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a13~porta_address_reg10 ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[13]          ; clk        ; clk      ; None                       ; None                       ; 5.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a13~porta_address_reg11 ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[13]          ; clk        ; clk      ; None                       ; None                       ; 5.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|step_node                                                      ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|step_clock ; clk        ; clk      ; None                       ; None                       ; 1.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[3]           ; clk        ; clk      ; None                       ; None                       ; 6.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop                                                        ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[5]           ; clk        ; clk      ; None                       ; None                       ; 6.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgo                                                               ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[3]           ; clk        ; clk      ; None                       ; None                       ; 6.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgo                                                               ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[5]           ; clk        ; clk      ; None                       ; None                       ; 6.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg0   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[6]           ; clk        ; clk      ; None                       ; None                       ; 5.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg1   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[6]           ; clk        ; clk      ; None                       ; None                       ; 5.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg2   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[6]           ; clk        ; clk      ; None                       ; None                       ; 5.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg3   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[6]           ; clk        ; clk      ; None                       ; None                       ; 5.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg4   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[6]           ; clk        ; clk      ; None                       ; None                       ; 5.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg5   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[6]           ; clk        ; clk      ; None                       ; None                       ; 5.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg6   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[6]           ; clk        ; clk      ; None                       ; None                       ; 5.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg7   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[6]           ; clk        ; clk      ; None                       ; None                       ; 5.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg8   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[6]           ; clk        ; clk      ; None                       ; None                       ; 5.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg9   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[6]           ; clk        ; clk      ; None                       ; None                       ; 5.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg10  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[6]           ; clk        ; clk      ; None                       ; None                       ; 5.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg11  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[6]           ; clk        ; clk      ; None                       ; None                       ; 5.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg0   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]           ; clk        ; clk      ; None                       ; None                       ; 5.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg1   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]           ; clk        ; clk      ; None                       ; None                       ; 5.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg2   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]           ; clk        ; clk      ; None                       ; None                       ; 5.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg3   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]           ; clk        ; clk      ; None                       ; None                       ; 5.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg4   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]           ; clk        ; clk      ; None                       ; None                       ; 5.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg5   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]           ; clk        ; clk      ; None                       ; None                       ; 5.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg6   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]           ; clk        ; clk      ; None                       ; None                       ; 5.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg7   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]           ; clk        ; clk      ; None                       ; None                       ; 5.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg8   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]           ; clk        ; clk      ; None                       ; None                       ; 5.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg9   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]           ; clk        ; clk      ; None                       ; None                       ; 5.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg10  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]           ; clk        ; clk      ; None                       ; None                       ; 5.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a6~porta_address_reg11  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]           ; clk        ; clk      ; None                       ; None                       ; 5.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a9~porta_address_reg0   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[9]           ; clk        ; clk      ; None                       ; None                       ; 6.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a9~porta_address_reg1   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[9]           ; clk        ; clk      ; None                       ; None                       ; 6.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a9~porta_address_reg2   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[9]           ; clk        ; clk      ; None                       ; None                       ; 6.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a9~porta_address_reg3   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[9]           ; clk        ; clk      ; None                       ; None                       ; 6.049 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a9~porta_address_reg4   ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[9]           ; clk        ; clk      ; None                       ; None                       ; 6.049 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                                ;                                                              ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clockStepMode'                                                                                                                                                                                                                                                               ;
+------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                           ; To                                                       ; From Clock    ; To Clock      ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1] ; clockStepMode ; clockStepMode ; None                       ; None                       ; 2.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0] ; clockStepMode ; clockStepMode ; None                       ; None                       ; 2.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2] ; clockStepMode ; clockStepMode ; None                       ; None                       ; 2.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3] ; clockStepMode ; clockStepMode ; None                       ; None                       ; 2.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4] ; clockStepMode ; clockStepMode ; None                       ; None                       ; 2.512 ns                 ;
; Not operational: Clock Skew > Data Delay ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|M_t_node[1]  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[9]       ; clockStepMode ; clockStepMode ; None                       ; None                       ; 3.506 ns                 ;
+------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------+---------------+---------------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                       ;
+-------+--------------+------------+---------------------+-----------------------------------------------------------------+---------------+
; Slack ; Required tsu ; Actual tsu ; From                ; To                                                              ; To Clock      ;
+-------+--------------+------------+---------------------+-----------------------------------------------------------------+---------------+
; N/A   ; None         ; 7.029 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr  ; clk           ;
; N/A   ; None         ; 3.388 ns   ; keyIn[3]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A   ; None         ; 3.209 ns   ; keyIn[5]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A   ; None         ; 3.144 ns   ; keyIn[13]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A   ; None         ; 3.124 ns   ; keyIn[14]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A   ; None         ; 3.091 ns   ; keyIn[3]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A   ; None         ; 3.064 ns   ; keyIn[6]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A   ; None         ; 3.049 ns   ; keyIn[11]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A   ; None         ; 3.010 ns   ; keyIn[3]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A   ; None         ; 2.912 ns   ; keyIn[5]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A   ; None         ; 2.847 ns   ; keyIn[13]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A   ; None         ; 2.831 ns   ; keyIn[5]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A   ; None         ; 2.827 ns   ; keyIn[14]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A   ; None         ; 2.767 ns   ; keyIn[6]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A   ; None         ; 2.766 ns   ; keyIn[13]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A   ; None         ; 2.752 ns   ; keyIn[11]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A   ; None         ; 2.746 ns   ; keyIn[14]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A   ; None         ; 2.686 ns   ; keyIn[6]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A   ; None         ; 2.671 ns   ; keyIn[11]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A   ; None         ; 2.670 ns   ; keyIn[4]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A   ; None         ; 2.422 ns   ; keyIn[7]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A   ; None         ; 2.373 ns   ; keyIn[4]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A   ; None         ; 2.292 ns   ; keyIn[4]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A   ; None         ; 2.254 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay  ; clk           ;
; N/A   ; None         ; 2.125 ns   ; keyIn[7]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A   ; None         ; 2.092 ns   ; keyIn[3]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A   ; None         ; 2.089 ns   ; keyIn[3]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A   ; None         ; 2.044 ns   ; keyIn[7]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A   ; None         ; 1.913 ns   ; keyIn[5]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A   ; None         ; 1.910 ns   ; keyIn[5]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A   ; None         ; 1.901 ns   ; keyIn[0]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A   ; None         ; 1.862 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13]             ; clk           ;
; N/A   ; None         ; 1.848 ns   ; keyIn[13]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A   ; None         ; 1.845 ns   ; keyIn[13]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A   ; None         ; 1.828 ns   ; keyIn[14]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A   ; None         ; 1.825 ns   ; keyIn[14]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A   ; None         ; 1.786 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay  ; clockStepMode ;
; N/A   ; None         ; 1.768 ns   ; keyIn[6]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A   ; None         ; 1.765 ns   ; keyIn[6]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A   ; None         ; 1.753 ns   ; keyIn[11]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A   ; None         ; 1.750 ns   ; keyIn[11]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A   ; None         ; 1.643 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[8]              ; clk           ;
; N/A   ; None         ; 1.604 ns   ; keyIn[0]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A   ; None         ; 1.523 ns   ; keyIn[0]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A   ; None         ; 1.497 ns   ; keyIn[9]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A   ; None         ; 1.422 ns   ; keyIn[15]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A   ; None         ; 1.406 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[3]              ; clk           ;
; N/A   ; None         ; 1.406 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[5]              ; clk           ;
; N/A   ; None         ; 1.394 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13]             ; clockStepMode ;
; N/A   ; None         ; 1.383 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[14]             ; clk           ;
; N/A   ; None         ; 1.374 ns   ; keyIn[4]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A   ; None         ; 1.371 ns   ; keyIn[4]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A   ; None         ; 1.253 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[2]              ; clk           ;
; N/A   ; None         ; 1.200 ns   ; keyIn[9]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A   ; None         ; 1.186 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e            ; clk           ;
; N/A   ; None         ; 1.175 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[8]              ; clockStepMode ;
; N/A   ; None         ; 1.126 ns   ; keyIn[7]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A   ; None         ; 1.125 ns   ; keyIn[15]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A   ; None         ; 1.123 ns   ; keyIn[7]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A   ; None         ; 1.119 ns   ; keyIn[9]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A   ; None         ; 1.110 ns   ; keyIn[12]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A   ; None         ; 1.044 ns   ; keyIn[15]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A   ; None         ; 1.013 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[0]              ; clk           ;
; N/A   ; None         ; 0.997 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[1]              ; clk           ;
; N/A   ; None         ; 0.990 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[8]              ; clk           ;
; N/A   ; None         ; 0.990 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[7]              ; clk           ;
; N/A   ; None         ; 0.985 ns   ; keyIn[1]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A   ; None         ; 0.977 ns   ; keyIn[2]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A   ; None         ; 0.957 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[9]              ; clk           ;
; N/A   ; None         ; 0.939 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[10]             ; clk           ;
; N/A   ; None         ; 0.938 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[3]              ; clockStepMode ;
; N/A   ; None         ; 0.938 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[5]              ; clockStepMode ;
; N/A   ; None         ; 0.915 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[14]             ; clockStepMode ;
; N/A   ; None         ; 0.907 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[6]              ; clk           ;
; N/A   ; None         ; 0.907 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[8]              ; clk           ;
; N/A   ; None         ; 0.892 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[4]              ; clk           ;
; N/A   ; None         ; 0.872 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[0]              ; clk           ;
; N/A   ; None         ; 0.872 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[2]              ; clk           ;
; N/A   ; None         ; 0.872 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[3]              ; clk           ;
; N/A   ; None         ; 0.831 ns   ; keyIn[8]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A   ; None         ; 0.813 ns   ; keyIn[12]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A   ; None         ; 0.785 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[2]              ; clockStepMode ;
; N/A   ; None         ; 0.746 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[12]             ; clk           ;
; N/A   ; None         ; 0.746 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]             ; clk           ;
; N/A   ; None         ; 0.736 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[6]              ; clk           ;
; N/A   ; None         ; 0.732 ns   ; keyIn[12]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A   ; None         ; 0.720 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[4]              ; clk           ;
; N/A   ; None         ; 0.720 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5]              ; clk           ;
; N/A   ; None         ; 0.718 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e            ; clockStepMode ;
; N/A   ; None         ; 0.688 ns   ; keyIn[1]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A   ; None         ; 0.687 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[1]              ; clk           ;
; N/A   ; None         ; 0.680 ns   ; keyIn[2]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A   ; None         ; 0.622 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15]             ; clk           ;
; N/A   ; None         ; 0.612 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[9]              ; clk           ;
; N/A   ; None         ; 0.607 ns   ; keyIn[1]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A   ; None         ; 0.605 ns   ; keyIn[0]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A   ; None         ; 0.602 ns   ; keyIn[0]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A   ; None         ; 0.599 ns   ; keyIn[2]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A   ; None         ; 0.552 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[7]              ; clk           ;
; N/A   ; None         ; 0.545 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[0]              ; clockStepMode ;
; N/A   ; None         ; 0.540 ns   ; keyIn[10]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A   ; None         ; 0.534 ns   ; keyIn[8]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A   ; None         ; 0.529 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[1]              ; clockStepMode ;
; N/A   ; None         ; 0.522 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[8]              ; clockStepMode ;
; N/A   ; None         ; 0.522 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[7]              ; clockStepMode ;
; N/A   ; None         ; 0.503 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[11]             ; clk           ;
; N/A   ; None         ; 0.489 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[9]              ; clockStepMode ;
; N/A   ; None         ; 0.471 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[10]             ; clockStepMode ;
; N/A   ; None         ; 0.453 ns   ; keyIn[8]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A   ; None         ; 0.439 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[6]              ; clockStepMode ;
; N/A   ; None         ; 0.439 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[8]              ; clockStepMode ;
; N/A   ; None         ; 0.424 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[4]              ; clockStepMode ;
; N/A   ; None         ; 0.404 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[0]              ; clockStepMode ;
; N/A   ; None         ; 0.404 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[2]              ; clockStepMode ;
; N/A   ; None         ; 0.404 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[3]              ; clockStepMode ;
; N/A   ; None         ; 0.278 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[12]             ; clockStepMode ;
; N/A   ; None         ; 0.278 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]             ; clockStepMode ;
; N/A   ; None         ; 0.268 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[6]              ; clockStepMode ;
; N/A   ; None         ; 0.252 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[4]              ; clockStepMode ;
; N/A   ; None         ; 0.252 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5]              ; clockStepMode ;
; N/A   ; None         ; 0.243 ns   ; keyIn[10]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A   ; None         ; 0.219 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[1]              ; clockStepMode ;
; N/A   ; None         ; 0.201 ns   ; keyIn[9]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A   ; None         ; 0.198 ns   ; keyIn[9]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A   ; None         ; 0.162 ns   ; keyIn[10]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A   ; None         ; 0.154 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15]             ; clockStepMode ;
; N/A   ; None         ; 0.144 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[9]              ; clockStepMode ;
; N/A   ; None         ; 0.126 ns   ; keyIn[15]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A   ; None         ; 0.123 ns   ; keyIn[15]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A   ; None         ; 0.084 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[7]              ; clockStepMode ;
; N/A   ; None         ; 0.035 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[11]             ; clockStepMode ;
; N/A   ; None         ; 0.017 ns   ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[10]             ; clk           ;
; N/A   ; None         ; -0.186 ns  ; keyIn[12]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A   ; None         ; -0.189 ns  ; keyIn[12]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A   ; None         ; -0.305 ns  ; keyIn[5]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[5]  ; clk           ;
; N/A   ; None         ; -0.307 ns  ; keyIn[15]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[15] ; clk           ;
; N/A   ; None         ; -0.311 ns  ; keyIn[1]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A   ; None         ; -0.314 ns  ; keyIn[1]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A   ; None         ; -0.319 ns  ; keyIn[2]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A   ; None         ; -0.322 ns  ; keyIn[2]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A   ; None         ; -0.337 ns  ; keyIn[3]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[3]  ; clk           ;
; N/A   ; None         ; -0.376 ns  ; keyIn[2]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[2]  ; clk           ;
; N/A   ; None         ; -0.388 ns  ; keyIn[4]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[4]  ; clk           ;
; N/A   ; None         ; -0.397 ns  ; keyIn[11]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[11] ; clk           ;
; N/A   ; None         ; -0.405 ns  ; keyIn[7]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[7]  ; clk           ;
; N/A   ; None         ; -0.445 ns  ; keyIn[6]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[6]  ; clk           ;
; N/A   ; None         ; -0.451 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[10]             ; clockStepMode ;
; N/A   ; None         ; -0.465 ns  ; keyIn[8]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A   ; None         ; -0.468 ns  ; keyIn[8]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A   ; None         ; -0.476 ns  ; keyIn[0]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[0]  ; clk           ;
; N/A   ; None         ; -0.584 ns  ; keyIn[10]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[10] ; clk           ;
; N/A   ; None         ; -0.654 ns  ; keyIn[14]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[14] ; clk           ;
; N/A   ; None         ; -0.756 ns  ; keyIn[10]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A   ; None         ; -0.759 ns  ; keyIn[10]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A   ; None         ; -0.769 ns  ; keyIn[8]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[8]  ; clk           ;
; N/A   ; None         ; -0.777 ns  ; keyIn[13]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[13] ; clk           ;
; N/A   ; None         ; -0.785 ns  ; stepSwitch          ; DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|step_node   ; clk           ;
; N/A   ; None         ; -0.819 ns  ; keyIn[12]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[12] ; clk           ;
; N/A   ; None         ; -0.823 ns  ; keyIn[9]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[9]  ; clk           ;
; N/A   ; None         ; -0.935 ns  ; keyIn[1]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[1]  ; clk           ;
; N/A   ; None         ; -1.013 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r              ; clk           ;
; N/A   ; None         ; -1.150 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[10]             ; clk           ;
; N/A   ; None         ; -1.150 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[6]              ; clk           ;
; N/A   ; None         ; -1.150 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]              ; clk           ;
; N/A   ; None         ; -1.279 ns  ; registerSelect_sw   ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|select_node    ; clk           ;
; N/A   ; None         ; -1.481 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r              ; clockStepMode ;
; N/A   ; None         ; -1.489 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[0]              ; clk           ;
; N/A   ; None         ; -1.489 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]              ; clk           ;
; N/A   ; None         ; -1.489 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[5]              ; clk           ;
; N/A   ; None         ; -1.489 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[3]              ; clk           ;
; N/A   ; None         ; -1.569 ns  ; fgo_sw              ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgo_set        ; clk           ;
; N/A   ; None         ; -1.618 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[10]             ; clockStepMode ;
; N/A   ; None         ; -1.618 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[6]              ; clockStepMode ;
; N/A   ; None         ; -1.618 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]              ; clockStepMode ;
; N/A   ; None         ; -1.845 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[9]              ; clk           ;
; N/A   ; None         ; -1.957 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[0]              ; clockStepMode ;
; N/A   ; None         ; -1.957 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]              ; clockStepMode ;
; N/A   ; None         ; -1.957 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[5]              ; clockStepMode ;
; N/A   ; None         ; -1.957 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[3]              ; clockStepMode ;
; N/A   ; None         ; -2.135 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[11]             ; clk           ;
; N/A   ; None         ; -2.135 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]              ; clk           ;
; N/A   ; None         ; -2.135 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[2]              ; clk           ;
; N/A   ; None         ; -2.313 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[9]              ; clockStepMode ;
; N/A   ; None         ; -2.603 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[11]             ; clockStepMode ;
; N/A   ; None         ; -2.603 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]              ; clockStepMode ;
; N/A   ; None         ; -2.603 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[2]              ; clockStepMode ;
; N/A   ; None         ; -4.447 ns  ; reset_in            ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|i                  ; clk           ;
; N/A   ; None         ; -4.915 ns  ; reset_in            ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|i                  ; clockStepMode ;
+-------+--------------+------------+---------------------+-----------------------------------------------------------------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------+-----------------+---------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                           ; To              ; From Clock    ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------+-----------------+---------------+
; N/A                                     ; None                                                ; 29.496 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[25] ; clk           ;
; N/A                                     ; None                                                ; 29.319 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[25] ; clk           ;
; N/A                                     ; None                                                ; 29.085 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[25] ; clk           ;
; N/A                                     ; None                                                ; 27.957 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[15] ; clk           ;
; N/A                                     ; None                                                ; 27.948 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[10] ; clk           ;
; N/A                                     ; None                                                ; 27.947 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[9]  ; clk           ;
; N/A                                     ; None                                                ; 27.946 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[11] ; clk           ;
; N/A                                     ; None                                                ; 27.818 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[15] ; clk           ;
; N/A                                     ; None                                                ; 27.809 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[10] ; clk           ;
; N/A                                     ; None                                                ; 27.808 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[9]  ; clk           ;
; N/A                                     ; None                                                ; 27.807 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[11] ; clk           ;
; N/A                                     ; None                                                ; 27.719 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[13]            ; SelectedReg[25] ; clk           ;
; N/A                                     ; None                                                ; 27.678 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[12] ; clk           ;
; N/A                                     ; None                                                ; 27.677 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[14] ; clk           ;
; N/A                                     ; None                                                ; 27.665 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[13] ; clk           ;
; N/A                                     ; None                                                ; 27.539 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[12] ; clk           ;
; N/A                                     ; None                                                ; 27.538 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[14] ; clk           ;
; N/A                                     ; None                                                ; 27.526 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[13] ; clk           ;
; N/A                                     ; None                                                ; 27.158 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[13]            ; SelectedReg[25] ; clockStepMode ;
; N/A                                     ; None                                                ; 26.997 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[13]            ; SelectedReg[25] ; clk           ;
; N/A                                     ; None                                                ; 26.983 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[26] ; clk           ;
; N/A                                     ; None                                                ; 26.811 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[13]            ; SelectedReg[25] ; clk           ;
; N/A                                     ; None                                                ; 26.806 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[26] ; clk           ;
; N/A                                     ; None                                                ; 26.756 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[27] ; clk           ;
; N/A                                     ; None                                                ; 26.754 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[30] ; clk           ;
; N/A                                     ; None                                                ; 26.704 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[31] ; clk           ;
; N/A                                     ; None                                                ; 26.667 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[28] ; clk           ;
; N/A                                     ; None                                                ; 26.579 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[27] ; clk           ;
; N/A                                     ; None                                                ; 26.577 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[30] ; clk           ;
; N/A                                     ; None                                                ; 26.572 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[26] ; clk           ;
; N/A                                     ; None                                                ; 26.527 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[31] ; clk           ;
; N/A                                     ; None                                                ; 26.490 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[28] ; clk           ;
; N/A                                     ; None                                                ; 26.436 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|dr[13]            ; SelectedReg[25] ; clockStepMode ;
; N/A                                     ; None                                                ; 26.391 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[17] ; clk           ;
; N/A                                     ; None                                                ; 26.385 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[29] ; clk           ;
; N/A                                     ; None                                                ; 26.362 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13]            ; SelectedReg[25] ; clk           ;
; N/A                                     ; None                                                ; 26.345 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[27] ; clk           ;
; N/A                                     ; None                                                ; 26.343 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[30] ; clk           ;
; N/A                                     ; None                                                ; 26.322 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[15] ; clk           ;
; N/A                                     ; None                                                ; 26.314 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[9]  ; clk           ;
; N/A                                     ; None                                                ; 26.312 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[10] ; clk           ;
; N/A                                     ; None                                                ; 26.311 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[11] ; clk           ;
; N/A                                     ; None                                                ; 26.293 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[31] ; clk           ;
; N/A                                     ; None                                                ; 26.292 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[18] ; clk           ;
; N/A                                     ; None                                                ; 26.272 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[17] ; clk           ;
; N/A                                     ; None                                                ; 26.256 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[28] ; clk           ;
; N/A                                     ; None                                                ; 26.250 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|tr[13]            ; SelectedReg[25] ; clockStepMode ;
; N/A                                     ; None                                                ; 26.232 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[19] ; clk           ;
; N/A                                     ; None                                                ; 26.208 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[29] ; clk           ;
; N/A                                     ; None                                                ; 26.173 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[18] ; clk           ;
; N/A                                     ; None                                                ; 26.125 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[17] ; clk           ;
; N/A                                     ; None                                                ; 26.113 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[19] ; clk           ;
; N/A                                     ; None                                                ; 26.042 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[12] ; clk           ;
; N/A                                     ; None                                                ; 26.040 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[14] ; clk           ;
; N/A                                     ; None                                                ; 26.035 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[13] ; clk           ;
; N/A                                     ; None                                                ; 26.026 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[18] ; clk           ;
; N/A                                     ; None                                                ; 25.974 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[29] ; clk           ;
; N/A                                     ; None                                                ; 25.966 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[19] ; clk           ;
; N/A                                     ; None                                                ; 25.961 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[22] ; clk           ;
; N/A                                     ; None                                                ; 25.959 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[21] ; clk           ;
; N/A                                     ; None                                                ; 25.953 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[20] ; clk           ;
; N/A                                     ; None                                                ; 25.951 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[23] ; clk           ;
; N/A                                     ; None                                                ; 25.933 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[6]             ; SelectedReg[15] ; clk           ;
; N/A                                     ; None                                                ; 25.925 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[6]             ; SelectedReg[9]  ; clk           ;
; N/A                                     ; None                                                ; 25.923 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[6]             ; SelectedReg[10] ; clk           ;
; N/A                                     ; None                                                ; 25.922 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[6]             ; SelectedReg[11] ; clk           ;
; N/A                                     ; None                                                ; 25.893 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]             ; SelectedReg[15] ; clk           ;
; N/A                                     ; None                                                ; 25.885 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]             ; SelectedReg[9]  ; clk           ;
; N/A                                     ; None                                                ; 25.883 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]             ; SelectedReg[10] ; clk           ;
; N/A                                     ; None                                                ; 25.882 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]             ; SelectedReg[11] ; clk           ;
; N/A                                     ; None                                                ; 25.852 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[2]  ; clk           ;
; N/A                                     ; None                                                ; 25.842 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[22] ; clk           ;
; N/A                                     ; None                                                ; 25.840 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[21] ; clk           ;
; N/A                                     ; None                                                ; 25.834 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[20] ; clk           ;
; N/A                                     ; None                                                ; 25.833 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[23] ; clk           ;
; N/A                                     ; None                                                ; 25.829 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[4]  ; clk           ;
; N/A                                     ; None                                                ; 25.824 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[7]  ; clk           ;
; N/A                                     ; None                                                ; 25.820 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[5]  ; clk           ;
; N/A                                     ; None                                                ; 25.801 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13]            ; SelectedReg[25] ; clockStepMode ;
; N/A                                     ; None                                                ; 25.759 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]             ; SelectedReg[15] ; clk           ;
; N/A                                     ; None                                                ; 25.750 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]             ; SelectedReg[10] ; clk           ;
; N/A                                     ; None                                                ; 25.749 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]             ; SelectedReg[9]  ; clk           ;
; N/A                                     ; None                                                ; 25.748 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]             ; SelectedReg[11] ; clk           ;
; N/A                                     ; None                                                ; 25.695 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[22] ; clk           ;
; N/A                                     ; None                                                ; 25.693 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[21] ; clk           ;
; N/A                                     ; None                                                ; 25.687 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[20] ; clk           ;
; N/A                                     ; None                                                ; 25.686 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[0] ; SelectedReg[23] ; clk           ;
; N/A                                     ; None                                                ; 25.653 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[6]             ; SelectedReg[12] ; clk           ;
; N/A                                     ; None                                                ; 25.651 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[6]             ; SelectedReg[14] ; clk           ;
; N/A                                     ; None                                                ; 25.646 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[6]             ; SelectedReg[13] ; clk           ;
; N/A                                     ; None                                                ; 25.613 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]             ; SelectedReg[12] ; clk           ;
; N/A                                     ; None                                                ; 25.611 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]             ; SelectedReg[14] ; clk           ;
; N/A                                     ; None                                                ; 25.610 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[4]             ; SelectedReg[15] ; clk           ;
; N/A                                     ; None                                                ; 25.606 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]             ; SelectedReg[13] ; clk           ;
; N/A                                     ; None                                                ; 25.600 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[4]             ; SelectedReg[9]  ; clk           ;
; N/A                                     ; None                                                ; 25.597 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[4]             ; SelectedReg[10] ; clk           ;
; N/A                                     ; None                                                ; 25.596 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[4]             ; SelectedReg[11] ; clk           ;
; N/A                                     ; None                                                ; 25.577 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[3]  ; clk           ;
; N/A                                     ; None                                                ; 25.577 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[6]  ; clk           ;
; N/A                                     ; None                                                ; 25.568 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1] ; SelectedReg[1]  ; clk           ;
; N/A                                     ; None                                                ; 25.528 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[2]  ; clk           ;
; N/A                                     ; None                                                ; 25.501 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[4]  ; clk           ;
; N/A                                     ; None                                                ; 25.500 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[7]  ; clk           ;
; N/A                                     ; None                                                ; 25.487 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[5]  ; clk           ;
; N/A                                     ; None                                                ; 25.480 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]             ; SelectedReg[12] ; clk           ;
; N/A                                     ; None                                                ; 25.479 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]             ; SelectedReg[14] ; clk           ;
; N/A                                     ; None                                                ; 25.467 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]             ; SelectedReg[13] ; clk           ;
; N/A                                     ; None                                                ; 25.456 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]             ; SelectedReg[15] ; clk           ;
; N/A                                     ; None                                                ; 25.446 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]             ; SelectedReg[9]  ; clk           ;
; N/A                                     ; None                                                ; 25.443 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]             ; SelectedReg[10] ; clk           ;
; N/A                                     ; None                                                ; 25.442 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]             ; SelectedReg[11] ; clk           ;
; N/A                                     ; None                                                ; 25.372 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[6]             ; SelectedReg[15] ; clockStepMode ;
; N/A                                     ; None                                                ; 25.364 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[6]             ; SelectedReg[9]  ; clockStepMode ;
; N/A                                     ; None                                                ; 25.362 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[6]             ; SelectedReg[10] ; clockStepMode ;
; N/A                                     ; None                                                ; 25.361 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[6]             ; SelectedReg[11] ; clockStepMode ;
; N/A                                     ; None                                                ; 25.332 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]             ; SelectedReg[15] ; clockStepMode ;
; N/A                                     ; None                                                ; 25.329 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[4]             ; SelectedReg[12] ; clk           ;
; N/A                                     ; None                                                ; 25.327 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[4]             ; SelectedReg[14] ; clk           ;
; N/A                                     ; None                                                ; 25.324 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]             ; SelectedReg[9]  ; clockStepMode ;
; N/A                                     ; None                                                ; 25.322 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]             ; SelectedReg[10] ; clockStepMode ;
; N/A                                     ; None                                                ; 25.321 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]             ; SelectedReg[11] ; clockStepMode ;
; N/A                                     ; None                                                ; 25.321 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[4]             ; SelectedReg[13] ; clk           ;
; N/A                                     ; None                                                ; 25.310 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[6]             ; SelectedReg[15] ; clk           ;
; N/A                                     ; None                                                ; 25.302 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[6]             ; SelectedReg[9]  ; clk           ;
; N/A                                     ; None                                                ; 25.300 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[6]             ; SelectedReg[10] ; clk           ;
; N/A                                     ; None                                                ; 25.299 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[6]             ; SelectedReg[11] ; clk           ;
; N/A                                     ; None                                                ; 25.246 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[3]  ; clk           ;
; N/A                                     ; None                                                ; 25.245 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[1]  ; clk           ;
; N/A                                     ; None                                                ; 25.236 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[2] ; SelectedReg[6]  ; clk           ;
; N/A                                     ; None                                                ; 25.206 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[13]            ; SelectedReg[26] ; clk           ;
; N/A                                     ; None                                                ; 25.198 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]             ; SelectedReg[2]  ; clk           ;
; N/A                                     ; None                                                ; 25.198 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]             ; SelectedReg[15] ; clockStepMode ;
; N/A                                     ; None                                                ; 25.189 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]             ; SelectedReg[10] ; clockStepMode ;
; N/A                                     ; None                                                ; 25.188 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]             ; SelectedReg[9]  ; clockStepMode ;
; N/A                                     ; None                                                ; 25.187 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]             ; SelectedReg[11] ; clockStepMode ;
; N/A                                     ; None                                                ; 25.175 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]             ; SelectedReg[12] ; clk           ;
; N/A                                     ; None                                                ; 25.173 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]             ; SelectedReg[14] ; clk           ;
; N/A                                     ; None                                                ; 25.171 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]             ; SelectedReg[4]  ; clk           ;
; N/A                                     ; None                                                ; 25.170 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]             ; SelectedReg[7]  ; clk           ;
; N/A                                     ; None                                                ; 25.167 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]             ; SelectedReg[13] ; clk           ;
; N/A                                     ; None                                                ; 25.157 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]             ; SelectedReg[5]  ; clk           ;
; N/A                                     ; None                                                ; 25.092 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[6]             ; SelectedReg[12] ; clockStepMode ;
; N/A                                     ; None                                                ; 25.090 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[6]             ; SelectedReg[14] ; clockStepMode ;
; N/A                                     ; None                                                ; 25.085 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[6]             ; SelectedReg[13] ; clockStepMode ;
; N/A                                     ; None                                                ; 25.052 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]             ; SelectedReg[12] ; clockStepMode ;
; N/A                                     ; None                                                ; 25.050 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]             ; SelectedReg[14] ; clockStepMode ;
; N/A                                     ; None                                                ; 25.049 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[4]             ; SelectedReg[15] ; clockStepMode ;
; N/A                                     ; None                                                ; 25.045 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[6]             ; SelectedReg[13] ; clockStepMode ;
; N/A                                     ; None                                                ; 25.039 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[4]             ; SelectedReg[9]  ; clockStepMode ;
; N/A                                     ; None                                                ; 25.036 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[4]             ; SelectedReg[10] ; clockStepMode ;
; N/A                                     ; None                                                ; 25.035 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[4]             ; SelectedReg[11] ; clockStepMode ;
; N/A                                     ; None                                                ; 25.030 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[6]             ; SelectedReg[12] ; clk           ;
; N/A                                     ; None                                                ; 25.028 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[6]             ; SelectedReg[14] ; clk           ;
; N/A                                     ; None                                                ; 25.023 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[6]             ; SelectedReg[13] ; clk           ;
; N/A                                     ; None                                                ; 25.015 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[3]             ; SelectedReg[2]  ; clk           ;
; N/A                                     ; None                                                ; 24.992 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[3]             ; SelectedReg[4]  ; clk           ;
; N/A                                     ; None                                                ; 24.987 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[3]             ; SelectedReg[7]  ; clk           ;
; N/A                                     ; None                                                ; 24.983 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[3]             ; SelectedReg[5]  ; clk           ;
; N/A                                     ; None                                                ; 24.979 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[13]            ; SelectedReg[27] ; clk           ;
; N/A                                     ; None                                                ; 24.977 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[13]            ; SelectedReg[30] ; clk           ;
; N/A                                     ; None                                                ; 24.927 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[13]            ; SelectedReg[31] ; clk           ;
; N/A                                     ; None                                                ; 24.919 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]             ; SelectedReg[12] ; clockStepMode ;
; N/A                                     ; None                                                ; 24.918 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]             ; SelectedReg[14] ; clockStepMode ;
; N/A                                     ; None                                                ; 24.916 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]             ; SelectedReg[3]  ; clk           ;
; N/A                                     ; None                                                ; 24.915 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]             ; SelectedReg[1]  ; clk           ;
; N/A                                     ; None                                                ; 24.906 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]             ; SelectedReg[6]  ; clk           ;
; N/A                                     ; None                                                ; 24.906 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]             ; SelectedReg[13] ; clockStepMode ;
; N/A                                     ; None                                                ; 24.895 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]             ; SelectedReg[15] ; clockStepMode ;
; N/A                                     ; None                                                ; 24.890 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[13]            ; SelectedReg[28] ; clk           ;
; N/A                                     ; None                                                ; 24.885 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]             ; SelectedReg[9]  ; clockStepMode ;
; N/A                                     ; None                                                ; 24.882 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]             ; SelectedReg[10] ; clockStepMode ;
; N/A                                     ; None                                                ; 24.881 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]             ; SelectedReg[11] ; clockStepMode ;
; N/A                                     ; None                                                ; 24.856 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[7]             ; SelectedReg[15] ; clk           ;
; N/A                                     ; None                                                ; 24.847 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[7]             ; SelectedReg[10] ; clk           ;
; N/A                                     ; None                                                ; 24.846 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[7]             ; SelectedReg[9]  ; clk           ;
; N/A                                     ; None                                                ; 24.845 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[7]             ; SelectedReg[11] ; clk           ;
; N/A                                     ; None                                                ; 24.768 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[4]             ; SelectedReg[12] ; clockStepMode ;
; N/A                                     ; None                                                ; 24.766 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[4]             ; SelectedReg[14] ; clockStepMode ;
; N/A                                     ; None                                                ; 24.760 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[4]             ; SelectedReg[13] ; clockStepMode ;
; N/A                                     ; None                                                ; 24.749 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[6]             ; SelectedReg[15] ; clockStepMode ;
; N/A                                     ; None                                                ; 24.741 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[6]             ; SelectedReg[9]  ; clockStepMode ;
; N/A                                     ; None                                                ; 24.740 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[3]             ; SelectedReg[3]  ; clk           ;
; N/A                                     ; None                                                ; 24.740 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[3]             ; SelectedReg[6]  ; clk           ;
; N/A                                     ; None                                                ; 24.739 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[6]             ; SelectedReg[10] ; clockStepMode ;
; N/A                                     ; None                                                ; 24.738 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[6]             ; SelectedReg[11] ; clockStepMode ;
; N/A                                     ; None                                                ; 24.731 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[3]             ; SelectedReg[1]  ; clk           ;
; N/A                                     ; None                                                ; 24.718 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[5]             ; SelectedReg[15] ; clk           ;
; N/A                                     ; None                                                ; 24.715 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[5]             ; SelectedReg[9]  ; clk           ;
; N/A                                     ; None                                                ; 24.703 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[5]             ; SelectedReg[11] ; clk           ;
; N/A                                     ; None                                                ; 24.701 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[5]             ; SelectedReg[10] ; clk           ;
; N/A                                     ; None                                                ; 24.645 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ir[13]            ; SelectedReg[26] ; clockStepMode ;
; N/A                                     ; None                                                ; 24.637 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]             ; SelectedReg[2]  ; clockStepMode ;
; N/A                                     ; None                                                ; 24.635 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[6]             ; SelectedReg[15] ; clk           ;
; N/A                                     ; None                                                ; 24.627 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[6]             ; SelectedReg[9]  ; clk           ;
; N/A                                     ; None                                                ; 24.625 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[6]             ; SelectedReg[10] ; clk           ;
; N/A                                     ; None                                                ; 24.624 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[6]             ; SelectedReg[11] ; clk           ;
; N/A                                     ; None                                                ; 24.614 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]             ; SelectedReg[12] ; clockStepMode ;
; N/A                                     ; None                                                ; 24.612 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]             ; SelectedReg[14] ; clockStepMode ;
; N/A                                     ; None                                                ; 24.610 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]             ; SelectedReg[4]  ; clockStepMode ;
; N/A                                     ; None                                                ; 24.609 ns  ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]             ; SelectedReg[7]  ; clockStepMode ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                ;                 ;               ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------------------------------+-----------------+---------------+


+---------------------------------------------------------------------------------------+
; tpd                                                                                   ;
+-------+-------------------+-----------------+---------------------+-------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                ; To                ;
+-------+-------------------+-----------------+---------------------+-------------------+
; N/A   ; None              ; 14.666 ns       ; reset_in            ; SelectedReg[15]   ;
; N/A   ; None              ; 14.657 ns       ; reset_in            ; SelectedReg[10]   ;
; N/A   ; None              ; 14.656 ns       ; reset_in            ; SelectedReg[9]    ;
; N/A   ; None              ; 14.655 ns       ; reset_in            ; SelectedReg[11]   ;
; N/A   ; None              ; 14.564 ns       ; reset_in            ; SelectedReg[25]   ;
; N/A   ; None              ; 14.424 ns       ; reset_in            ; SelectedReg[26]   ;
; N/A   ; None              ; 14.387 ns       ; reset_in            ; SelectedReg[12]   ;
; N/A   ; None              ; 14.386 ns       ; reset_in            ; SelectedReg[14]   ;
; N/A   ; None              ; 14.374 ns       ; reset_in            ; SelectedReg[13]   ;
; N/A   ; None              ; 14.198 ns       ; reset_in            ; SelectedReg[27]   ;
; N/A   ; None              ; 14.195 ns       ; reset_in            ; SelectedReg[30]   ;
; N/A   ; None              ; 14.145 ns       ; reset_in            ; SelectedReg[31]   ;
; N/A   ; None              ; 14.108 ns       ; reset_in            ; SelectedReg[28]   ;
; N/A   ; None              ; 13.966 ns       ; reset_in            ; SelectedReg[2]    ;
; N/A   ; None              ; 13.939 ns       ; reset_in            ; SelectedReg[4]    ;
; N/A   ; None              ; 13.938 ns       ; reset_in            ; SelectedReg[7]    ;
; N/A   ; None              ; 13.925 ns       ; reset_in            ; SelectedReg[5]    ;
; N/A   ; None              ; 13.824 ns       ; reset_in            ; SelectedReg[29]   ;
; N/A   ; None              ; 13.756 ns       ; reset_in            ; SelectedReg[17]   ;
; N/A   ; None              ; 13.684 ns       ; reset_in            ; SelectedReg[3]    ;
; N/A   ; None              ; 13.683 ns       ; reset_in            ; SelectedReg[1]    ;
; N/A   ; None              ; 13.674 ns       ; reset_in            ; SelectedReg[6]    ;
; N/A   ; None              ; 13.657 ns       ; reset_in            ; SelectedReg[18]   ;
; N/A   ; None              ; 13.597 ns       ; reset_in            ; SelectedReg[19]   ;
; N/A   ; None              ; 13.326 ns       ; reset_in            ; SelectedReg[22]   ;
; N/A   ; None              ; 13.324 ns       ; reset_in            ; SelectedReg[21]   ;
; N/A   ; None              ; 13.318 ns       ; reset_in            ; SelectedReg[20]   ;
; N/A   ; None              ; 13.317 ns       ; reset_in            ; SelectedReg[23]   ;
; N/A   ; None              ; 8.308 ns        ; clockStepMode       ; state_mode_led[0] ;
; N/A   ; None              ; 8.283 ns        ; instructionStepMode ; state_mode_led[1] ;
; N/A   ; None              ; 8.142 ns        ; runMode             ; state_mode_led[2] ;
+-------+-------------------+-----------------+---------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                              ;
+---------------+-------------+-----------+---------------------+-----------------------------------------------------------------+---------------+
; Minimum Slack ; Required th ; Actual th ; From                ; To                                                              ; To Clock      ;
+---------------+-------------+-----------+---------------------+-----------------------------------------------------------------+---------------+
; N/A           ; None        ; 6.743 ns  ; keyIn[13]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A           ; None        ; 6.372 ns  ; keyIn[14]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A           ; None        ; 6.350 ns  ; keyIn[13]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A           ; None        ; 6.269 ns  ; keyIn[11]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A           ; None        ; 6.204 ns  ; keyIn[10]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A           ; None        ; 6.139 ns  ; keyIn[12]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A           ; None        ; 5.979 ns  ; keyIn[14]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A           ; None        ; 5.894 ns  ; keyIn[7]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A           ; None        ; 5.889 ns  ; keyIn[12]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A           ; None        ; 5.888 ns  ; keyIn[12]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A           ; None        ; 5.876 ns  ; keyIn[11]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A           ; None        ; 5.816 ns  ; keyIn[9]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A           ; None        ; 5.757 ns  ; keyIn[6]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A           ; None        ; 5.746 ns  ; keyIn[12]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A           ; None        ; 5.718 ns  ; keyIn[13]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A           ; None        ; 5.624 ns  ; keyIn[6]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A           ; None        ; 5.623 ns  ; keyIn[6]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A           ; None        ; 5.621 ns  ; keyIn[8]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A           ; None        ; 5.588 ns  ; keyIn[4]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A           ; None        ; 5.582 ns  ; keyIn[13]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A           ; None        ; 5.528 ns  ; keyIn[7]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A           ; None        ; 5.527 ns  ; keyIn[7]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A           ; None        ; 5.522 ns  ; reset_in            ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|i                  ; clk           ;
; N/A           ; None        ; 5.517 ns  ; keyIn[5]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A           ; None        ; 5.429 ns  ; keyIn[3]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A           ; None        ; 5.411 ns  ; keyIn[5]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A           ; None        ; 5.410 ns  ; keyIn[5]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A           ; None        ; 5.407 ns  ; keyIn[11]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A           ; None        ; 5.406 ns  ; keyIn[11]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A           ; None        ; 5.405 ns  ; keyIn[3]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A           ; None        ; 5.404 ns  ; keyIn[3]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A           ; None        ; 5.347 ns  ; keyIn[14]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A           ; None        ; 5.338 ns  ; keyIn[14]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A           ; None        ; 5.325 ns  ; keyIn[15]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A           ; None        ; 5.267 ns  ; keyIn[10]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A           ; None        ; 5.266 ns  ; keyIn[10]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A           ; None        ; 5.259 ns  ; keyIn[0]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A           ; None        ; 5.222 ns  ; keyIn[4]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A           ; None        ; 5.221 ns  ; keyIn[4]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A           ; None        ; 5.125 ns  ; keyIn[10]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A           ; None        ; 5.102 ns  ; keyIn[2]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A           ; None        ; 5.094 ns  ; keyIn[1]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A           ; None        ; 5.078 ns  ; keyIn[15]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A           ; None        ; 5.077 ns  ; keyIn[15]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A           ; None        ; 4.979 ns  ; keyIn[2]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A           ; None        ; 4.961 ns  ; reset_in            ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|i                  ; clockStepMode ;
; N/A           ; None        ; 4.932 ns  ; keyIn[15]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A           ; None        ; 4.893 ns  ; keyIn[0]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A           ; None        ; 4.892 ns  ; keyIn[0]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A           ; None        ; 4.876 ns  ; keyIn[9]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A           ; None        ; 4.875 ns  ; keyIn[9]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A           ; None        ; 4.849 ns  ; keyIn[1]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A           ; None        ; 4.734 ns  ; keyIn[9]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A           ; None        ; 4.721 ns  ; keyIn[8]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[2]       ; clk           ;
; N/A           ; None        ; 4.613 ns  ; keyIn[2]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A           ; None        ; 4.612 ns  ; keyIn[2]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A           ; None        ; 4.561 ns  ; keyIn[8]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A           ; None        ; 4.501 ns  ; keyIn[0]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A           ; None        ; 4.483 ns  ; keyIn[1]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A           ; None        ; 4.482 ns  ; keyIn[1]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[1]       ; clk           ;
; N/A           ; None        ; 4.355 ns  ; keyIn[8]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[0]       ; clk           ;
; N/A           ; None        ; 3.980 ns  ; keyIn[7]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A           ; None        ; 3.970 ns  ; keyIn[6]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A           ; None        ; 3.857 ns  ; keyIn[12]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A           ; None        ; 3.757 ns  ; keyIn[5]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A           ; None        ; 3.751 ns  ; keyIn[3]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A           ; None        ; 3.732 ns  ; keyIn[4]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]       ; clk           ;
; N/A           ; None        ; 3.690 ns  ; keyIn[13]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A           ; None        ; 3.592 ns  ; keyIn[6]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A           ; None        ; 3.496 ns  ; keyIn[7]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A           ; None        ; 3.379 ns  ; keyIn[5]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A           ; None        ; 3.375 ns  ; keyIn[11]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A           ; None        ; 3.373 ns  ; keyIn[3]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A           ; None        ; 3.319 ns  ; keyIn[14]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A           ; None        ; 3.235 ns  ; keyIn[10]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A           ; None        ; 3.226 ns  ; keyIn[0]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A           ; None        ; 3.210 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[11]             ; clk           ;
; N/A           ; None        ; 3.210 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]              ; clk           ;
; N/A           ; None        ; 3.210 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[2]              ; clk           ;
; N/A           ; None        ; 3.190 ns  ; keyIn[4]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A           ; None        ; 3.046 ns  ; keyIn[15]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A           ; None        ; 2.920 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[9]              ; clk           ;
; N/A           ; None        ; 2.844 ns  ; keyIn[9]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A           ; None        ; 2.649 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[11]             ; clockStepMode ;
; N/A           ; None        ; 2.649 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]              ; clockStepMode ;
; N/A           ; None        ; 2.649 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[2]              ; clockStepMode ;
; N/A           ; None        ; 2.583 ns  ; keyIn[8]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A           ; None        ; 2.581 ns  ; keyIn[2]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A           ; None        ; 2.564 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[0]              ; clk           ;
; N/A           ; None        ; 2.564 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]              ; clk           ;
; N/A           ; None        ; 2.564 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[5]              ; clk           ;
; N/A           ; None        ; 2.564 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[3]              ; clk           ;
; N/A           ; None        ; 2.451 ns  ; keyIn[1]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgi            ; clk           ;
; N/A           ; None        ; 2.359 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[9]              ; clockStepMode ;
; N/A           ; None        ; 2.344 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[1]              ; clk           ;
; N/A           ; None        ; 2.237 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15]             ; clk           ;
; N/A           ; None        ; 2.225 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[10]             ; clk           ;
; N/A           ; None        ; 2.225 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[6]              ; clk           ;
; N/A           ; None        ; 2.225 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]              ; clk           ;
; N/A           ; None        ; 2.189 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[2]              ; clk           ;
; N/A           ; None        ; 2.186 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[0]              ; clk           ;
; N/A           ; None        ; 2.185 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[3]              ; clk           ;
; N/A           ; None        ; 2.088 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r              ; clk           ;
; N/A           ; None        ; 2.054 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13]             ; clk           ;
; N/A           ; None        ; 2.003 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[0]              ; clockStepMode ;
; N/A           ; None        ; 2.003 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]              ; clockStepMode ;
; N/A           ; None        ; 2.003 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[5]              ; clockStepMode ;
; N/A           ; None        ; 2.003 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[3]              ; clockStepMode ;
; N/A           ; None        ; 1.968 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[6]              ; clk           ;
; N/A           ; None        ; 1.783 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[1]              ; clockStepMode ;
; N/A           ; None        ; 1.676 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15]             ; clockStepMode ;
; N/A           ; None        ; 1.668 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[4]              ; clk           ;
; N/A           ; None        ; 1.664 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[10]             ; clockStepMode ;
; N/A           ; None        ; 1.664 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[6]              ; clockStepMode ;
; N/A           ; None        ; 1.664 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[7]              ; clockStepMode ;
; N/A           ; None        ; 1.628 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[2]              ; clockStepMode ;
; N/A           ; None        ; 1.625 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[0]              ; clockStepMode ;
; N/A           ; None        ; 1.624 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[3]              ; clockStepMode ;
; N/A           ; None        ; 1.615 ns  ; fgo_sw              ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|fgo_set        ; clk           ;
; N/A           ; None        ; 1.551 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[8]              ; clk           ;
; N/A           ; None        ; 1.527 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|r              ; clockStepMode ;
; N/A           ; None        ; 1.518 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[12]             ; clk           ;
; N/A           ; None        ; 1.493 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[13]             ; clockStepMode ;
; N/A           ; None        ; 1.479 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5]              ; clk           ;
; N/A           ; None        ; 1.440 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[9]              ; clk           ;
; N/A           ; None        ; 1.407 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[6]              ; clockStepMode ;
; N/A           ; None        ; 1.360 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[10]             ; clk           ;
; N/A           ; None        ; 1.331 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[7]              ; clk           ;
; N/A           ; None        ; 1.325 ns  ; registerSelect_sw   ; DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|select_node    ; clk           ;
; N/A           ; None        ; 1.300 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]             ; clk           ;
; N/A           ; None        ; 1.295 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[14]             ; clk           ;
; N/A           ; None        ; 1.107 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[4]              ; clockStepMode ;
; N/A           ; None        ; 1.058 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[10]             ; clk           ;
; N/A           ; None        ; 0.990 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[8]              ; clockStepMode ;
; N/A           ; None        ; 0.981 ns  ; keyIn[1]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[1]  ; clk           ;
; N/A           ; None        ; 0.957 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[12]             ; clockStepMode ;
; N/A           ; None        ; 0.918 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[5]              ; clockStepMode ;
; N/A           ; None        ; 0.879 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[9]              ; clockStepMode ;
; N/A           ; None        ; 0.869 ns  ; keyIn[9]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[9]  ; clk           ;
; N/A           ; None        ; 0.865 ns  ; keyIn[12]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[12] ; clk           ;
; N/A           ; None        ; 0.831 ns  ; stepSwitch          ; DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|step_node   ; clk           ;
; N/A           ; None        ; 0.823 ns  ; keyIn[13]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[13] ; clk           ;
; N/A           ; None        ; 0.815 ns  ; keyIn[8]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[8]  ; clk           ;
; N/A           ; None        ; 0.799 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[10]             ; clockStepMode ;
; N/A           ; None        ; 0.770 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[7]              ; clockStepMode ;
; N/A           ; None        ; 0.739 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[11]             ; clockStepMode ;
; N/A           ; None        ; 0.734 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[14]             ; clockStepMode ;
; N/A           ; None        ; 0.700 ns  ; keyIn[14]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[14] ; clk           ;
; N/A           ; None        ; 0.630 ns  ; keyIn[10]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[10] ; clk           ;
; N/A           ; None        ; 0.572 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[11]             ; clk           ;
; N/A           ; None        ; 0.523 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[7]              ; clk           ;
; N/A           ; None        ; 0.522 ns  ; keyIn[0]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[0]  ; clk           ;
; N/A           ; None        ; 0.497 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[10]             ; clockStepMode ;
; N/A           ; None        ; 0.491 ns  ; keyIn[6]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[6]  ; clk           ;
; N/A           ; None        ; 0.451 ns  ; keyIn[7]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[7]  ; clk           ;
; N/A           ; None        ; 0.443 ns  ; keyIn[11]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[11] ; clk           ;
; N/A           ; None        ; 0.434 ns  ; keyIn[4]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[4]  ; clk           ;
; N/A           ; None        ; 0.422 ns  ; keyIn[2]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[2]  ; clk           ;
; N/A           ; None        ; 0.383 ns  ; keyIn[3]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[3]  ; clk           ;
; N/A           ; None        ; 0.353 ns  ; keyIn[15]           ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[15] ; clk           ;
; N/A           ; None        ; 0.351 ns  ; keyIn[5]            ; DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[5]  ; clk           ;
; N/A           ; None        ; 0.183 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[4]              ; clk           ;
; N/A           ; None        ; 0.168 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[6]              ; clk           ;
; N/A           ; None        ; 0.168 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[8]              ; clk           ;
; N/A           ; None        ; 0.118 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[9]              ; clk           ;
; N/A           ; None        ; 0.078 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[1]              ; clk           ;
; N/A           ; None        ; 0.062 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[0]              ; clk           ;
; N/A           ; None        ; 0.011 ns  ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[11]             ; clockStepMode ;
; N/A           ; None        ; -0.010 ns ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e            ; clk           ;
; N/A           ; None        ; -0.038 ns ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[7]              ; clockStepMode ;
; N/A           ; None        ; -0.178 ns ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[2]              ; clk           ;
; N/A           ; None        ; -0.331 ns ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[3]              ; clk           ;
; N/A           ; None        ; -0.331 ns ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[5]              ; clk           ;
; N/A           ; None        ; -0.378 ns ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[4]              ; clockStepMode ;
; N/A           ; None        ; -0.393 ns ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[6]              ; clockStepMode ;
; N/A           ; None        ; -0.393 ns ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[8]              ; clockStepMode ;
; N/A           ; None        ; -0.443 ns ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[9]              ; clockStepMode ;
; N/A           ; None        ; -0.483 ns ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[1]              ; clockStepMode ;
; N/A           ; None        ; -0.499 ns ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[0]              ; clockStepMode ;
; N/A           ; None        ; -0.568 ns ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[8]              ; clk           ;
; N/A           ; None        ; -0.571 ns ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e            ; clockStepMode ;
; N/A           ; None        ; -0.739 ns ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[2]              ; clockStepMode ;
; N/A           ; None        ; -0.892 ns ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[3]              ; clockStepMode ;
; N/A           ; None        ; -0.892 ns ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ar[5]              ; clockStepMode ;
; N/A           ; None        ; -1.129 ns ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[8]              ; clockStepMode ;
; N/A           ; None        ; -1.179 ns ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay  ; clk           ;
; N/A           ; None        ; -1.740 ns ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay  ; clockStepMode ;
; N/A           ; None        ; -6.983 ns ; instructionStepMode ; DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr  ; clk           ;
+---------------+-------------+-----------+---------------------+-----------------------------------------------------------------+---------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Mar 24 22:04:13 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DigCom32 -c DigCom32 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|register_led[7]" is a latch
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|register_led[6]" is a latch
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|register_led[5]" is a latch
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|register_led[4]" is a latch
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|register_led[3]" is a latch
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|register_led[2]" is a latch
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|register_led[1]" is a latch
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|register_led[0]" is a latch
Warning: Found combinational loop of 4 nodes
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux4~505"
    Warning: Node "lpm_ram_io:inst1|datatri[11]~1056"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux4~500"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux4~501"
Warning: Found combinational loop of 4 nodes
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux6~444"
    Warning: Node "lpm_ram_io:inst1|datatri[9]~1060"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux6~439"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux6~440"
Warning: Found combinational loop of 4 nodes
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux7~459"
    Warning: Node "lpm_ram_io:inst1|datatri[8]~1061"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux7~454"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux7~455"
Warning: Found combinational loop of 4 nodes
    Warning: Node "lpm_ram_io:inst1|datatri[2]~1052"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux13~439"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux13~440"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux13~444"
Warning: Found combinational loop of 4 nodes
    Warning: Node "lpm_ram_io:inst1|datatri[1]~1051"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux14~439"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux14~440"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux14~444"
Warning: Found combinational loop of 4 nodes
    Warning: Node "lpm_ram_io:inst1|datatri[3]~1053"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~932"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~933"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~937"
Warning: Found combinational loop of 4 nodes
    Warning: Node "lpm_ram_io:inst1|datatri[4]~1046"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux11~438"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux11~439"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux11~443"
Warning: Found combinational loop of 4 nodes
    Warning: Node "lpm_ram_io:inst1|datatri[5]~1047"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux10~438"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux10~439"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux10~443"
Warning: Found combinational loop of 4 nodes
    Warning: Node "lpm_ram_io:inst1|datatri[0]~1050"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux15~439"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux15~440"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux15~444"
Warning: Found combinational loop of 4 nodes
    Warning: Node "lpm_ram_io:inst1|datatri[15]~1055"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux0~854"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux0~858"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux0~859"
Warning: Found combinational loop of 4 nodes
    Warning: Node "lpm_ram_io:inst1|datatri[12]~1057"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux3~436"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux3~440"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux3~443"
Warning: Found combinational loop of 4 nodes
    Warning: Node "lpm_ram_io:inst1|datatri[14]~1059"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux1~415"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux1~419"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux1~420"
Warning: Found combinational loop of 4 nodes
    Warning: Node "lpm_ram_io:inst1|datatri[13]~1058"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux2~415"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux2~419"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux2~420"
Warning: Found combinational loop of 4 nodes
    Warning: Node "lpm_ram_io:inst1|datatri[7]~1049"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux8~438"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux8~439"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux8~443"
Warning: Found combinational loop of 4 nodes
    Warning: Node "lpm_ram_io:inst1|datatri[6]~1048"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux9~438"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux9~439"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux9~443"
Warning: Found combinational loop of 4 nodes
    Warning: Node "lpm_ram_io:inst1|datatri[10]~1054"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux5~439"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux5~440"
    Warning: Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux5~444"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "clockStepMode" is an undefined clock
    Info: Assuming node "instructionStepMode" is an undefined clock
    Info: Assuming node "reset_in" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 31 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[13]" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[12]" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[15]" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[14]" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[6]" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[7]" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[4]" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[5]" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[8]" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[9]" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[11]" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[10]" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[0]" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[1]" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[3]" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[2]" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|inst_stop" as buffer
    Info: Detected gated clock "DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out" as buffer
    Info: Detected gated clock "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~123" as buffer
    Info: Detected gated clock "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~120" as buffer
    Info: Detected gated clock "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~121" as buffer
    Info: Detected gated clock "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~122" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|select_node" as buffer
    Info: Detected gated clock "DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|hlt_stop" as buffer
    Info: Detected gated clock "DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|reset:inst|reset_node" as buffer
    Info: Detected ripple clock "DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2" as buffer
    Info: Detected gated clock "DC32VQM:inst|simplecom_ro1:DC_inst|reset:inst|reset_out" as buffer
Info: Clock "clk" has Internal fmax of 19.8 MHz between source register "DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]" and destination memory "lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0" (period= 50.508 ns)
    Info: + Longest register to memory delay is 11.735 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y10_N1; Fanout = 17; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]'
        Info: 2: + IC(0.741 ns) + CELL(0.522 ns) = 1.263 ns; Loc. = LC_X18_Y10_N0; Fanout = 13; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux11~15'
        Info: 3: + IC(1.061 ns) + CELL(0.258 ns) = 2.582 ns; Loc. = LC_X18_Y10_N6; Fanout = 33; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[7]~232'
        Info: 4: + IC(1.147 ns) + CELL(0.390 ns) = 4.119 ns; Loc. = LC_X18_Y9_N2; Fanout = 36; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux12~938'
        Info: 5: + IC(0.000 ns) + CELL(5.018 ns) = 9.137 ns; Loc. = LC_X20_Y9_N7; Fanout = 5; COMB LOOP Node = 'lpm_ram_io:inst1|datatri[2]~1052'
            Info: Loc. = LC_X20_Y9_N7; Node "lpm_ram_io:inst1|datatri[2]~1052"
            Info: Loc. = LC_X19_Y7_N8; Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux13~444"
            Info: Loc. = LC_X19_Y7_N3; Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux13~440"
            Info: Loc. = LC_X19_Y7_N2; Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux13~439"
        Info: 6: + IC(2.283 ns) + CELL(0.315 ns) = 11.735 ns; Loc. = M4K_X15_Y3; Fanout = 1; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0'
        Info: Total cell delay = 6.503 ns ( 55.42 % )
        Info: Total interconnect delay = 5.232 ns ( 44.58 % )
    Info: - Smallest clock skew is -13.239 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.781 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'
            Info: 2: + IC(0.843 ns) + CELL(0.639 ns) = 2.781 ns; Loc. = M4K_X15_Y3; Fanout = 1; MEM Node = 'lpm_ram_io:inst1|altram:sram|altsyncram:ram_block|altsyncram_2891:auto_generated|ram_block1a2~porta_datain_reg0'
            Info: Total cell delay = 1.938 ns ( 69.69 % )
            Info: Total interconnect delay = 0.843 ns ( 30.31 % )
        Info: - Longest clock path from clock "clk" to source register is 16.020 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'
            Info: 2: + IC(0.872 ns) + CELL(0.827 ns) = 2.998 ns; Loc. = LC_X21_Y8_N6; Fanout = 2; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff'
            Info: 3: + IC(0.469 ns) + CELL(0.101 ns) = 3.568 ns; Loc. = LC_X21_Y8_N4; Fanout = 1; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut'
            Info: 4: + IC(0.301 ns) + CELL(0.101 ns) = 3.970 ns; Loc. = LC_X21_Y8_N5; Fanout = 7; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk'
            Info: 5: + IC(4.352 ns) + CELL(0.827 ns) = 9.149 ns; Loc. = LC_X8_Y8_N1; Fanout = 128; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2'
            Info: 6: + IC(2.128 ns) + CELL(0.390 ns) = 11.667 ns; Loc. = LC_X21_Y9_N0; Fanout = 5; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out'
            Info: 7: + IC(3.724 ns) + CELL(0.629 ns) = 16.020 ns; Loc. = LC_X19_Y10_N1; Fanout = 17; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]'
            Info: Total cell delay = 4.174 ns ( 26.05 % )
            Info: Total interconnect delay = 11.846 ns ( 73.95 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Micro setup delay of destination is 0.082 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "clockStepMode" has Internal fmax of 32.98 MHz between source register "DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]" and destination register "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]" (period= 30.32 ns)
    Info: + Longest register to register delay is 11.812 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y10_N0; Fanout = 17; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]'
        Info: 2: + IC(0.781 ns) + CELL(0.258 ns) = 1.039 ns; Loc. = LC_X19_Y10_N8; Fanout = 6; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|Mux10~27'
        Info: 3: + IC(1.174 ns) + CELL(0.258 ns) = 2.471 ns; Loc. = LC_X18_Y8_N0; Fanout = 17; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|control:inst4|x[1]'
        Info: 4: + IC(1.098 ns) + CELL(0.101 ns) = 3.670 ns; Loc. = LC_X18_Y10_N8; Fanout = 1; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~501'
        Info: 5: + IC(0.161 ns) + CELL(0.101 ns) = 3.932 ns; Loc. = LC_X18_Y10_N9; Fanout = 48; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux32~502'
        Info: 6: + IC(0.000 ns) + CELL(6.320 ns) = 10.252 ns; Loc. = LC_X17_Y7_N8; Fanout = 4; COMB LOOP Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux14~444'
            Info: Loc. = LC_X17_Y7_N8; Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux14~444"
            Info: Loc. = LC_X17_Y7_N1; Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux14~440"
            Info: Loc. = LC_X17_Y7_N0; Node "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|Mux14~439"
            Info: Loc. = LC_X18_Y5_N6; Node "lpm_ram_io:inst1|datatri[1]~1051"
        Info: 7: + IC(1.458 ns) + CELL(0.102 ns) = 11.812 ns; Loc. = LC_X21_Y11_N9; Fanout = 6; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]'
        Info: Total cell delay = 7.140 ns ( 60.45 % )
        Info: Total interconnect delay = 4.672 ns ( 39.55 % )
    Info: - Smallest clock skew is -3.117 ns
        Info: + Shortest clock path from clock "clockStepMode" to destination register is 12.342 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L14; Fanout = 2; CLK Node = 'clockStepMode'
            Info: 2: + IC(1.720 ns) + CELL(0.390 ns) = 3.409 ns; Loc. = LC_X21_Y8_N5; Fanout = 7; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk'
            Info: 3: + IC(4.352 ns) + CELL(0.827 ns) = 8.588 ns; Loc. = LC_X8_Y8_N1; Fanout = 128; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2'
            Info: 4: + IC(3.125 ns) + CELL(0.629 ns) = 12.342 ns; Loc. = LC_X21_Y11_N9; Fanout = 6; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[1]'
            Info: Total cell delay = 3.145 ns ( 25.48 % )
            Info: Total interconnect delay = 9.197 ns ( 74.52 % )
        Info: - Longest clock path from clock "clockStepMode" to source register is 15.459 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L14; Fanout = 2; CLK Node = 'clockStepMode'
            Info: 2: + IC(1.720 ns) + CELL(0.390 ns) = 3.409 ns; Loc. = LC_X21_Y8_N5; Fanout = 7; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk'
            Info: 3: + IC(4.352 ns) + CELL(0.827 ns) = 8.588 ns; Loc. = LC_X8_Y8_N1; Fanout = 128; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2'
            Info: 4: + IC(2.128 ns) + CELL(0.390 ns) = 11.106 ns; Loc. = LC_X21_Y9_N0; Fanout = 5; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out'
            Info: 5: + IC(3.724 ns) + CELL(0.629 ns) = 15.459 ns; Loc. = LC_X19_Y10_N0; Fanout = 17; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[0]'
            Info: Total cell delay = 3.535 ns ( 22.87 % )
            Info: Total interconnect delay = 11.924 ns ( 77.13 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Micro setup delay of destination is 0.033 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "instructionStepMode" Internal fmax is restricted to 320.1 MHz between source register "DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]" and destination register "DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4]"
    Info: fmax restricted to Clock High delay (1.562 ns) plus Clock Low delay (1.562 ns) : restricted to 3.124 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.865 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y10_N1; Fanout = 17; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]'
            Info: 2: + IC(0.518 ns) + CELL(0.509 ns) = 1.027 ns; Loc. = LC_X19_Y10_N1; Fanout = 2; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]~111COUT1'
            Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.098 ns; Loc. = LC_X19_Y10_N2; Fanout = 2; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[2]~107COUT1'
            Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.169 ns; Loc. = LC_X19_Y10_N3; Fanout = 1; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[3]~113COUT1'
            Info: 5: + IC(0.000 ns) + CELL(0.696 ns) = 1.865 ns; Loc. = LC_X19_Y10_N4; Fanout = 2; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4]'
            Info: Total cell delay = 1.347 ns ( 72.23 % )
            Info: Total interconnect delay = 0.518 ns ( 27.77 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "instructionStepMode" to destination register is 7.480 ns
                Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L15; Fanout = 6; CLK Node = 'instructionStepMode'
                Info: 2: + IC(1.727 ns) + CELL(0.101 ns) = 3.127 ns; Loc. = LC_X21_Y9_N0; Fanout = 5; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out'
                Info: 3: + IC(3.724 ns) + CELL(0.629 ns) = 7.480 ns; Loc. = LC_X19_Y10_N4; Fanout = 2; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[4]'
                Info: Total cell delay = 2.029 ns ( 27.13 % )
                Info: Total interconnect delay = 5.451 ns ( 72.87 % )
            Info: - Longest clock path from clock "instructionStepMode" to source register is 7.480 ns
                Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L15; Fanout = 6; CLK Node = 'instructionStepMode'
                Info: 2: + IC(1.727 ns) + CELL(0.101 ns) = 3.127 ns; Loc. = LC_X21_Y9_N0; Fanout = 5; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out'
                Info: 3: + IC(3.724 ns) + CELL(0.629 ns) = 7.480 ns; Loc. = LC_X19_Y10_N1; Fanout = 17; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]'
                Info: Total cell delay = 2.029 ns ( 27.13 % )
                Info: Total interconnect delay = 5.451 ns ( 72.87 % )
        Info: + Micro clock to output delay of source is 0.198 ns
        Info: + Micro setup delay of destination is 0.033 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2" and destination pin or register "DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15]" for clock "clk" (Hold time is 8.467 ns)
    Info: + Largest clock skew is 10.087 ns
        Info: + Longest clock path from clock "clk" to destination register is 12.903 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'
            Info: 2: + IC(0.872 ns) + CELL(0.827 ns) = 2.998 ns; Loc. = LC_X21_Y8_N6; Fanout = 2; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|clkOnOff'
            Info: 3: + IC(0.469 ns) + CELL(0.101 ns) = 3.568 ns; Loc. = LC_X21_Y8_N4; Fanout = 1; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|stepClkGen:inst8|stepClkOut'
            Info: 4: + IC(0.301 ns) + CELL(0.101 ns) = 3.970 ns; Loc. = LC_X21_Y8_N5; Fanout = 7; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk'
            Info: 5: + IC(4.352 ns) + CELL(0.827 ns) = 9.149 ns; Loc. = LC_X8_Y8_N1; Fanout = 128; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2'
            Info: 6: + IC(3.125 ns) + CELL(0.629 ns) = 12.903 ns; Loc. = LC_X20_Y12_N7; Fanout = 4; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15]'
            Info: Total cell delay = 3.784 ns ( 29.33 % )
            Info: Total interconnect delay = 9.119 ns ( 70.67 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.816 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'
            Info: 2: + IC(0.888 ns) + CELL(0.629 ns) = 2.816 ns; Loc. = LC_X20_Y12_N9; Fanout = 3; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2'
            Info: Total cell delay = 1.928 ns ( 68.47 % )
            Info: Total interconnect delay = 0.888 ns ( 31.53 % )
    Info: - Micro clock to output delay of source is 0.198 ns
    Info: - Shortest register to register delay is 1.435 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y12_N9; Fanout = 3; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|addlogic:inst13|e2'
        Info: 2: + IC(0.479 ns) + CELL(0.522 ns) = 1.001 ns; Loc. = LC_X20_Y12_N6; Fanout = 1; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac~4750'
        Info: 3: + IC(0.161 ns) + CELL(0.273 ns) = 1.435 ns; Loc. = LC_X20_Y12_N7; Fanout = 4; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|ac[15]'
        Info: Total cell delay = 0.795 ns ( 55.40 % )
        Info: Total interconnect delay = 0.640 ns ( 44.60 % )
    Info: + Micro hold delay of destination is 0.013 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "clockStepMode" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay" and destination pin or register "DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]" for clock "clockStepMode" (Hold time is 4.341 ns)
    Info: + Largest clock skew is 7.038 ns
        Info: + Longest clock path from clock "clockStepMode" to destination register is 15.459 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L14; Fanout = 2; CLK Node = 'clockStepMode'
            Info: 2: + IC(1.720 ns) + CELL(0.390 ns) = 3.409 ns; Loc. = LC_X21_Y8_N5; Fanout = 7; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk'
            Info: 3: + IC(4.352 ns) + CELL(0.827 ns) = 8.588 ns; Loc. = LC_X8_Y8_N1; Fanout = 128; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk2'
            Info: 4: + IC(2.128 ns) + CELL(0.390 ns) = 11.106 ns; Loc. = LC_X21_Y9_N0; Fanout = 5; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clk_out'
            Info: 5: + IC(3.724 ns) + CELL(0.629 ns) = 15.459 ns; Loc. = LC_X19_Y10_N1; Fanout = 17; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]'
            Info: Total cell delay = 3.535 ns ( 22.87 % )
            Info: Total interconnect delay = 11.924 ns ( 77.13 % )
        Info: - Shortest clock path from clock "clockStepMode" to source register is 8.421 ns
            Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L14; Fanout = 2; CLK Node = 'clockStepMode'
            Info: 2: + IC(1.720 ns) + CELL(0.390 ns) = 3.409 ns; Loc. = LC_X21_Y8_N5; Fanout = 7; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk'
            Info: 3: + IC(4.383 ns) + CELL(0.629 ns) = 8.421 ns; Loc. = LC_X23_Y12_N9; Fanout = 5; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay'
            Info: Total cell delay = 2.318 ns ( 27.53 % )
            Info: Total interconnect delay = 6.103 ns ( 72.47 % )
    Info: - Micro clock to output delay of source is 0.198 ns
    Info: - Shortest register to register delay is 2.512 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y12_N9; Fanout = 5; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|sc_clr_delay'
        Info: 2: + IC(1.428 ns) + CELL(1.084 ns) = 2.512 ns; Loc. = LC_X19_Y10_N1; Fanout = 17; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|cnt[1]'
        Info: Total cell delay = 1.084 ns ( 43.15 % )
        Info: Total interconnect delay = 1.428 ns ( 56.85 % )
    Info: + Micro hold delay of destination is 0.013 ns
Info: tsu for register "DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr" (data pin = "instructionStepMode", clock pin = "clk") is 7.029 ns
    Info: + Longest pin to register delay is 9.812 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_L15; Fanout = 6; CLK Node = 'instructionStepMode'
        Info: 2: + IC(5.942 ns) + CELL(0.522 ns) = 7.763 ns; Loc. = LC_X21_Y9_N5; Fanout = 8; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|reg:inst5|pc[4]~1326'
        Info: 3: + IC(1.396 ns) + CELL(0.653 ns) = 9.812 ns; Loc. = LC_X23_Y12_N7; Fanout = 1; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr'
        Info: Total cell delay = 2.474 ns ( 25.21 % )
        Info: Total interconnect delay = 7.338 ns ( 74.79 % )
    Info: + Micro setup delay of destination is 0.033 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.816 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'
        Info: 2: + IC(0.888 ns) + CELL(0.629 ns) = 2.816 ns; Loc. = LC_X23_Y12_N7; Fanout = 1; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|delay_sc_clr'
        Info: Total cell delay = 1.928 ns ( 68.47 % )
        Info: Total interconnect delay = 0.888 ns ( 31.53 % )
Info: tco from clock "clk" to destination pin "SelectedReg[25]" through register "DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1]" is 29.496 ns
    Info: + Longest clock path from clock "clk" to source register is 12.342 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'
        Info: 2: + IC(0.843 ns) + CELL(0.827 ns) = 2.969 ns; Loc. = LC_X23_Y6_N2; Fanout = 20; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000'
        Info: 3: + IC(3.803 ns) + CELL(0.827 ns) = 7.599 ns; Loc. = LC_X27_Y4_N2; Fanout = 3; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|select_node'
        Info: 4: + IC(4.114 ns) + CELL(0.629 ns) = 12.342 ns; Loc. = LC_X21_Y1_N2; Fanout = 42; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1]'
        Info: Total cell delay = 3.582 ns ( 29.02 % )
        Info: Total interconnect delay = 8.760 ns ( 70.98 % )
    Info: + Micro clock to output delay of source is 0.198 ns
    Info: + Longest register to pin delay is 16.956 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y1_N2; Fanout = 42; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_select[1]'
        Info: 2: + IC(2.166 ns) + CELL(0.258 ns) = 2.424 ns; Loc. = LC_X18_Y5_N3; Fanout = 4; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[12]~1884'
        Info: 3: + IC(1.811 ns) + CELL(0.390 ns) = 4.625 ns; Loc. = LC_X20_Y6_N1; Fanout = 1; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1889'
        Info: 4: + IC(1.412 ns) + CELL(0.101 ns) = 6.138 ns; Loc. = LC_X20_Y1_N9; Fanout = 1; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1890'
        Info: 5: + IC(2.931 ns) + CELL(0.522 ns) = 9.591 ns; Loc. = LC_X14_Y12_N8; Fanout = 7; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[13]~1891'
        Info: 6: + IC(1.934 ns) + CELL(0.522 ns) = 12.047 ns; Loc. = LC_X17_Y5_N6; Fanout = 1; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux30~31'
        Info: 7: + IC(3.044 ns) + CELL(1.865 ns) = 16.956 ns; Loc. = PIN_A9; Fanout = 0; PIN Node = 'SelectedReg[25]'
        Info: Total cell delay = 3.658 ns ( 21.57 % )
        Info: Total interconnect delay = 13.298 ns ( 78.43 % )
Info: Longest tpd from source pin "reset_in" to destination pin "SelectedReg[15]" is 14.666 ns
    Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_D15; Fanout = 6; CLK Node = 'reset_in'
    Info: 2: + IC(6.590 ns) + CELL(0.101 ns) = 7.990 ns; Loc. = LC_X19_Y5_N8; Fanout = 7; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|reg_node[7]~1959'
    Info: 3: + IC(2.883 ns) + CELL(0.522 ns) = 11.395 ns; Loc. = LC_X23_Y17_N8; Fanout = 1; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|regOut:inst10|Mux38~27'
    Info: 4: + IC(1.406 ns) + CELL(1.865 ns) = 14.666 ns; Loc. = PIN_F11; Fanout = 0; PIN Node = 'SelectedReg[15]'
    Info: Total cell delay = 3.787 ns ( 25.82 % )
    Info: Total interconnect delay = 10.879 ns ( 74.18 % )
Info: th for register "DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]" (data pin = "keyIn[13]", clock pin = "clk") is 6.743 ns
    Info: + Longest clock path from clock "clk" to destination register is 14.792 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_J3; Fanout = 325; CLK Node = 'clk'
        Info: 2: + IC(0.843 ns) + CELL(0.827 ns) = 2.969 ns; Loc. = LC_X23_Y6_N2; Fanout = 20; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|scounter:inst3|clk20000'
        Info: 3: + IC(3.804 ns) + CELL(0.827 ns) = 7.600 ns; Loc. = LC_X28_Y6_N2; Fanout = 1; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|keyIn_node[10]'
        Info: 4: + IC(0.984 ns) + CELL(0.522 ns) = 9.106 ns; Loc. = LC_X27_Y7_N3; Fanout = 1; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk~121'
        Info: 5: + IC(0.364 ns) + CELL(0.390 ns) = 9.860 ns; Loc. = LC_X27_Y7_N8; Fanout = 5; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|key_clk'
        Info: 6: + IC(4.303 ns) + CELL(0.629 ns) = 14.792 ns; Loc. = LC_X24_Y7_N6; Fanout = 3; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]'
        Info: Total cell delay = 4.494 ns ( 30.38 % )
        Info: Total interconnect delay = 10.298 ns ( 69.62 % )
    Info: + Micro hold delay of destination is 0.013 ns
    Info: - Shortest pin to register delay is 8.062 ns
        Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_G18; Fanout = 5; PIN Node = 'keyIn[13]'
        Info: 2: + IC(5.357 ns) + CELL(0.101 ns) = 6.757 ns; Loc. = LC_X24_Y7_N4; Fanout = 2; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Equal14~77'
        Info: 3: + IC(0.301 ns) + CELL(0.101 ns) = 7.159 ns; Loc. = LC_X24_Y7_N5; Fanout = 2; COMB Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|Selector0~47'
        Info: 4: + IC(0.366 ns) + CELL(0.537 ns) = 8.062 ns; Loc. = LC_X24_Y7_N6; Fanout = 3; REG Node = 'DC32VQM:inst|simplecom_ro1:DC_inst|inpoutp:inst7|input[3]'
        Info: Total cell delay = 2.038 ns ( 25.28 % )
        Info: Total interconnect delay = 6.024 ns ( 74.72 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 93 warnings
    Info: Peak virtual memory: 129 megabytes
    Info: Processing ended: Tue Mar 24 22:04:16 2009
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


