Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Jan 04 12:01:18 2022
| Host         : DESKTOP-HSAJ1AE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/debounce/O0_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: keyboard_inst/PS2/flag_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: keyboard_inst/space_detect_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.690      -34.843                     17                 7276        0.046        0.000                      0                 7276        3.000        0.000                       0                  3567  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
VGA_inst/divider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0           {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0           {0.000 5.000}      10.000          100.000         
sys_clk_pin                    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_inst/divider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                17.279        0.000                      0                 6834        0.046        0.000                      0                 6834       19.500        0.000                       0                  3354  
  clkfbout_clk_wiz_0                                                                                                                                                             7.845        0.000                       0                     3  
sys_clk_pin                          0.978        0.000                      0                  435        0.139        0.000                      0                  435        4.500        0.000                       0                   209  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0       -2.690      -34.843                     17                   58        0.974        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_inst/divider/inst/clk_in1
  To Clock:  VGA_inst/divider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_inst/divider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.279ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.330ns  (logic 3.147ns (14.093%)  route 19.182ns (85.907%))
  Logic Levels:           14  (LUT2=2 LUT3=2 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.884     1.886    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y63          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.320 r  VGA_inst/p_m_inst/logo_lut_addr_reg/P[7]
                         net (fo=1193, routed)        4.789     7.109    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X72Y176        LUT2 (Prop_lut2_I0_O)        0.124     7.233 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_465/O
                         net (fo=119, routed)         4.206    11.439    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_465_n_0
    SLICE_X40Y166        LUT3 (Prop_lut3_I0_O)        0.119    11.558 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_527/O
                         net (fo=17, routed)          2.727    14.285    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_527_n_0
    SLICE_X63Y165        LUT6 (Prop_lut6_I5_O)        0.332    14.617 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_842/O
                         net (fo=1, routed)           0.469    15.087    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_842_n_0
    SLICE_X63Y165        LUT6 (Prop_lut6_I0_O)        0.124    15.211 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_467/O
                         net (fo=1, routed)           0.666    15.877    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_467_n_0
    SLICE_X62Y165        LUT6 (Prop_lut6_I1_O)        0.124    16.001 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_176/O
                         net (fo=1, routed)           0.000    16.001    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_176_n_0
    SLICE_X62Y165        MUXF7 (Prop_muxf7_I0_O)      0.241    16.242 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_57/O
                         net (fo=1, routed)           0.000    16.242    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_57_n_0
    SLICE_X62Y165        MUXF8 (Prop_muxf8_I0_O)      0.098    16.340 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=1, routed)           1.536    17.875    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
    SLICE_X47Y166        LUT3 (Prop_lut3_I2_O)        0.319    18.194 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.624    18.818    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5_n_0
    SLICE_X38Y166        LUT6 (Prop_lut6_I3_O)        0.124    18.942 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    18.942    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X38Y166        MUXF7 (Prop_muxf7_I0_O)      0.209    19.151 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=3, routed)           2.206    21.357    VGA_inst/p_m_inst/logo_rom_inst_n_2
    SLICE_X53Y151        LUT2 (Prop_lut2_I0_O)        0.325    21.682 f  VGA_inst/p_m_inst/red[1]_i_4/O
                         net (fo=1, routed)           0.433    22.116    VGA_inst/p_m_inst/red[1]_i_4_n_0
    SLICE_X53Y151        LUT6 (Prop_lut6_I2_O)        0.326    22.442 r  VGA_inst/p_m_inst/red[1]_i_3/O
                         net (fo=2, routed)           1.361    23.803    VGA_inst/p_m_inst/red[1]_i_3_n_0
    SLICE_X38Y147        LUT6 (Prop_lut6_I0_O)        0.124    23.927 r  VGA_inst/p_m_inst/blue[1]_i_3/O
                         net (fo=1, routed)           0.165    24.091    VGA_inst/p_m_inst/blue[1]_i_3_n_0
    SLICE_X38Y147        LUT6 (Prop_lut6_I3_O)        0.124    24.215 r  VGA_inst/p_m_inst/blue[1]_i_1/O
                         net (fo=1, routed)           0.000    24.215    VGA_inst/p_m_inst/blue[1]_i_1_n_0
    SLICE_X38Y147        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.506    41.509    VGA_inst/p_m_inst/clk_out1
    SLICE_X38Y147        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[1]/C
                         clock pessimism              0.006    41.515    
                         clock uncertainty           -0.098    41.417    
    SLICE_X38Y147        FDSE (Setup_fdse_C_D)        0.077    41.494    VGA_inst/p_m_inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         41.494    
                         arrival time                         -24.215    
  -------------------------------------------------------------------
                         slack                                 17.279    

Slack (MET) :             17.296ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        22.312ns  (logic 3.463ns (15.521%)  route 18.849ns (84.479%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT6=7 MUXF7=4)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.884     1.886    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y63          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.320 r  VGA_inst/p_m_inst/logo_lut_addr_reg/P[7]
                         net (fo=1193, routed)        4.789     7.109    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X72Y176        LUT2 (Prop_lut2_I0_O)        0.124     7.233 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_465/O
                         net (fo=119, routed)         4.206    11.439    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_465_n_0
    SLICE_X40Y166        LUT3 (Prop_lut3_I0_O)        0.119    11.558 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_527/O
                         net (fo=17, routed)          2.425    13.984    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_527_n_0
    SLICE_X57Y165        LUT6 (Prop_lut6_I0_O)        0.332    14.316 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_740/O
                         net (fo=1, routed)           0.000    14.316    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_740_n_0
    SLICE_X57Y165        MUXF7 (Prop_muxf7_I1_O)      0.217    14.533 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_372/O
                         net (fo=1, routed)           0.974    15.506    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_372_n_0
    SLICE_X59Y164        LUT6 (Prop_lut6_I1_O)        0.299    15.805 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    15.805    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_134_n_0
    SLICE_X59Y164        MUXF7 (Prop_muxf7_I0_O)      0.212    16.017 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_46/O
                         net (fo=1, routed)           1.174    17.191    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_46_n_0
    SLICE_X59Y168        LUT6 (Prop_lut6_I0_O)        0.299    17.490 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    17.490    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_16_n_0
    SLICE_X59Y168        MUXF7 (Prop_muxf7_I1_O)      0.217    17.707 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_5/O
                         net (fo=1, routed)           1.505    19.213    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_5_n_0
    SLICE_X38Y166        LUT6 (Prop_lut6_I3_O)        0.299    19.512 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.512    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X38Y166        MUXF7 (Prop_muxf7_I0_O)      0.241    19.753 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=2, routed)           1.488    21.241    VGA_inst/p_m_inst/logo_rom_inst_n_1
    SLICE_X53Y151        LUT2 (Prop_lut2_I0_O)        0.298    21.539 f  VGA_inst/p_m_inst/green[2]_i_23/O
                         net (fo=1, routed)           0.264    21.803    VGA_inst/p_m_inst/green[2]_i_23_n_0
    SLICE_X53Y151        LUT6 (Prop_lut6_I2_O)        0.124    21.927 r  VGA_inst/p_m_inst/green[2]_i_11/O
                         net (fo=2, routed)           1.522    23.449    VGA_inst/p_m_inst/green[2]_i_11_n_0
    SLICE_X38Y145        LUT6 (Prop_lut6_I1_O)        0.124    23.573 f  VGA_inst/p_m_inst/green[2]_i_5/O
                         net (fo=1, routed)           0.501    24.074    VGA_inst/p_m_inst/green[2]_i_5_n_0
    SLICE_X42Y145        LUT6 (Prop_lut6_I5_O)        0.124    24.198 r  VGA_inst/p_m_inst/green[2]_i_2/O
                         net (fo=1, routed)           0.000    24.198    VGA_inst/p_m_inst/green[2]_i_2_n_0
    SLICE_X42Y145        FDSE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.502    41.505    VGA_inst/p_m_inst/clk_out1
    SLICE_X42Y145        FDSE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.006    41.511    
                         clock uncertainty           -0.098    41.413    
    SLICE_X42Y145        FDSE (Setup_fdse_C_D)        0.081    41.494    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.494    
                         arrival time                         -24.198    
  -------------------------------------------------------------------
                         slack                                 17.296    

Slack (MET) :             17.958ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.640ns  (logic 3.023ns (13.969%)  route 18.617ns (86.031%))
  Logic Levels:           13  (LUT2=2 LUT3=2 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.884     1.886    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y63          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.320 r  VGA_inst/p_m_inst/logo_lut_addr_reg/P[7]
                         net (fo=1193, routed)        4.789     7.109    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X72Y176        LUT2 (Prop_lut2_I0_O)        0.124     7.233 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_465/O
                         net (fo=119, routed)         4.206    11.439    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_465_n_0
    SLICE_X40Y166        LUT3 (Prop_lut3_I0_O)        0.119    11.558 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_527/O
                         net (fo=17, routed)          2.727    14.285    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_527_n_0
    SLICE_X63Y165        LUT6 (Prop_lut6_I5_O)        0.332    14.617 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_842/O
                         net (fo=1, routed)           0.469    15.087    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_842_n_0
    SLICE_X63Y165        LUT6 (Prop_lut6_I0_O)        0.124    15.211 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_467/O
                         net (fo=1, routed)           0.666    15.877    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_467_n_0
    SLICE_X62Y165        LUT6 (Prop_lut6_I1_O)        0.124    16.001 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_176/O
                         net (fo=1, routed)           0.000    16.001    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_176_n_0
    SLICE_X62Y165        MUXF7 (Prop_muxf7_I0_O)      0.241    16.242 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_57/O
                         net (fo=1, routed)           0.000    16.242    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_57_n_0
    SLICE_X62Y165        MUXF8 (Prop_muxf8_I0_O)      0.098    16.340 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18/O
                         net (fo=1, routed)           1.536    17.875    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_18_n_0
    SLICE_X47Y166        LUT3 (Prop_lut3_I2_O)        0.319    18.194 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.624    18.818    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_5_n_0
    SLICE_X38Y166        LUT6 (Prop_lut6_I3_O)        0.124    18.942 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    18.942    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X38Y166        MUXF7 (Prop_muxf7_I0_O)      0.209    19.151 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=3, routed)           2.206    21.357    VGA_inst/p_m_inst/logo_rom_inst_n_2
    SLICE_X53Y151        LUT2 (Prop_lut2_I0_O)        0.325    21.682 f  VGA_inst/p_m_inst/red[1]_i_4/O
                         net (fo=1, routed)           0.433    22.116    VGA_inst/p_m_inst/red[1]_i_4_n_0
    SLICE_X53Y151        LUT6 (Prop_lut6_I2_O)        0.326    22.442 r  VGA_inst/p_m_inst/red[1]_i_3/O
                         net (fo=2, routed)           0.961    23.402    VGA_inst/p_m_inst/red[1]_i_3_n_0
    SLICE_X54Y149        LUT6 (Prop_lut6_I1_O)        0.124    23.526 r  VGA_inst/p_m_inst/red[1]_i_1/O
                         net (fo=1, routed)           0.000    23.526    VGA_inst/p_m_inst/red[1]_i_1_n_0
    SLICE_X54Y149        FDSE                                         r  VGA_inst/p_m_inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.492    41.495    VGA_inst/p_m_inst/clk_out1
    SLICE_X54Y149        FDSE                                         r  VGA_inst/p_m_inst/red_reg[1]/C
                         clock pessimism              0.006    41.501    
                         clock uncertainty           -0.098    41.403    
    SLICE_X54Y149        FDSE (Setup_fdse_C_D)        0.081    41.484    VGA_inst/p_m_inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         41.484    
                         arrival time                         -23.526    
  -------------------------------------------------------------------
                         slack                                 17.958    

Slack (MET) :             18.330ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.267ns  (logic 3.463ns (16.284%)  route 17.804ns (83.716%))
  Logic Levels:           14  (LUT2=2 LUT3=1 LUT6=7 MUXF7=4)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.884     1.886    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y63          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.434     2.320 r  VGA_inst/p_m_inst/logo_lut_addr_reg/P[7]
                         net (fo=1193, routed)        4.789     7.109    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[7]
    SLICE_X72Y176        LUT2 (Prop_lut2_I0_O)        0.124     7.233 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_465/O
                         net (fo=119, routed)         4.206    11.439    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_465_n_0
    SLICE_X40Y166        LUT3 (Prop_lut3_I0_O)        0.119    11.558 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_527/O
                         net (fo=17, routed)          2.425    13.984    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_527_n_0
    SLICE_X57Y165        LUT6 (Prop_lut6_I0_O)        0.332    14.316 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_740/O
                         net (fo=1, routed)           0.000    14.316    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_740_n_0
    SLICE_X57Y165        MUXF7 (Prop_muxf7_I1_O)      0.217    14.533 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_372/O
                         net (fo=1, routed)           0.974    15.506    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_372_n_0
    SLICE_X59Y164        LUT6 (Prop_lut6_I1_O)        0.299    15.805 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_134/O
                         net (fo=1, routed)           0.000    15.805    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_134_n_0
    SLICE_X59Y164        MUXF7 (Prop_muxf7_I0_O)      0.212    16.017 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_46/O
                         net (fo=1, routed)           1.174    17.191    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_46_n_0
    SLICE_X59Y168        LUT6 (Prop_lut6_I0_O)        0.299    17.490 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_16/O
                         net (fo=1, routed)           0.000    17.490    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_16_n_0
    SLICE_X59Y168        MUXF7 (Prop_muxf7_I1_O)      0.217    17.707 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_5/O
                         net (fo=1, routed)           1.505    19.213    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_5_n_0
    SLICE_X38Y166        LUT6 (Prop_lut6_I3_O)        0.299    19.512 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    19.512    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X38Y166        MUXF7 (Prop_muxf7_I0_O)      0.241    19.753 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=2, routed)           1.488    21.241    VGA_inst/p_m_inst/logo_rom_inst_n_1
    SLICE_X53Y151        LUT2 (Prop_lut2_I0_O)        0.298    21.539 f  VGA_inst/p_m_inst/green[2]_i_23/O
                         net (fo=1, routed)           0.264    21.803    VGA_inst/p_m_inst/green[2]_i_23_n_0
    SLICE_X53Y151        LUT6 (Prop_lut6_I2_O)        0.124    21.927 r  VGA_inst/p_m_inst/green[2]_i_11/O
                         net (fo=2, routed)           0.667    22.594    VGA_inst/p_m_inst/green[2]_i_11_n_0
    SLICE_X53Y146        LUT6 (Prop_lut6_I4_O)        0.124    22.718 f  VGA_inst/p_m_inst/red[2]_i_5/O
                         net (fo=1, routed)           0.311    23.029    VGA_inst/p_m_inst/red[2]_i_5_n_0
    SLICE_X54Y145        LUT6 (Prop_lut6_I5_O)        0.124    23.153 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000    23.153    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X54Y145        FDSE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.491    41.494    VGA_inst/p_m_inst/clk_out1
    SLICE_X54Y145        FDSE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.006    41.500    
                         clock uncertainty           -0.098    41.402    
    SLICE_X54Y145        FDSE (Setup_fdse_C_D)        0.081    41.483    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.483    
                         arrival time                         -23.153    
  -------------------------------------------------------------------
                         slack                                 18.330    

Slack (MET) :             18.854ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.753ns  (logic 3.033ns (14.614%)  route 17.720ns (85.385%))
  Logic Levels:           13  (LUT2=2 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.884     1.886    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y63          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     2.320 f  VGA_inst/p_m_inst/logo_lut_addr_reg/P[11]
                         net (fo=1531, routed)        4.195     6.515    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X27Y159        LUT2 (Prop_lut2_I1_O)        0.124     6.639 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_282/O
                         net (fo=147, routed)         4.978    11.617    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_282_n_0
    SLICE_X73Y174        LUT5 (Prop_lut5_I2_O)        0.150    11.767 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_804/O
                         net (fo=1, routed)           0.864    12.631    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_804_n_0
    SLICE_X73Y174        LUT5 (Prop_lut5_I2_O)        0.326    12.957 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_384/O
                         net (fo=1, routed)           1.495    14.452    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_384_n_0
    SLICE_X51Y174        LUT6 (Prop_lut6_I1_O)        0.124    14.576 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_155/O
                         net (fo=1, routed)           0.000    14.576    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_155_n_0
    SLICE_X51Y174        MUXF7 (Prop_muxf7_I1_O)      0.217    14.793 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_55/O
                         net (fo=1, routed)           0.925    15.718    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_55_n_0
    SLICE_X39Y172        LUT6 (Prop_lut6_I1_O)        0.299    16.017 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_18/O
                         net (fo=1, routed)           1.231    17.248    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_18_n_0
    SLICE_X30Y167        LUT6 (Prop_lut6_I5_O)        0.124    17.372 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    17.372    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
    SLICE_X30Y167        MUXF7 (Prop_muxf7_I1_O)      0.214    17.586 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.666    18.252    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
    SLICE_X49Y166        LUT5 (Prop_lut5_I0_O)        0.297    18.549 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           1.424    19.973    VGA_inst/p_m_inst/logo_rom_inst_n_3
    SLICE_X51Y150        LUT2 (Prop_lut2_I0_O)        0.150    20.123 f  VGA_inst/p_m_inst/green[0]_i_11/O
                         net (fo=1, routed)           0.304    20.428    VGA_inst/p_m_inst/green[0]_i_11_n_0
    SLICE_X53Y150        LUT6 (Prop_lut6_I2_O)        0.326    20.754 r  VGA_inst/p_m_inst/green[0]_i_7/O
                         net (fo=2, routed)           1.272    22.025    VGA_inst/p_m_inst/green[0]_i_7_n_0
    SLICE_X39Y146        LUT6 (Prop_lut6_I5_O)        0.124    22.149 r  VGA_inst/p_m_inst/green[0]_i_2/O
                         net (fo=2, routed)           0.366    22.515    VGA_inst/p_m_inst/green[0]_i_2_n_0
    SLICE_X38Y146        LUT6 (Prop_lut6_I0_O)        0.124    22.639 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000    22.639    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X38Y146        FDSE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.505    41.508    VGA_inst/p_m_inst/clk_out1
    SLICE_X38Y146        FDSE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.006    41.514    
                         clock uncertainty           -0.098    41.416    
    SLICE_X38Y146        FDSE (Setup_fdse_C_D)        0.077    41.493    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         41.493    
                         arrival time                         -22.639    
  -------------------------------------------------------------------
                         slack                                 18.854    

Slack (MET) :             18.899ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.710ns  (logic 3.033ns (14.645%)  route 17.677ns (85.355%))
  Logic Levels:           13  (LUT2=2 LUT5=3 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.884     1.886    VGA_inst/p_m_inst/clk_out1
    DSP48_X1Y63          DSP48E1                                      r  VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y63          DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.434     2.320 f  VGA_inst/p_m_inst/logo_lut_addr_reg/P[11]
                         net (fo=1531, routed)        4.195     6.515    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[11]
    SLICE_X27Y159        LUT2 (Prop_lut2_I1_O)        0.124     6.639 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_282/O
                         net (fo=147, routed)         4.978    11.617    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_282_n_0
    SLICE_X73Y174        LUT5 (Prop_lut5_I2_O)        0.150    11.767 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_804/O
                         net (fo=1, routed)           0.864    12.631    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_804_n_0
    SLICE_X73Y174        LUT5 (Prop_lut5_I2_O)        0.326    12.957 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_384/O
                         net (fo=1, routed)           1.495    14.452    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_384_n_0
    SLICE_X51Y174        LUT6 (Prop_lut6_I1_O)        0.124    14.576 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_155/O
                         net (fo=1, routed)           0.000    14.576    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_155_n_0
    SLICE_X51Y174        MUXF7 (Prop_muxf7_I1_O)      0.217    14.793 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_55/O
                         net (fo=1, routed)           0.925    15.718    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_55_n_0
    SLICE_X39Y172        LUT6 (Prop_lut6_I1_O)        0.299    16.017 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_18/O
                         net (fo=1, routed)           1.231    17.248    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_18_n_0
    SLICE_X30Y167        LUT6 (Prop_lut6_I5_O)        0.124    17.372 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    17.372    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_5_n_0
    SLICE_X30Y167        MUXF7 (Prop_muxf7_I1_O)      0.214    17.586 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.666    18.252    VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_1_n_0
    SLICE_X49Y166        LUT5 (Prop_lut5_I0_O)        0.297    18.549 r  VGA_inst/p_m_inst/logo_rom_inst/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=2, routed)           1.424    19.973    VGA_inst/p_m_inst/logo_rom_inst_n_3
    SLICE_X51Y150        LUT2 (Prop_lut2_I0_O)        0.150    20.123 f  VGA_inst/p_m_inst/green[0]_i_11/O
                         net (fo=1, routed)           0.304    20.428    VGA_inst/p_m_inst/green[0]_i_11_n_0
    SLICE_X53Y150        LUT6 (Prop_lut6_I2_O)        0.326    20.754 r  VGA_inst/p_m_inst/green[0]_i_7/O
                         net (fo=2, routed)           1.272    22.025    VGA_inst/p_m_inst/green[0]_i_7_n_0
    SLICE_X39Y146        LUT6 (Prop_lut6_I5_O)        0.124    22.149 r  VGA_inst/p_m_inst/green[0]_i_2/O
                         net (fo=2, routed)           0.323    22.472    VGA_inst/p_m_inst/green[0]_i_2_n_0
    SLICE_X38Y145        LUT6 (Prop_lut6_I1_O)        0.124    22.596 r  VGA_inst/p_m_inst/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    22.596    VGA_inst/p_m_inst/blue[0]_i_1_n_0
    SLICE_X38Y145        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.505    41.508    VGA_inst/p_m_inst/clk_out1
    SLICE_X38Y145        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[0]/C
                         clock pessimism              0.006    41.514    
                         clock uncertainty           -0.098    41.416    
    SLICE_X38Y145        FDSE (Setup_fdse_C_D)        0.079    41.495    VGA_inst/p_m_inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         41.495    
                         arrival time                         -22.596    
  -------------------------------------------------------------------
                         slack                                 18.899    

Slack (MET) :             18.924ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/statement_lut_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/statement_lut_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.530ns  (logic 2.816ns (13.716%)  route 17.714ns (86.284%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 41.673 - 40.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.793     1.795    VGA_inst/p_m_inst/clk_out1
    SLICE_X32Y173        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y173        FDRE (Prop_fdre_C_Q)         0.456     2.251 r  VGA_inst/p_m_inst/statement_lut_addr_reg[0]/Q
                         net (fo=3216, routed)        9.532    11.784    VGA_inst/p_m_inst/statement_rom_x_inst/U0/a[0]
    SLICE_X72Y196        LUT6 (Prop_lut6_I0_O)        0.124    11.908 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/g173_b1/O
                         net (fo=1, routed)           0.000    11.908    VGA_inst/p_m_inst/statement_rom_x_inst/U0/g173_b1_n_0
    SLICE_X72Y196        MUXF7 (Prop_muxf7_I1_O)      0.245    12.153 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_175/O
                         net (fo=1, routed)           0.784    12.936    VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_175_n_0
    SLICE_X73Y196        LUT6 (Prop_lut6_I1_O)        0.298    13.234 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_46/O
                         net (fo=1, routed)           0.712    13.946    VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_46_n_0
    SLICE_X72Y192        LUT6 (Prop_lut6_I3_O)        0.124    14.070 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_13/O
                         net (fo=1, routed)           1.449    15.519    VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_13_n_0
    SLICE_X61Y191        LUT6 (Prop_lut6_I3_O)        0.124    15.643 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    15.643    VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_4_n_0
    SLICE_X61Y191        MUXF7 (Prop_muxf7_I1_O)      0.245    15.888 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    15.888    VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_1_n_0
    SLICE_X61Y191        MUXF8 (Prop_muxf8_I0_O)      0.104    15.992 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0/O
                         net (fo=1, routed)           2.156    18.148    VGA_inst/p_m_inst/statement_pos_x[1]
    SLICE_X33Y165        LUT6 (Prop_lut6_I3_O)        0.316    18.464 r  VGA_inst/p_m_inst/green[3]_i_17/O
                         net (fo=1, routed)           0.000    18.464    VGA_inst/p_m_inst/green[3]_i_17_n_0
    SLICE_X33Y165        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.996 r  VGA_inst/p_m_inst/green_reg[3]_i_4/CO[3]
                         net (fo=3, routed)           1.401    20.397    VGA_inst/p_m_inst/red11_out
    SLICE_X37Y156        LUT5 (Prop_lut5_I4_O)        0.124    20.521 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_2/O
                         net (fo=16, routed)          0.940    21.461    VGA_inst/p_m_inst/statement_lut_addr[14]_i_2_n_0
    SLICE_X32Y173        LUT3 (Prop_lut3_I0_O)        0.124    21.585 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_1/O
                         net (fo=14, routed)          0.741    22.326    VGA_inst/p_m_inst/statement_lut_addr[14]_i_1_n_0
    SLICE_X33Y171        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.670    41.673    VGA_inst/p_m_inst/clk_out1
    SLICE_X33Y171        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[1]/C
                         clock pessimism              0.103    41.776    
                         clock uncertainty           -0.098    41.679    
    SLICE_X33Y171        FDRE (Setup_fdre_C_R)       -0.429    41.250    VGA_inst/p_m_inst/statement_lut_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         41.250    
                         arrival time                         -22.326    
  -------------------------------------------------------------------
                         slack                                 18.924    

Slack (MET) :             18.924ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/statement_lut_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/statement_lut_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.530ns  (logic 2.816ns (13.716%)  route 17.714ns (86.284%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 41.673 - 40.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.793     1.795    VGA_inst/p_m_inst/clk_out1
    SLICE_X32Y173        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y173        FDRE (Prop_fdre_C_Q)         0.456     2.251 r  VGA_inst/p_m_inst/statement_lut_addr_reg[0]/Q
                         net (fo=3216, routed)        9.532    11.784    VGA_inst/p_m_inst/statement_rom_x_inst/U0/a[0]
    SLICE_X72Y196        LUT6 (Prop_lut6_I0_O)        0.124    11.908 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/g173_b1/O
                         net (fo=1, routed)           0.000    11.908    VGA_inst/p_m_inst/statement_rom_x_inst/U0/g173_b1_n_0
    SLICE_X72Y196        MUXF7 (Prop_muxf7_I1_O)      0.245    12.153 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_175/O
                         net (fo=1, routed)           0.784    12.936    VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_175_n_0
    SLICE_X73Y196        LUT6 (Prop_lut6_I1_O)        0.298    13.234 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_46/O
                         net (fo=1, routed)           0.712    13.946    VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_46_n_0
    SLICE_X72Y192        LUT6 (Prop_lut6_I3_O)        0.124    14.070 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_13/O
                         net (fo=1, routed)           1.449    15.519    VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_13_n_0
    SLICE_X61Y191        LUT6 (Prop_lut6_I3_O)        0.124    15.643 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    15.643    VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_4_n_0
    SLICE_X61Y191        MUXF7 (Prop_muxf7_I1_O)      0.245    15.888 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    15.888    VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_1_n_0
    SLICE_X61Y191        MUXF8 (Prop_muxf8_I0_O)      0.104    15.992 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0/O
                         net (fo=1, routed)           2.156    18.148    VGA_inst/p_m_inst/statement_pos_x[1]
    SLICE_X33Y165        LUT6 (Prop_lut6_I3_O)        0.316    18.464 r  VGA_inst/p_m_inst/green[3]_i_17/O
                         net (fo=1, routed)           0.000    18.464    VGA_inst/p_m_inst/green[3]_i_17_n_0
    SLICE_X33Y165        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.996 r  VGA_inst/p_m_inst/green_reg[3]_i_4/CO[3]
                         net (fo=3, routed)           1.401    20.397    VGA_inst/p_m_inst/red11_out
    SLICE_X37Y156        LUT5 (Prop_lut5_I4_O)        0.124    20.521 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_2/O
                         net (fo=16, routed)          0.940    21.461    VGA_inst/p_m_inst/statement_lut_addr[14]_i_2_n_0
    SLICE_X32Y173        LUT3 (Prop_lut3_I0_O)        0.124    21.585 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_1/O
                         net (fo=14, routed)          0.741    22.326    VGA_inst/p_m_inst/statement_lut_addr[14]_i_1_n_0
    SLICE_X33Y171        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.670    41.673    VGA_inst/p_m_inst/clk_out1
    SLICE_X33Y171        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[2]/C
                         clock pessimism              0.103    41.776    
                         clock uncertainty           -0.098    41.679    
    SLICE_X33Y171        FDRE (Setup_fdre_C_R)       -0.429    41.250    VGA_inst/p_m_inst/statement_lut_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         41.250    
                         arrival time                         -22.326    
  -------------------------------------------------------------------
                         slack                                 18.924    

Slack (MET) :             18.924ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/statement_lut_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/statement_lut_addr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.530ns  (logic 2.816ns (13.716%)  route 17.714ns (86.284%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 41.673 - 40.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.793     1.795    VGA_inst/p_m_inst/clk_out1
    SLICE_X32Y173        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y173        FDRE (Prop_fdre_C_Q)         0.456     2.251 r  VGA_inst/p_m_inst/statement_lut_addr_reg[0]/Q
                         net (fo=3216, routed)        9.532    11.784    VGA_inst/p_m_inst/statement_rom_x_inst/U0/a[0]
    SLICE_X72Y196        LUT6 (Prop_lut6_I0_O)        0.124    11.908 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/g173_b1/O
                         net (fo=1, routed)           0.000    11.908    VGA_inst/p_m_inst/statement_rom_x_inst/U0/g173_b1_n_0
    SLICE_X72Y196        MUXF7 (Prop_muxf7_I1_O)      0.245    12.153 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_175/O
                         net (fo=1, routed)           0.784    12.936    VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_175_n_0
    SLICE_X73Y196        LUT6 (Prop_lut6_I1_O)        0.298    13.234 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_46/O
                         net (fo=1, routed)           0.712    13.946    VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_46_n_0
    SLICE_X72Y192        LUT6 (Prop_lut6_I3_O)        0.124    14.070 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_13/O
                         net (fo=1, routed)           1.449    15.519    VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_13_n_0
    SLICE_X61Y191        LUT6 (Prop_lut6_I3_O)        0.124    15.643 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    15.643    VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_4_n_0
    SLICE_X61Y191        MUXF7 (Prop_muxf7_I1_O)      0.245    15.888 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    15.888    VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_1_n_0
    SLICE_X61Y191        MUXF8 (Prop_muxf8_I0_O)      0.104    15.992 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0/O
                         net (fo=1, routed)           2.156    18.148    VGA_inst/p_m_inst/statement_pos_x[1]
    SLICE_X33Y165        LUT6 (Prop_lut6_I3_O)        0.316    18.464 r  VGA_inst/p_m_inst/green[3]_i_17/O
                         net (fo=1, routed)           0.000    18.464    VGA_inst/p_m_inst/green[3]_i_17_n_0
    SLICE_X33Y165        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.996 r  VGA_inst/p_m_inst/green_reg[3]_i_4/CO[3]
                         net (fo=3, routed)           1.401    20.397    VGA_inst/p_m_inst/red11_out
    SLICE_X37Y156        LUT5 (Prop_lut5_I4_O)        0.124    20.521 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_2/O
                         net (fo=16, routed)          0.940    21.461    VGA_inst/p_m_inst/statement_lut_addr[14]_i_2_n_0
    SLICE_X32Y173        LUT3 (Prop_lut3_I0_O)        0.124    21.585 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_1/O
                         net (fo=14, routed)          0.741    22.326    VGA_inst/p_m_inst/statement_lut_addr[14]_i_1_n_0
    SLICE_X33Y171        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.670    41.673    VGA_inst/p_m_inst/clk_out1
    SLICE_X33Y171        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[3]/C
                         clock pessimism              0.103    41.776    
                         clock uncertainty           -0.098    41.679    
    SLICE_X33Y171        FDRE (Setup_fdre_C_R)       -0.429    41.250    VGA_inst/p_m_inst/statement_lut_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         41.250    
                         arrival time                         -22.326    
  -------------------------------------------------------------------
                         slack                                 18.924    

Slack (MET) :             18.924ns  (required time - arrival time)
  Source:                 VGA_inst/p_m_inst/statement_lut_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/statement_lut_addr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.530ns  (logic 2.816ns (13.716%)  route 17.714ns (86.284%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT5=1 LUT6=5 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 41.673 - 40.000 ) 
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.809     1.809    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.793     1.795    VGA_inst/p_m_inst/clk_out1
    SLICE_X32Y173        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y173        FDRE (Prop_fdre_C_Q)         0.456     2.251 r  VGA_inst/p_m_inst/statement_lut_addr_reg[0]/Q
                         net (fo=3216, routed)        9.532    11.784    VGA_inst/p_m_inst/statement_rom_x_inst/U0/a[0]
    SLICE_X72Y196        LUT6 (Prop_lut6_I0_O)        0.124    11.908 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/g173_b1/O
                         net (fo=1, routed)           0.000    11.908    VGA_inst/p_m_inst/statement_rom_x_inst/U0/g173_b1_n_0
    SLICE_X72Y196        MUXF7 (Prop_muxf7_I1_O)      0.245    12.153 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_175/O
                         net (fo=1, routed)           0.784    12.936    VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_175_n_0
    SLICE_X73Y196        LUT6 (Prop_lut6_I1_O)        0.298    13.234 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_46/O
                         net (fo=1, routed)           0.712    13.946    VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_46_n_0
    SLICE_X72Y192        LUT6 (Prop_lut6_I3_O)        0.124    14.070 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_13/O
                         net (fo=1, routed)           1.449    15.519    VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_13_n_0
    SLICE_X61Y191        LUT6 (Prop_lut6_I3_O)        0.124    15.643 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    15.643    VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_4_n_0
    SLICE_X61Y191        MUXF7 (Prop_muxf7_I1_O)      0.245    15.888 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    15.888    VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0_i_1_n_0
    SLICE_X61Y191        MUXF8 (Prop_muxf8_I0_O)      0.104    15.992 r  VGA_inst/p_m_inst/statement_rom_x_inst/U0/spo[1]_INST_0/O
                         net (fo=1, routed)           2.156    18.148    VGA_inst/p_m_inst/statement_pos_x[1]
    SLICE_X33Y165        LUT6 (Prop_lut6_I3_O)        0.316    18.464 r  VGA_inst/p_m_inst/green[3]_i_17/O
                         net (fo=1, routed)           0.000    18.464    VGA_inst/p_m_inst/green[3]_i_17_n_0
    SLICE_X33Y165        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.996 r  VGA_inst/p_m_inst/green_reg[3]_i_4/CO[3]
                         net (fo=3, routed)           1.401    20.397    VGA_inst/p_m_inst/red11_out
    SLICE_X37Y156        LUT5 (Prop_lut5_I4_O)        0.124    20.521 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_2/O
                         net (fo=16, routed)          0.940    21.461    VGA_inst/p_m_inst/statement_lut_addr[14]_i_2_n_0
    SLICE_X32Y173        LUT3 (Prop_lut3_I0_O)        0.124    21.585 r  VGA_inst/p_m_inst/statement_lut_addr[14]_i_1/O
                         net (fo=14, routed)          0.741    22.326    VGA_inst/p_m_inst/statement_lut_addr[14]_i_1_n_0
    SLICE_X33Y171        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.670    41.673    VGA_inst/p_m_inst/clk_out1
    SLICE_X33Y171        FDRE                                         r  VGA_inst/p_m_inst/statement_lut_addr_reg[4]/C
                         clock pessimism              0.103    41.776    
                         clock uncertainty           -0.098    41.679    
    SLICE_X33Y171        FDRE (Setup_fdre_C_R)       -0.429    41.250    VGA_inst/p_m_inst/statement_lut_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         41.250    
                         arrival time                         -22.326    
  -------------------------------------------------------------------
                         slack                                 18.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[97][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[98][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.336%)  route 0.237ns (62.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.558     0.560    VGA_inst/p_m_inst/clk_out1
    SLICE_X49Y114        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[97][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDRE (Prop_fdre_C_Q)         0.141     0.701 r  VGA_inst/p_m_inst/wave_shape_reg[97][3]/Q
                         net (fo=4, routed)           0.237     0.937    VGA_inst/p_m_inst/wave_shape_reg[97]__0[3]
    SLICE_X53Y114        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[98][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.824     0.826    VGA_inst/p_m_inst/clk_out1
    SLICE_X53Y114        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[98][3]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X53Y114        FDRE (Hold_fdre_C_D)         0.070     0.891    VGA_inst/p_m_inst/wave_shape_reg[98][3]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[98][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[99][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.509%)  route 0.222ns (57.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.557     0.559    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y114        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[98][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y114        FDRE (Prop_fdre_C_Q)         0.164     0.723 r  VGA_inst/p_m_inst/wave_shape_reg[98][0]/Q
                         net (fo=5, routed)           0.222     0.945    VGA_inst/p_m_inst/wave_shape_reg[98]__0[0]
    SLICE_X53Y114        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[99][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.824     0.826    VGA_inst/p_m_inst/clk_out1
    SLICE_X53Y114        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[99][0]/C
                         clock pessimism             -0.005     0.821    
    SLICE_X53Y114        FDRE (Hold_fdre_C_D)         0.066     0.887    VGA_inst/p_m_inst/wave_shape_reg[99][0]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[100][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[101][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.848%)  route 0.252ns (64.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.555     0.557    VGA_inst/p_m_inst/clk_out1
    SLICE_X52Y116        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[100][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.141     0.698 r  VGA_inst/p_m_inst/wave_shape_reg[100][6]/Q
                         net (fo=2, routed)           0.252     0.950    VGA_inst/p_m_inst/wave_shape_reg[100]__0[6]
    SLICE_X51Y117        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[101][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.822     0.824    VGA_inst/p_m_inst/clk_out1
    SLICE_X51Y117        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[101][6]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X51Y117        FDRE (Hold_fdre_C_D)         0.072     0.892    VGA_inst/p_m_inst/wave_shape_reg[101][6]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[191][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[192][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.196%)  route 0.260ns (64.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.548     0.550    VGA_inst/p_m_inst/clk_out1
    SLICE_X55Y123        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[191][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y123        FDRE (Prop_fdre_C_Q)         0.141     0.691 r  VGA_inst/p_m_inst/wave_shape_reg[191][1]/Q
                         net (fo=5, routed)           0.260     0.950    VGA_inst/p_m_inst/wave_shape_reg[191]__0[1]
    SLICE_X49Y122        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[192][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.819     0.821    VGA_inst/p_m_inst/clk_out1
    SLICE_X49Y122        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[192][1]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X49Y122        FDRE (Hold_fdre_C_D)         0.070     0.887    VGA_inst/p_m_inst/wave_shape_reg[192][1]
  -------------------------------------------------------------------
                         required time                         -0.887    
                         arrival time                           0.950    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[105][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[106][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.647%)  route 0.255ns (64.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.554     0.556    VGA_inst/p_m_inst/clk_out1
    SLICE_X49Y119        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[105][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_fdre_C_Q)         0.141     0.697 r  VGA_inst/p_m_inst/wave_shape_reg[105][1]/Q
                         net (fo=5, routed)           0.255     0.951    VGA_inst/p_m_inst/wave_shape_reg[105]__0[1]
    SLICE_X52Y118        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[106][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.820     0.822    VGA_inst/p_m_inst/clk_out1
    SLICE_X52Y118        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[106][1]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X52Y118        FDRE (Hold_fdre_C_D)         0.066     0.883    VGA_inst/p_m_inst/wave_shape_reg[106][1]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[105][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[106][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.255%)  route 0.234ns (58.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.553     0.555    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y119        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[105][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDRE (Prop_fdre_C_Q)         0.164     0.719 r  VGA_inst/p_m_inst/wave_shape_reg[105][0]/Q
                         net (fo=5, routed)           0.234     0.952    VGA_inst/p_m_inst/wave_shape_reg[105]__0[0]
    SLICE_X52Y119        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[106][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.819     0.821    VGA_inst/p_m_inst/clk_out1
    SLICE_X52Y119        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[106][0]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X52Y119        FDRE (Hold_fdre_C_D)         0.066     0.882    VGA_inst/p_m_inst/wave_shape_reg[106][0]
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[191][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[192][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.608%)  route 0.240ns (59.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.548     0.550    VGA_inst/p_m_inst/clk_out1
    SLICE_X54Y123        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[191][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y123        FDRE (Prop_fdre_C_Q)         0.164     0.714 r  VGA_inst/p_m_inst/wave_shape_reg[191][4]/Q
                         net (fo=3, routed)           0.240     0.954    VGA_inst/p_m_inst/wave_shape_reg[191]__0[4]
    SLICE_X49Y123        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[192][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.817     0.819    VGA_inst/p_m_inst/clk_out1
    SLICE_X49Y123        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[192][4]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X49Y123        FDRE (Hold_fdre_C_D)         0.066     0.880    VGA_inst/p_m_inst/wave_shape_reg[192][4]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[100][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[101][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.809%)  route 0.242ns (63.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.556     0.558    VGA_inst/p_m_inst/clk_out1
    SLICE_X52Y115        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[100][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y115        FDRE (Prop_fdre_C_Q)         0.141     0.699 r  VGA_inst/p_m_inst/wave_shape_reg[100][2]/Q
                         net (fo=5, routed)           0.242     0.941    VGA_inst/p_m_inst/wave_shape_reg[100]__0[2]
    SLICE_X51Y117        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[101][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.822     0.824    VGA_inst/p_m_inst/clk_out1
    SLICE_X51Y117        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[101][2]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X51Y117        FDRE (Hold_fdre_C_D)         0.047     0.867    VGA_inst/p_m_inst/wave_shape_reg[101][2]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[191][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[192][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.604%)  route 0.240ns (59.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.548     0.550    VGA_inst/p_m_inst/clk_out1
    SLICE_X54Y123        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[191][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y123        FDRE (Prop_fdre_C_Q)         0.164     0.714 r  VGA_inst/p_m_inst/wave_shape_reg[191][5]/Q
                         net (fo=3, routed)           0.240     0.954    VGA_inst/p_m_inst/wave_shape_reg[191]__0[5]
    SLICE_X50Y123        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[192][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.816     0.817    VGA_inst/p_m_inst/clk_out1
    SLICE_X50Y123        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[192][5]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X50Y123        FDRE (Hold_fdre_C_D)         0.059     0.872    VGA_inst/p_m_inst/wave_shape_reg[192][5]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 VGA_inst/p_m_inst/wave_shape_reg[191][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[192][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.775%)  route 0.259ns (61.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.624     0.624    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.548     0.550    VGA_inst/p_m_inst/clk_out1
    SLICE_X54Y123        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[191][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y123        FDRE (Prop_fdre_C_Q)         0.164     0.714 r  VGA_inst/p_m_inst/wave_shape_reg[191][2]/Q
                         net (fo=5, routed)           0.259     0.973    VGA_inst/p_m_inst/wave_shape_reg[191]__0[2]
    SLICE_X49Y123        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[192][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.817     0.819    VGA_inst/p_m_inst/clk_out1
    SLICE_X49Y123        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[192][2]/C
                         clock pessimism             -0.005     0.814    
    SLICE_X49Y123        FDRE (Hold_fdre_C_D)         0.070     0.884    VGA_inst/p_m_inst/wave_shape_reg[192][2]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    VGA_inst/divider/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X1Y61      VGA_inst/p_m_inst/icon_lut_addr_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         40.000      37.846     DSP48_X1Y63      VGA_inst/p_m_inst/logo_lut_addr_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y134    VGA_inst/p_m_inst/wave_shape_reg[175][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y134    VGA_inst/p_m_inst/wave_shape_reg[175][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y133    VGA_inst/p_m_inst/wave_shape_reg[175][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y134    VGA_inst/p_m_inst/wave_shape_reg[175][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X50Y133    VGA_inst/p_m_inst/wave_shape_reg[175][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y132    VGA_inst/p_m_inst/wave_shape_reg[176][0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y150    VGA_inst/p_m_inst/wave_shape_reg[17][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y150    VGA_inst/p_m_inst/wave_shape_reg[17][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y150    VGA_inst/p_m_inst/wave_shape_reg[17][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y150    VGA_inst/p_m_inst/wave_shape_reg[17][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y150    VGA_inst/p_m_inst/wave_shape_reg[17][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X23Y151    VGA_inst/p_m_inst/wave_shape_reg[17][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y128    VGA_inst/p_m_inst/wave_shape_reg[183][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y128    VGA_inst/p_m_inst/wave_shape_reg[183][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y128    VGA_inst/p_m_inst/wave_shape_reg[184][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y126    VGA_inst/p_m_inst/wave_shape_reg[188][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y134    VGA_inst/p_m_inst/wave_shape_reg[175][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y134    VGA_inst/p_m_inst/wave_shape_reg[175][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y133    VGA_inst/p_m_inst/wave_shape_reg[175][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y134    VGA_inst/p_m_inst/wave_shape_reg[175][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y133    VGA_inst/p_m_inst/wave_shape_reg[175][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y132    VGA_inst/p_m_inst/wave_shape_reg[176][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y132    VGA_inst/p_m_inst/wave_shape_reg[176][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y134    VGA_inst/p_m_inst/wave_shape_reg[176][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y129    VGA_inst/p_m_inst/wave_shape_reg[178][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X52Y128    VGA_inst/p_m_inst/wave_shape_reg[179][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    VGA_inst/divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  VGA_inst/divider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.404ns  (logic 2.952ns (35.126%)  route 5.452ns (64.874%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.807     5.410    Single_Note_Inst/clk_100
    SLICE_X40Y150        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y150        FDRE (Prop_fdre_C_Q)         0.419     5.829 r  Single_Note_Inst/lut_addr_3_reg[2]/Q
                         net (fo=111, routed)         1.377     7.206    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X45Y153        LUT5 (Prop_lut5_I1_O)        0.327     7.533 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.801     8.333    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X45Y152        LUT6 (Prop_lut6_I1_O)        0.326     8.659 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.659    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X45Y152        MUXF7 (Prop_muxf7_I1_O)      0.245     8.904 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.904    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X45Y152        MUXF8 (Prop_muxf8_I0_O)      0.104     9.008 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.894     9.903    Single_Note_Inst/driver_inst/bbstub_spo[8][5]
    SLICE_X37Y152        LUT6 (Prop_lut6_I0_O)        0.316    10.219 f  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_10/O
                         net (fo=2, routed)           0.579    10.798    keyboard_inst/note_arr_reg[3][1]_3
    SLICE_X36Y151        LUT4 (Prop_lut4_I3_O)        0.153    10.951 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.640    keyboard_inst/compare_reg[7][2]
    SLICE_X36Y151        LUT5 (Prop_lut5_I0_O)        0.327    11.967 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.967    Single_Note_Inst/note_arr_reg[0][2]_0[2]
    SLICE_X36Y151        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.368 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.368    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.702 r  Single_Note_Inst/pwm_level__2_carry__1/O[1]
                         net (fo=2, routed)           1.111    13.814    Single_Note_Inst/driver_inst/D[9]
    SLICE_X35Y149        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.504    14.926    Single_Note_Inst/driver_inst/clk_100
    SLICE_X35Y149        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[9]/C
                         clock pessimism              0.188    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X35Y149        FDRE (Setup_fdre_C_D)       -0.287    14.792    Single_Note_Inst/driver_inst/compare_reg[9]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -13.814    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.476ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.949ns  (logic 2.841ns (35.742%)  route 5.108ns (64.258%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.807     5.410    Single_Note_Inst/clk_100
    SLICE_X40Y150        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y150        FDRE (Prop_fdre_C_Q)         0.419     5.829 r  Single_Note_Inst/lut_addr_3_reg[2]/Q
                         net (fo=111, routed)         1.377     7.206    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X45Y153        LUT5 (Prop_lut5_I1_O)        0.327     7.533 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.801     8.333    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X45Y152        LUT6 (Prop_lut6_I1_O)        0.326     8.659 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.659    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X45Y152        MUXF7 (Prop_muxf7_I1_O)      0.245     8.904 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.904    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X45Y152        MUXF8 (Prop_muxf8_I0_O)      0.104     9.008 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.894     9.903    Single_Note_Inst/driver_inst/bbstub_spo[8][5]
    SLICE_X37Y152        LUT6 (Prop_lut6_I0_O)        0.316    10.219 f  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_10/O
                         net (fo=2, routed)           0.579    10.798    keyboard_inst/note_arr_reg[3][1]_3
    SLICE_X36Y151        LUT4 (Prop_lut4_I3_O)        0.153    10.951 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.640    keyboard_inst/compare_reg[7][2]
    SLICE_X36Y151        LUT5 (Prop_lut5_I0_O)        0.327    11.967 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.967    Single_Note_Inst/note_arr_reg[0][2]_0[2]
    SLICE_X36Y151        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.368 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.368    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.591 r  Single_Note_Inst/pwm_level__2_carry__1/O[0]
                         net (fo=2, routed)           0.767    13.358    Single_Note_Inst/driver_inst/D[8]
    SLICE_X37Y147        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.504    14.926    Single_Note_Inst/driver_inst/clk_100
    SLICE_X37Y147        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[8]/C
                         clock pessimism              0.188    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X37Y147        FDRE (Setup_fdre_C_D)       -0.244    14.835    Single_Note_Inst/driver_inst/compare_reg[8]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -13.358    
  -------------------------------------------------------------------
                         slack                                  1.476    

Slack (MET) :             1.722ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.085ns  (logic 2.732ns (33.792%)  route 5.353ns (66.208%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.807     5.410    Single_Note_Inst/clk_100
    SLICE_X40Y150        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y150        FDRE (Prop_fdre_C_Q)         0.419     5.829 r  Single_Note_Inst/lut_addr_3_reg[2]/Q
                         net (fo=111, routed)         1.377     7.206    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X45Y153        LUT5 (Prop_lut5_I1_O)        0.327     7.533 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.801     8.333    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X45Y152        LUT6 (Prop_lut6_I1_O)        0.326     8.659 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.659    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X45Y152        MUXF7 (Prop_muxf7_I1_O)      0.245     8.904 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.904    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X45Y152        MUXF8 (Prop_muxf8_I0_O)      0.104     9.008 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.894     9.903    Single_Note_Inst/driver_inst/bbstub_spo[8][5]
    SLICE_X37Y152        LUT6 (Prop_lut6_I0_O)        0.316    10.219 f  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_10/O
                         net (fo=2, routed)           0.579    10.798    keyboard_inst/note_arr_reg[3][1]_3
    SLICE_X36Y151        LUT4 (Prop_lut4_I3_O)        0.153    10.951 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.640    keyboard_inst/compare_reg[7][2]
    SLICE_X36Y151        LUT5 (Prop_lut5_I0_O)        0.327    11.967 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.967    Single_Note_Inst/note_arr_reg[0][2]_0[2]
    SLICE_X36Y151        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.368 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.368    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.482 r  Single_Note_Inst/pwm_level__2_carry__1/CO[3]
                         net (fo=2, routed)           1.012    13.495    Single_Note_Inst/driver_inst/D[11]
    SLICE_X37Y147        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.504    14.926    Single_Note_Inst/driver_inst/clk_100
    SLICE_X37Y147        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[11]/C
                         clock pessimism              0.188    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X37Y147        FDRE (Setup_fdre_C_D)        0.138    15.217    Single_Note_Inst/driver_inst/compare_reg[11]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -13.495    
  -------------------------------------------------------------------
                         slack                                  1.722    

Slack (MET) :             1.765ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.697ns  (logic 2.857ns (37.118%)  route 4.840ns (62.882%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.807     5.410    Single_Note_Inst/clk_100
    SLICE_X40Y150        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y150        FDRE (Prop_fdre_C_Q)         0.419     5.829 r  Single_Note_Inst/lut_addr_3_reg[2]/Q
                         net (fo=111, routed)         1.377     7.206    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X45Y153        LUT5 (Prop_lut5_I1_O)        0.327     7.533 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.801     8.333    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X45Y152        LUT6 (Prop_lut6_I1_O)        0.326     8.659 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.659    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X45Y152        MUXF7 (Prop_muxf7_I1_O)      0.245     8.904 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.904    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X45Y152        MUXF8 (Prop_muxf8_I0_O)      0.104     9.008 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.894     9.903    Single_Note_Inst/driver_inst/bbstub_spo[8][5]
    SLICE_X37Y152        LUT6 (Prop_lut6_I0_O)        0.316    10.219 f  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_10/O
                         net (fo=2, routed)           0.579    10.798    keyboard_inst/note_arr_reg[3][1]_3
    SLICE_X36Y151        LUT4 (Prop_lut4_I3_O)        0.153    10.951 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.640    keyboard_inst/compare_reg[7][2]
    SLICE_X36Y151        LUT5 (Prop_lut5_I0_O)        0.327    11.967 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.967    Single_Note_Inst/note_arr_reg[0][2]_0[2]
    SLICE_X36Y151        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.368 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.368    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.607 r  Single_Note_Inst/pwm_level__2_carry__1/O[2]
                         net (fo=2, routed)           0.500    13.107    Single_Note_Inst/driver_inst/D[10]
    SLICE_X38Y149        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.503    14.925    Single_Note_Inst/driver_inst/clk_100
    SLICE_X38Y149        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[10]/C
                         clock pessimism              0.188    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X38Y149        FDRE (Setup_fdre_C_D)       -0.206    14.872    Single_Note_Inst/driver_inst/compare_reg[10]
  -------------------------------------------------------------------
                         required time                         14.872    
                         arrival time                         -13.107    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 2.465ns (32.758%)  route 5.060ns (67.242%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.807     5.410    Single_Note_Inst/clk_100
    SLICE_X40Y150        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y150        FDRE (Prop_fdre_C_Q)         0.419     5.829 r  Single_Note_Inst/lut_addr_3_reg[2]/Q
                         net (fo=111, routed)         1.377     7.206    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X45Y153        LUT5 (Prop_lut5_I1_O)        0.327     7.533 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.801     8.333    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X45Y152        LUT6 (Prop_lut6_I1_O)        0.326     8.659 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     8.659    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X45Y152        MUXF7 (Prop_muxf7_I1_O)      0.245     8.904 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.904    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X45Y152        MUXF8 (Prop_muxf8_I0_O)      0.104     9.008 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.894     9.903    Single_Note_Inst/driver_inst/bbstub_spo[8][5]
    SLICE_X37Y152        LUT6 (Prop_lut6_I0_O)        0.316    10.219 f  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_10/O
                         net (fo=2, routed)           0.579    10.798    keyboard_inst/note_arr_reg[3][1]_3
    SLICE_X36Y151        LUT4 (Prop_lut4_I3_O)        0.153    10.951 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.640    keyboard_inst/compare_reg[7][2]
    SLICE_X36Y151        LUT5 (Prop_lut5_I0_O)        0.327    11.967 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    11.967    Single_Note_Inst/note_arr_reg[0][2]_0[2]
    SLICE_X36Y151        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.215 r  Single_Note_Inst/pwm_level__2_carry__0/O[3]
                         net (fo=2, routed)           0.719    12.935    Single_Note_Inst/driver_inst/D[7]
    SLICE_X37Y147        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.504    14.926    Single_Note_Inst/driver_inst/clk_100
    SLICE_X37Y147        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[7]/C
                         clock pessimism              0.188    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X37Y147        FDRE (Setup_fdre_C_D)       -0.257    14.822    Single_Note_Inst/driver_inst/compare_reg[7]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -12.935    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.330ns  (logic 2.601ns (35.485%)  route 4.729ns (64.515%))
  Logic Levels:           9  (CARRY4=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.807     5.410    Single_Note_Inst/clk_100
    SLICE_X39Y151        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y151        FDRE (Prop_fdre_C_Q)         0.419     5.829 r  Single_Note_Inst/lut_addr_3_reg[4]/Q
                         net (fo=109, routed)         1.397     7.226    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X37Y149        LUT6 (Prop_lut6_I1_O)        0.299     7.525 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     7.525    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_16_n_0
    SLICE_X37Y149        MUXF7 (Prop_muxf7_I1_O)      0.217     7.742 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.742    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_6_n_0
    SLICE_X37Y149        MUXF8 (Prop_muxf8_I1_O)      0.094     7.836 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.962     8.798    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X39Y148        LUT6 (Prop_lut6_I0_O)        0.316     9.114 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.755     9.869    keyboard_inst/bbstub_spo[9]_1[1]
    SLICE_X34Y149        LUT6 (Prop_lut6_I1_O)        0.124     9.993 r  keyboard_inst/pwm_level__2_carry_i_12/O
                         net (fo=2, routed)           0.466    10.459    keyboard_inst/compare_reg[3]_0
    SLICE_X34Y150        LUT6 (Prop_lut6_I0_O)        0.124    10.583 r  keyboard_inst/pwm_level__2_carry_i_3/O
                         net (fo=2, routed)           0.443    11.026    keyboard_inst/DI[1]
    SLICE_X36Y150        LUT6 (Prop_lut6_I0_O)        0.124    11.150 r  keyboard_inst/pwm_level__2_carry_i_7/O
                         net (fo=1, routed)           0.000    11.150    Single_Note_Inst/S[1]
    SLICE_X36Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.700 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.700    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X36Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.034 r  Single_Note_Inst/pwm_level__2_carry__0/O[1]
                         net (fo=2, routed)           0.705    12.740    Single_Note_Inst/driver_inst/D[5]
    SLICE_X35Y146        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.503    14.925    Single_Note_Inst/driver_inst/clk_100
    SLICE_X35Y146        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[5]/C
                         clock pessimism              0.188    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X35Y146        FDRE (Setup_fdre_C_D)       -0.246    14.832    Single_Note_Inst/driver_inst/compare_reg[5]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -12.740    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.126ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 2.506ns (34.408%)  route 4.777ns (65.592%))
  Logic Levels:           9  (CARRY4=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.807     5.410    Single_Note_Inst/clk_100
    SLICE_X39Y151        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y151        FDRE (Prop_fdre_C_Q)         0.419     5.829 r  Single_Note_Inst/lut_addr_3_reg[4]/Q
                         net (fo=109, routed)         1.397     7.226    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X37Y149        LUT6 (Prop_lut6_I1_O)        0.299     7.525 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     7.525    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_16_n_0
    SLICE_X37Y149        MUXF7 (Prop_muxf7_I1_O)      0.217     7.742 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.742    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_6_n_0
    SLICE_X37Y149        MUXF8 (Prop_muxf8_I1_O)      0.094     7.836 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.962     8.798    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X39Y148        LUT6 (Prop_lut6_I0_O)        0.316     9.114 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.755     9.869    keyboard_inst/bbstub_spo[9]_1[1]
    SLICE_X34Y149        LUT6 (Prop_lut6_I1_O)        0.124     9.993 r  keyboard_inst/pwm_level__2_carry_i_12/O
                         net (fo=2, routed)           0.466    10.459    keyboard_inst/compare_reg[3]_0
    SLICE_X34Y150        LUT6 (Prop_lut6_I0_O)        0.124    10.583 r  keyboard_inst/pwm_level__2_carry_i_3/O
                         net (fo=2, routed)           0.443    11.026    keyboard_inst/DI[1]
    SLICE_X36Y150        LUT6 (Prop_lut6_I0_O)        0.124    11.150 r  keyboard_inst/pwm_level__2_carry_i_7/O
                         net (fo=1, routed)           0.000    11.150    Single_Note_Inst/S[1]
    SLICE_X36Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.700 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.700    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X36Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.939 r  Single_Note_Inst/pwm_level__2_carry__0/O[2]
                         net (fo=2, routed)           0.754    12.693    Single_Note_Inst/driver_inst/D[6]
    SLICE_X35Y146        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.503    14.925    Single_Note_Inst/driver_inst/clk_100
    SLICE_X35Y146        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[6]/C
                         clock pessimism              0.188    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X35Y146        FDRE (Setup_fdre_C_D)       -0.259    14.819    Single_Note_Inst/driver_inst/compare_reg[6]
  -------------------------------------------------------------------
                         required time                         14.819    
                         arrival time                         -12.693    
  -------------------------------------------------------------------
                         slack                                  2.126    

Slack (MET) :             2.131ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.282ns  (logic 2.489ns (34.178%)  route 4.793ns (65.822%))
  Logic Levels:           9  (CARRY4=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.807     5.410    Single_Note_Inst/clk_100
    SLICE_X39Y151        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y151        FDRE (Prop_fdre_C_Q)         0.419     5.829 r  Single_Note_Inst/lut_addr_3_reg[4]/Q
                         net (fo=109, routed)         1.397     7.226    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X37Y149        LUT6 (Prop_lut6_I1_O)        0.299     7.525 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     7.525    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_16_n_0
    SLICE_X37Y149        MUXF7 (Prop_muxf7_I1_O)      0.217     7.742 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.742    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_6_n_0
    SLICE_X37Y149        MUXF8 (Prop_muxf8_I1_O)      0.094     7.836 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.962     8.798    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X39Y148        LUT6 (Prop_lut6_I0_O)        0.316     9.114 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.755     9.869    keyboard_inst/bbstub_spo[9]_1[1]
    SLICE_X34Y149        LUT6 (Prop_lut6_I1_O)        0.124     9.993 r  keyboard_inst/pwm_level__2_carry_i_12/O
                         net (fo=2, routed)           0.466    10.459    keyboard_inst/compare_reg[3]_0
    SLICE_X34Y150        LUT6 (Prop_lut6_I0_O)        0.124    10.583 r  keyboard_inst/pwm_level__2_carry_i_3/O
                         net (fo=2, routed)           0.443    11.026    keyboard_inst/DI[1]
    SLICE_X36Y150        LUT6 (Prop_lut6_I0_O)        0.124    11.150 r  keyboard_inst/pwm_level__2_carry_i_7/O
                         net (fo=1, routed)           0.000    11.150    Single_Note_Inst/S[1]
    SLICE_X36Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.700 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000    11.700    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X36Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.922 r  Single_Note_Inst/pwm_level__2_carry__0/O[0]
                         net (fo=1, routed)           0.770    12.692    Single_Note_Inst/driver_inst/D[4]
    SLICE_X37Y147        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.504    14.926    Single_Note_Inst/driver_inst/clk_100
    SLICE_X37Y147        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[4]/C
                         clock pessimism              0.188    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X37Y147        FDRE (Setup_fdre_C_D)       -0.256    14.823    Single_Note_Inst/driver_inst/compare_reg[4]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -12.692    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 2.357ns (36.940%)  route 4.024ns (63.060%))
  Logic Levels:           8  (CARRY4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.807     5.410    Single_Note_Inst/clk_100
    SLICE_X39Y151        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y151        FDRE (Prop_fdre_C_Q)         0.419     5.829 r  Single_Note_Inst/lut_addr_3_reg[4]/Q
                         net (fo=109, routed)         1.397     7.226    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X37Y149        LUT6 (Prop_lut6_I1_O)        0.299     7.525 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     7.525    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_16_n_0
    SLICE_X37Y149        MUXF7 (Prop_muxf7_I1_O)      0.217     7.742 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.742    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_6_n_0
    SLICE_X37Y149        MUXF8 (Prop_muxf8_I1_O)      0.094     7.836 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.962     8.798    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X39Y148        LUT6 (Prop_lut6_I0_O)        0.316     9.114 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.755     9.869    keyboard_inst/bbstub_spo[9]_1[1]
    SLICE_X34Y149        LUT6 (Prop_lut6_I1_O)        0.124     9.993 r  keyboard_inst/pwm_level__2_carry_i_12/O
                         net (fo=2, routed)           0.466    10.459    keyboard_inst/compare_reg[3]_0
    SLICE_X34Y150        LUT6 (Prop_lut6_I0_O)        0.124    10.583 r  keyboard_inst/pwm_level__2_carry_i_3/O
                         net (fo=2, routed)           0.443    11.026    keyboard_inst/DI[1]
    SLICE_X36Y150        LUT6 (Prop_lut6_I0_O)        0.124    11.150 r  keyboard_inst/pwm_level__2_carry_i_7/O
                         net (fo=1, routed)           0.000    11.150    Single_Note_Inst/S[1]
    SLICE_X36Y150        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.790 r  Single_Note_Inst/pwm_level__2_carry/O[3]
                         net (fo=1, routed)           0.000    11.790    Single_Note_Inst/driver_inst/D[3]
    SLICE_X36Y150        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.679    15.101    Single_Note_Inst/driver_inst/clk_100
    SLICE_X36Y150        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[3]/C
                         clock pessimism              0.268    15.370    
                         clock uncertainty           -0.035    15.334    
    SLICE_X36Y150        FDRE (Setup_fdre_C_D)        0.062    15.396    Single_Note_Inst/driver_inst/compare_reg[3]
  -------------------------------------------------------------------
                         required time                         15.396    
                         arrival time                         -11.790    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Single_Note_Inst/driver_inst/compare_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.321ns  (logic 2.297ns (36.341%)  route 4.024ns (63.659%))
  Logic Levels:           8  (CARRY4=1 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.807     5.410    Single_Note_Inst/clk_100
    SLICE_X39Y151        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y151        FDRE (Prop_fdre_C_Q)         0.419     5.829 r  Single_Note_Inst/lut_addr_3_reg[4]/Q
                         net (fo=109, routed)         1.397     7.226    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X37Y149        LUT6 (Prop_lut6_I1_O)        0.299     7.525 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     7.525    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_16_n_0
    SLICE_X37Y149        MUXF7 (Prop_muxf7_I1_O)      0.217     7.742 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     7.742    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_6_n_0
    SLICE_X37Y149        MUXF8 (Prop_muxf8_I1_O)      0.094     7.836 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.962     8.798    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_1_n_0
    SLICE_X39Y148        LUT6 (Prop_lut6_I0_O)        0.316     9.114 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=2, routed)           0.755     9.869    keyboard_inst/bbstub_spo[9]_1[1]
    SLICE_X34Y149        LUT6 (Prop_lut6_I1_O)        0.124     9.993 r  keyboard_inst/pwm_level__2_carry_i_12/O
                         net (fo=2, routed)           0.466    10.459    keyboard_inst/compare_reg[3]_0
    SLICE_X34Y150        LUT6 (Prop_lut6_I0_O)        0.124    10.583 r  keyboard_inst/pwm_level__2_carry_i_3/O
                         net (fo=2, routed)           0.443    11.026    keyboard_inst/DI[1]
    SLICE_X36Y150        LUT6 (Prop_lut6_I0_O)        0.124    11.150 r  keyboard_inst/pwm_level__2_carry_i_7/O
                         net (fo=1, routed)           0.000    11.150    Single_Note_Inst/S[1]
    SLICE_X36Y150        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.730 r  Single_Note_Inst/pwm_level__2_carry/O[2]
                         net (fo=1, routed)           0.000    11.730    Single_Note_Inst/driver_inst/D[2]
    SLICE_X36Y150        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    10.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.679    15.101    Single_Note_Inst/driver_inst/clk_100
    SLICE_X36Y150        FDRE                                         r  Single_Note_Inst/driver_inst/compare_reg[2]/C
                         clock pessimism              0.268    15.370    
                         clock uncertainty           -0.035    15.334    
    SLICE_X36Y150        FDRE (Setup_fdre_C_D)        0.062    15.396    Single_Note_Inst/driver_inst/compare_reg[2]
  -------------------------------------------------------------------
                         required time                         15.396    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                  3.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.559     1.478    keyboard_inst/PS2/debounce/clk_100
    SLICE_X71Y137        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  keyboard_inst/PS2/debounce/cnt0_reg[3]/Q
                         net (fo=6, routed)           0.087     1.707    keyboard_inst/PS2/debounce/cnt0_reg[3]
    SLICE_X70Y137        LUT5 (Prop_lut5_I4_O)        0.045     1.752 r  keyboard_inst/PS2/debounce/cnt0[4]_i_2/O
                         net (fo=1, routed)           0.000     1.752    keyboard_inst/PS2/debounce/cnt0[4]_i_2_n_0
    SLICE_X70Y137        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.830     1.995    keyboard_inst/PS2/debounce/clk_100
    SLICE_X70Y137        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[4]/C
                         clock pessimism             -0.503     1.491    
    SLICE_X70Y137        FDRE (Hold_fdre_C_D)         0.121     1.612    keyboard_inst/PS2/debounce/cnt0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 controller_inst/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.307%)  route 0.103ns (35.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.563     1.482    controller_inst/clk_100
    SLICE_X35Y140        FDRE                                         r  controller_inst/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y140        FDRE (Prop_fdre_C_Q)         0.141     1.623 f  controller_inst/counter_reg[25]/Q
                         net (fo=2, routed)           0.103     1.727    controller_inst/p_0_in
    SLICE_X34Y140        LUT5 (Prop_lut5_I1_O)        0.045     1.772 r  controller_inst/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.772    controller_inst/next_state[1]_i_1_n_0
    SLICE_X34Y140        FDRE                                         r  controller_inst/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.834     1.999    controller_inst/clk_100
    SLICE_X34Y140        FDRE                                         r  controller_inst/next_state_reg[1]/C
                         clock pessimism             -0.503     1.495    
    SLICE_X34Y140        FDRE (Hold_fdre_C_D)         0.121     1.616    controller_inst/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 controller_inst/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/cur_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.563     1.482    controller_inst/clk_100
    SLICE_X34Y140        FDRE                                         r  controller_inst/next_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y140        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  controller_inst/next_state_reg[0]/Q
                         net (fo=2, routed)           0.067     1.713    controller_inst/next_state[0]
    SLICE_X34Y140        FDRE                                         r  controller_inst/cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.834     1.999    controller_inst/clk_100
    SLICE_X34Y140        FDRE                                         r  controller_inst/cur_state_reg[0]/C
                         clock pessimism             -0.516     1.482    
    SLICE_X34Y140        FDRE (Hold_fdre_C_D)         0.060     1.542    controller_inst/cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 controller_inst/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/cur_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.563     1.482    controller_inst/clk_100
    SLICE_X34Y140        FDRE                                         r  controller_inst/next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y140        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  controller_inst/next_state_reg[1]/Q
                         net (fo=2, routed)           0.067     1.713    controller_inst/next_state[1]
    SLICE_X34Y140        FDRE                                         r  controller_inst/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.834     1.999    controller_inst/clk_100
    SLICE_X34Y140        FDRE                                         r  controller_inst/cur_state_reg[1]/C
                         clock pessimism             -0.516     1.482    
    SLICE_X34Y140        FDRE (Hold_fdre_C_D)         0.053     1.535    controller_inst/cur_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.885%)  route 0.173ns (48.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.559     1.478    keyboard_inst/PS2/debounce/clk_100
    SLICE_X71Y137        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDRE (Prop_fdre_C_Q)         0.141     1.619 f  keyboard_inst/PS2/debounce/cnt0_reg[3]/Q
                         net (fo=6, routed)           0.173     1.793    keyboard_inst/PS2/debounce/cnt0_reg[3]
    SLICE_X70Y137        LUT5 (Prop_lut5_I2_O)        0.046     1.839 r  keyboard_inst/PS2/debounce/cnt0[0]_i_1/O
                         net (fo=1, routed)           0.000     1.839    keyboard_inst/PS2/debounce/cnt0[0]_i_1_n_0
    SLICE_X70Y137        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.830     1.995    keyboard_inst/PS2/debounce/clk_100
    SLICE_X70Y137        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[0]/C
                         clock pessimism             -0.503     1.491    
    SLICE_X70Y137        FDRE (Hold_fdre_C_D)         0.133     1.624    keyboard_inst/PS2/debounce/cnt0_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.188ns (52.162%)  route 0.172ns (47.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.559     1.478    keyboard_inst/PS2/debounce/clk_100
    SLICE_X71Y137        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  keyboard_inst/PS2/debounce/cnt0_reg[3]/Q
                         net (fo=6, routed)           0.172     1.792    keyboard_inst/PS2/debounce/cnt0_reg[3]
    SLICE_X70Y137        LUT5 (Prop_lut5_I1_O)        0.047     1.839 r  keyboard_inst/PS2/debounce/cnt0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.839    keyboard_inst/PS2/debounce/cnt0[2]_i_1_n_0
    SLICE_X70Y137        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.830     1.995    keyboard_inst/PS2/debounce/clk_100
    SLICE_X70Y137        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[2]/C
                         clock pessimism             -0.503     1.491    
    SLICE_X70Y137        FDRE (Hold_fdre_C_D)         0.131     1.622    keyboard_inst/PS2/debounce/cnt0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/cnt0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/cnt0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.895%)  route 0.172ns (48.105%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.559     1.478    keyboard_inst/PS2/debounce/clk_100
    SLICE_X71Y137        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y137        FDRE (Prop_fdre_C_Q)         0.141     1.619 f  keyboard_inst/PS2/debounce/cnt0_reg[3]/Q
                         net (fo=6, routed)           0.172     1.792    keyboard_inst/PS2/debounce/cnt0_reg[3]
    SLICE_X70Y137        LUT5 (Prop_lut5_I2_O)        0.045     1.837 r  keyboard_inst/PS2/debounce/cnt0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.837    keyboard_inst/PS2/debounce/cnt0[1]_i_1_n_0
    SLICE_X70Y137        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.830     1.995    keyboard_inst/PS2/debounce/clk_100
    SLICE_X70Y137        FDRE                                         r  keyboard_inst/PS2/debounce/cnt0_reg[1]/C
                         clock pessimism             -0.503     1.491    
    SLICE_X70Y137        FDRE (Hold_fdre_C_D)         0.121     1.612    keyboard_inst/PS2/debounce/cnt0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 keyboard_inst/PS2/debounce/Iv1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboard_inst/PS2/debounce/O1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.810%)  route 0.147ns (44.190%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.560     1.479    keyboard_inst/PS2/debounce/clk_100
    SLICE_X69Y138        FDRE                                         r  keyboard_inst/PS2/debounce/Iv1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y138        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  keyboard_inst/PS2/debounce/Iv1_reg/Q
                         net (fo=2, routed)           0.147     1.768    keyboard_inst/PS2/debounce/Iv1
    SLICE_X69Y137        LUT4 (Prop_lut4_I1_O)        0.045     1.813 r  keyboard_inst/PS2/debounce/O1_i_1/O
                         net (fo=1, routed)           0.000     1.813    keyboard_inst/PS2/debounce/O1_i_1_n_0
    SLICE_X69Y137        FDRE                                         r  keyboard_inst/PS2/debounce/O1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.830     1.995    keyboard_inst/PS2/debounce/clk_100
    SLICE_X69Y137        FDRE                                         r  keyboard_inst/PS2/debounce/O1_reg/C
                         clock pessimism             -0.501     1.493    
    SLICE_X69Y137        FDRE (Hold_fdre_C_D)         0.091     1.584    keyboard_inst/PS2/debounce/O1_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/next_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.246ns (67.127%)  route 0.120ns (32.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.563     1.482    controller_inst/clk_100
    SLICE_X34Y140        FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y140        FDRE (Prop_fdre_C_Q)         0.148     1.630 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=13, routed)          0.120     1.751    controller_inst/Q[0]
    SLICE_X34Y140        LUT4 (Prop_lut4_I1_O)        0.098     1.849 r  controller_inst/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.849    controller_inst/next_state[0]_i_1_n_0
    SLICE_X34Y140        FDRE                                         r  controller_inst/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.834     1.999    controller_inst/clk_100
    SLICE_X34Y140        FDRE                                         r  controller_inst/next_state_reg[0]/C
                         clock pessimism             -0.516     1.482    
    SLICE_X34Y140        FDRE (Hold_fdre_C_D)         0.120     1.602    controller_inst/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 controller_inst/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.560     1.479    controller_inst/clk_100
    SLICE_X35Y136        FDRE                                         r  controller_inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y136        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  controller_inst/counter_reg[12]/Q
                         net (fo=1, routed)           0.108     1.729    controller_inst/counter_reg_n_0_[12]
    SLICE_X35Y136        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  controller_inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    controller_inst/counter0[12]
    SLICE_X35Y136        FDRE                                         r  controller_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.830     1.995    controller_inst/clk_100
    SLICE_X35Y136        FDRE                                         r  controller_inst/counter_reg[12]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X35Y136        FDRE (Hold_fdre_C_D)         0.105     1.584    controller_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y150   Single_Note_Inst/driver_inst/compare_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y149   Single_Note_Inst/driver_inst/compare_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y147   Single_Note_Inst/driver_inst/compare_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y150   Single_Note_Inst/driver_inst/compare_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y150   Single_Note_Inst/driver_inst/compare_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y150   Single_Note_Inst/driver_inst/compare_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y147   Single_Note_Inst/driver_inst/compare_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y146   Single_Note_Inst/driver_inst/compare_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y146   Single_Note_Inst/driver_inst/compare_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y141   Single_Note_Inst/sine_count_3_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y141   Single_Note_Inst/sine_count_3_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y141   Single_Note_Inst/sine_count_3_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y141   Single_Note_Inst/sine_count_3_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y142   Single_Note_Inst/sine_count_3_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y142   Single_Note_Inst/sine_count_3_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y142   Single_Note_Inst/sine_count_3_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y142   Single_Note_Inst/sine_count_3_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y154   Single_Note_Inst/lut_addr_0_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y154   Single_Note_Inst/lut_addr_0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y150   Single_Note_Inst/driver_inst/compare_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y149   Single_Note_Inst/driver_inst/compare_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y147   Single_Note_Inst/driver_inst/compare_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y150   Single_Note_Inst/driver_inst/compare_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y150   Single_Note_Inst/driver_inst/compare_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y150   Single_Note_Inst/driver_inst/compare_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y147   Single_Note_Inst/driver_inst/compare_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y147   Single_Note_Inst/driver_inst/compare_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y147   Single_Note_Inst/driver_inst/compare_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y149   Single_Note_Inst/driver_inst/compare_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           17  Failing Endpoints,  Worst Slack       -2.690ns,  Total Violation      -34.843ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.974ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.690ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.841ns  (logic 2.458ns (27.801%)  route 6.383ns (72.199%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 35.222 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.620    35.222    keyboard_inst/clk_100
    SLICE_X43Y148        FDRE                                         r  keyboard_inst/note_arr_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDRE (Prop_fdre_C_Q)         0.456    35.678 r  keyboard_inst/note_arr_reg[3][0]/Q
                         net (fo=25, routed)          0.956    36.634    keyboard_inst/note_out[3][0]
    SLICE_X42Y148        LUT4 (Prop_lut4_I3_O)        0.124    36.758 r  keyboard_inst/blue[3]_i_159/O
                         net (fo=2, routed)           0.586    37.344    keyboard_inst/blue[3]_i_159_n_0
    SLICE_X43Y147        LUT6 (Prop_lut6_I0_O)        0.124    37.468 f  keyboard_inst/blue[3]_i_122/O
                         net (fo=1, routed)           0.570    38.039    keyboard_inst/blue[3]_i_122_n_0
    SLICE_X44Y147        LUT6 (Prop_lut6_I5_O)        0.124    38.163 r  keyboard_inst/blue[3]_i_58/O
                         net (fo=3, routed)           0.665    38.827    keyboard_inst/red_reg[0]
    SLICE_X45Y147        LUT2 (Prop_lut2_I1_O)        0.150    38.977 f  keyboard_inst/blue[3]_i_25/O
                         net (fo=7, routed)           0.830    39.808    VGA_inst/p_m_inst/octave_select_reg_32
    SLICE_X47Y144        LUT5 (Prop_lut5_I0_O)        0.326    40.134 f  VGA_inst/p_m_inst/blue[3]_i_121/O
                         net (fo=2, routed)           0.602    40.735    VGA_inst/p_m_inst/blue[3]_i_121_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I3_O)        0.124    40.859 f  VGA_inst/p_m_inst/blue[3]_i_56/O
                         net (fo=1, routed)           0.000    40.859    VGA_inst/p_m_inst/blue[3]_i_56_n_0
    SLICE_X48Y146        MUXF7 (Prop_muxf7_I0_O)      0.238    41.097 f  VGA_inst/p_m_inst/blue_reg[3]_i_22/O
                         net (fo=2, routed)           0.000    41.097    VGA_inst/p_m_inst/blue_reg[3]_i_22_n_0
    SLICE_X48Y146        MUXF8 (Prop_muxf8_I0_O)      0.104    41.201 f  VGA_inst/p_m_inst/blue_reg[3]_i_46/O
                         net (fo=2, routed)           0.582    41.784    VGA_inst/p_m_inst/blue_reg[3]_i_46_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I4_O)        0.316    42.100 f  VGA_inst/p_m_inst/blue[3]_i_17/O
                         net (fo=1, routed)           0.313    42.412    VGA_inst/p_m_inst/blue[3]_i_17_n_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I3_O)        0.124    42.536 r  VGA_inst/p_m_inst/blue[3]_i_8/O
                         net (fo=1, routed)           0.665    43.202    VGA_inst/p_m_inst/blue[3]_i_8_n_0
    SLICE_X54Y147        LUT6 (Prop_lut6_I5_O)        0.124    43.326 r  VGA_inst/p_m_inst/blue[3]_i_3/O
                         net (fo=3, routed)           0.614    43.940    VGA_inst/p_m_inst/blue[3]_i_3_n_0
    SLICE_X54Y149        LUT6 (Prop_lut6_I3_O)        0.124    44.064 r  VGA_inst/p_m_inst/red[1]_i_1/O
                         net (fo=1, routed)           0.000    44.064    VGA_inst/p_m_inst/red[1]_i_1_n_0
    SLICE_X54Y149        FDSE                                         r  VGA_inst/p_m_inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.492    41.495    VGA_inst/p_m_inst/clk_out1
    SLICE_X54Y149        FDSE                                         r  VGA_inst/p_m_inst/red_reg[1]/C
                         clock pessimism              0.000    41.495    
                         clock uncertainty           -0.202    41.293    
    SLICE_X54Y149        FDSE (Setup_fdse_C_D)        0.081    41.374    VGA_inst/p_m_inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         41.374    
                         arrival time                         -44.064    
  -------------------------------------------------------------------
                         slack                                 -2.690    

Slack (VIOLATED) :        -2.684ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.786ns  (logic 2.458ns (27.975%)  route 6.328ns (72.025%))
  Logic Levels:           12  (LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 35.222 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.620    35.222    keyboard_inst/clk_100
    SLICE_X43Y148        FDRE                                         r  keyboard_inst/note_arr_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDRE (Prop_fdre_C_Q)         0.456    35.678 r  keyboard_inst/note_arr_reg[3][0]/Q
                         net (fo=25, routed)          0.956    36.634    keyboard_inst/note_out[3][0]
    SLICE_X42Y148        LUT4 (Prop_lut4_I3_O)        0.124    36.758 r  keyboard_inst/blue[3]_i_159/O
                         net (fo=2, routed)           0.586    37.344    keyboard_inst/blue[3]_i_159_n_0
    SLICE_X43Y147        LUT6 (Prop_lut6_I0_O)        0.124    37.468 f  keyboard_inst/blue[3]_i_122/O
                         net (fo=1, routed)           0.570    38.039    keyboard_inst/blue[3]_i_122_n_0
    SLICE_X44Y147        LUT6 (Prop_lut6_I5_O)        0.124    38.163 r  keyboard_inst/blue[3]_i_58/O
                         net (fo=3, routed)           0.665    38.827    keyboard_inst/red_reg[0]
    SLICE_X45Y147        LUT2 (Prop_lut2_I1_O)        0.150    38.977 f  keyboard_inst/blue[3]_i_25/O
                         net (fo=7, routed)           0.830    39.808    VGA_inst/p_m_inst/octave_select_reg_32
    SLICE_X47Y144        LUT5 (Prop_lut5_I0_O)        0.326    40.134 f  VGA_inst/p_m_inst/blue[3]_i_121/O
                         net (fo=2, routed)           0.602    40.735    VGA_inst/p_m_inst/blue[3]_i_121_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I3_O)        0.124    40.859 f  VGA_inst/p_m_inst/blue[3]_i_56/O
                         net (fo=1, routed)           0.000    40.859    VGA_inst/p_m_inst/blue[3]_i_56_n_0
    SLICE_X48Y146        MUXF7 (Prop_muxf7_I0_O)      0.238    41.097 f  VGA_inst/p_m_inst/blue_reg[3]_i_22/O
                         net (fo=2, routed)           0.000    41.097    VGA_inst/p_m_inst/blue_reg[3]_i_22_n_0
    SLICE_X48Y146        MUXF8 (Prop_muxf8_I0_O)      0.104    41.201 f  VGA_inst/p_m_inst/blue_reg[3]_i_46/O
                         net (fo=2, routed)           0.582    41.784    VGA_inst/p_m_inst/blue_reg[3]_i_46_n_0
    SLICE_X51Y148        LUT6 (Prop_lut6_I4_O)        0.316    42.100 f  VGA_inst/p_m_inst/blue[3]_i_17/O
                         net (fo=1, routed)           0.313    42.412    VGA_inst/p_m_inst/blue[3]_i_17_n_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I3_O)        0.124    42.536 r  VGA_inst/p_m_inst/blue[3]_i_8/O
                         net (fo=1, routed)           0.665    43.202    VGA_inst/p_m_inst/blue[3]_i_8_n_0
    SLICE_X54Y147        LUT6 (Prop_lut6_I5_O)        0.124    43.326 r  VGA_inst/p_m_inst/blue[3]_i_3/O
                         net (fo=3, routed)           0.559    43.885    VGA_inst/p_m_inst/blue[3]_i_3_n_0
    SLICE_X53Y149        LUT6 (Prop_lut6_I3_O)        0.124    44.009 r  VGA_inst/p_m_inst/blue[3]_i_1/O
                         net (fo=1, routed)           0.000    44.009    VGA_inst/p_m_inst/blue[3]_i_1_n_0
    SLICE_X53Y149        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.492    41.495    VGA_inst/p_m_inst/clk_out1
    SLICE_X53Y149        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[3]/C
                         clock pessimism              0.000    41.495    
                         clock uncertainty           -0.202    41.293    
    SLICE_X53Y149        FDSE (Setup_fdse_C_D)        0.032    41.325    VGA_inst/p_m_inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         41.325    
                         arrival time                         -44.009    
  -------------------------------------------------------------------
                         slack                                 -2.684    

Slack (VIOLATED) :        -2.554ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[0][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.703ns  (logic 2.016ns (23.166%)  route 6.687ns (76.834%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -3.729ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 35.222 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.620    35.222    keyboard_inst/clk_100
    SLICE_X44Y148        FDSE                                         r  keyboard_inst/note_arr_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y148        FDSE (Prop_fdse_C_Q)         0.456    35.678 r  keyboard_inst/note_arr_reg[0][2]/Q
                         net (fo=26, routed)          1.144    36.822    keyboard_inst/note_out[0][2]
    SLICE_X41Y149        LUT4 (Prop_lut4_I0_O)        0.124    36.946 r  keyboard_inst/green[2]_i_414/O
                         net (fo=2, routed)           0.826    37.772    keyboard_inst/green[2]_i_414_n_0
    SLICE_X40Y147        LUT6 (Prop_lut6_I0_O)        0.124    37.896 f  keyboard_inst/green[2]_i_304/O
                         net (fo=1, routed)           0.495    38.391    keyboard_inst/green[2]_i_304_n_0
    SLICE_X41Y147        LUT6 (Prop_lut6_I5_O)        0.124    38.515 r  keyboard_inst/green[2]_i_199/O
                         net (fo=2, routed)           0.465    38.980    keyboard_inst/green[2]_i_199_n_0
    SLICE_X40Y148        LUT2 (Prop_lut2_I1_O)        0.118    39.098 f  keyboard_inst/green[2]_i_114/O
                         net (fo=3, routed)           0.737    39.835    VGA_inst/p_m_inst/octave_select_reg_10
    SLICE_X45Y149        LUT5 (Prop_lut5_I4_O)        0.326    40.161 r  VGA_inst/p_m_inst/blue[3]_i_113/O
                         net (fo=1, routed)           0.579    40.739    VGA_inst/p_m_inst/blue[3]_i_113_n_0
    SLICE_X40Y149        LUT6 (Prop_lut6_I4_O)        0.124    40.863 f  VGA_inst/p_m_inst/blue[3]_i_43/O
                         net (fo=1, routed)           0.592    41.455    VGA_inst/p_m_inst/blue[3]_i_43_n_0
    SLICE_X51Y149        LUT6 (Prop_lut6_I5_O)        0.124    41.579 r  VGA_inst/p_m_inst/blue[3]_i_16/O
                         net (fo=1, routed)           0.768    42.348    VGA_inst/p_m_inst/blue[3]_i_16_n_0
    SLICE_X53Y146        LUT6 (Prop_lut6_I5_O)        0.124    42.472 f  VGA_inst/p_m_inst/blue[3]_i_6/O
                         net (fo=2, routed)           0.443    42.915    VGA_inst/p_m_inst/blue[3]_i_6_n_0
    SLICE_X53Y149        LUT3 (Prop_lut3_I1_O)        0.124    43.039 f  VGA_inst/p_m_inst/blue[3]_i_4/O
                         net (fo=2, routed)           0.164    43.203    VGA_inst/p_m_inst/blue[3]_i_4_n_0
    SLICE_X53Y149        LUT6 (Prop_lut6_I4_O)        0.124    43.327 f  VGA_inst/p_m_inst/blue[3]_i_2/O
                         net (fo=2, routed)           0.474    43.801    VGA_inst/p_m_inst/blue[3]_i_2_n_0
    SLICE_X54Y146        LUT6 (Prop_lut6_I2_O)        0.124    43.925 r  VGA_inst/p_m_inst/red[3]_i_1/O
                         net (fo=1, routed)           0.000    43.925    VGA_inst/p_m_inst/red[3]_i_1_n_0
    SLICE_X54Y146        FDSE                                         r  VGA_inst/p_m_inst/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.491    41.494    VGA_inst/p_m_inst/clk_out1
    SLICE_X54Y146        FDSE                                         r  VGA_inst/p_m_inst/red_reg[3]/C
                         clock pessimism              0.000    41.494    
                         clock uncertainty           -0.202    41.292    
    SLICE_X54Y146        FDSE (Setup_fdse_C_D)        0.079    41.371    VGA_inst/p_m_inst/red_reg[3]
  -------------------------------------------------------------------
                         required time                         41.371    
                         arrival time                         -43.925    
  -------------------------------------------------------------------
                         slack                                 -2.554    

Slack (VIOLATED) :        -2.523ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.680ns  (logic 2.054ns (23.662%)  route 6.626ns (76.338%))
  Logic Levels:           11  (LUT2=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 35.226 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.624    35.226    keyboard_inst/clk_100
    SLICE_X41Y148        FDRE                                         r  keyboard_inst/note_arr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_fdre_C_Q)         0.456    35.682 f  keyboard_inst/note_arr_reg[0][0]/Q
                         net (fo=26, routed)          0.900    36.582    keyboard_inst/note_out[0][0]
    SLICE_X42Y149        LUT4 (Prop_lut4_I0_O)        0.124    36.706 f  keyboard_inst/green[2]_i_306/O
                         net (fo=2, routed)           0.810    37.516    keyboard_inst/green[2]_i_306_n_0
    SLICE_X42Y147        LUT6 (Prop_lut6_I3_O)        0.124    37.640 r  keyboard_inst/green[2]_i_202/O
                         net (fo=1, routed)           0.302    37.942    keyboard_inst/green[2]_i_202_n_0
    SLICE_X42Y146        LUT6 (Prop_lut6_I5_O)        0.124    38.066 f  keyboard_inst/green[2]_i_121/O
                         net (fo=3, routed)           0.868    38.934    keyboard_inst/red_reg[1]_2
    SLICE_X45Y143        LUT2 (Prop_lut2_I1_O)        0.150    39.084 r  keyboard_inst/green[3]_i_222/O
                         net (fo=3, routed)           0.597    39.681    VGA_inst/p_m_inst/octave_select_reg_27
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.332    40.013 r  VGA_inst/p_m_inst/green[3]_i_109/O
                         net (fo=3, routed)           0.336    40.348    VGA_inst/p_m_inst/green[3]_i_109_n_0
    SLICE_X40Y143        LUT4 (Prop_lut4_I0_O)        0.124    40.472 r  VGA_inst/p_m_inst/green[2]_i_46/O
                         net (fo=1, routed)           0.544    41.017    VGA_inst/p_m_inst/green[2]_i_46_n_0
    SLICE_X41Y144        LUT6 (Prop_lut6_I4_O)        0.124    41.141 f  VGA_inst/p_m_inst/green[2]_i_26/O
                         net (fo=2, routed)           0.723    41.864    VGA_inst/p_m_inst/green[2]_i_26_n_0
    SLICE_X40Y145        LUT6 (Prop_lut6_I5_O)        0.124    41.988 r  VGA_inst/p_m_inst/green[2]_i_25/O
                         net (fo=1, routed)           0.582    42.570    VGA_inst/p_m_inst/green[2]_i_25_n_0
    SLICE_X38Y145        LUT6 (Prop_lut6_I4_O)        0.124    42.694 r  VGA_inst/p_m_inst/green[2]_i_13/O
                         net (fo=2, routed)           0.464    43.158    VGA_inst/p_m_inst/green[2]_i_13_n_0
    SLICE_X38Y145        LUT6 (Prop_lut6_I3_O)        0.124    43.282 f  VGA_inst/p_m_inst/green[2]_i_5/O
                         net (fo=1, routed)           0.501    43.783    VGA_inst/p_m_inst/green[2]_i_5_n_0
    SLICE_X42Y145        LUT6 (Prop_lut6_I5_O)        0.124    43.907 r  VGA_inst/p_m_inst/green[2]_i_2/O
                         net (fo=1, routed)           0.000    43.907    VGA_inst/p_m_inst/green[2]_i_2_n_0
    SLICE_X42Y145        FDSE                                         r  VGA_inst/p_m_inst/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.502    41.505    VGA_inst/p_m_inst/clk_out1
    SLICE_X42Y145        FDSE                                         r  VGA_inst/p_m_inst/green_reg[2]/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.202    41.303    
    SLICE_X42Y145        FDSE (Setup_fdse_C_D)        0.081    41.384    VGA_inst/p_m_inst/green_reg[2]
  -------------------------------------------------------------------
                         required time                         41.384    
                         arrival time                         -43.907    
  -------------------------------------------------------------------
                         slack                                 -2.523    

Slack (VIOLATED) :        -2.368ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.524ns  (logic 2.054ns (24.095%)  route 6.470ns (75.905%))
  Logic Levels:           11  (LUT2=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 35.226 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.624    35.226    keyboard_inst/clk_100
    SLICE_X41Y148        FDRE                                         r  keyboard_inst/note_arr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_fdre_C_Q)         0.456    35.682 f  keyboard_inst/note_arr_reg[0][0]/Q
                         net (fo=26, routed)          0.900    36.582    keyboard_inst/note_out[0][0]
    SLICE_X42Y149        LUT4 (Prop_lut4_I0_O)        0.124    36.706 f  keyboard_inst/green[2]_i_306/O
                         net (fo=2, routed)           0.810    37.516    keyboard_inst/green[2]_i_306_n_0
    SLICE_X42Y147        LUT6 (Prop_lut6_I3_O)        0.124    37.640 r  keyboard_inst/green[2]_i_202/O
                         net (fo=1, routed)           0.302    37.942    keyboard_inst/green[2]_i_202_n_0
    SLICE_X42Y146        LUT6 (Prop_lut6_I5_O)        0.124    38.066 f  keyboard_inst/green[2]_i_121/O
                         net (fo=3, routed)           0.868    38.934    keyboard_inst/red_reg[1]_2
    SLICE_X45Y143        LUT2 (Prop_lut2_I1_O)        0.150    39.084 r  keyboard_inst/green[3]_i_222/O
                         net (fo=3, routed)           0.597    39.681    VGA_inst/p_m_inst/octave_select_reg_27
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.332    40.013 r  VGA_inst/p_m_inst/green[3]_i_109/O
                         net (fo=3, routed)           0.336    40.348    VGA_inst/p_m_inst/green[3]_i_109_n_0
    SLICE_X40Y143        LUT4 (Prop_lut4_I0_O)        0.124    40.472 r  VGA_inst/p_m_inst/green[2]_i_46/O
                         net (fo=1, routed)           0.544    41.017    VGA_inst/p_m_inst/green[2]_i_46_n_0
    SLICE_X41Y144        LUT6 (Prop_lut6_I4_O)        0.124    41.141 f  VGA_inst/p_m_inst/green[2]_i_26/O
                         net (fo=2, routed)           0.723    41.864    VGA_inst/p_m_inst/green[2]_i_26_n_0
    SLICE_X40Y145        LUT6 (Prop_lut6_I5_O)        0.124    41.988 r  VGA_inst/p_m_inst/green[2]_i_25/O
                         net (fo=1, routed)           0.582    42.570    VGA_inst/p_m_inst/green[2]_i_25_n_0
    SLICE_X38Y145        LUT6 (Prop_lut6_I4_O)        0.124    42.694 r  VGA_inst/p_m_inst/green[2]_i_13/O
                         net (fo=2, routed)           0.443    43.137    VGA_inst/p_m_inst/green[2]_i_13_n_0
    SLICE_X39Y146        LUT6 (Prop_lut6_I3_O)        0.124    43.261 r  VGA_inst/p_m_inst/green[0]_i_2/O
                         net (fo=2, routed)           0.366    43.627    VGA_inst/p_m_inst/green[0]_i_2_n_0
    SLICE_X38Y146        LUT6 (Prop_lut6_I0_O)        0.124    43.751 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000    43.751    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X38Y146        FDSE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.505    41.508    VGA_inst/p_m_inst/clk_out1
    SLICE_X38Y146        FDSE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.000    41.508    
                         clock uncertainty           -0.202    41.306    
    SLICE_X38Y146        FDSE (Setup_fdse_C_D)        0.077    41.383    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         41.383    
                         arrival time                         -43.751    
  -------------------------------------------------------------------
                         slack                                 -2.368    

Slack (VIOLATED) :        -2.323ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.481ns  (logic 2.054ns (24.219%)  route 6.427ns (75.781%))
  Logic Levels:           11  (LUT2=1 LUT4=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 35.226 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.624    35.226    keyboard_inst/clk_100
    SLICE_X41Y148        FDRE                                         r  keyboard_inst/note_arr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_fdre_C_Q)         0.456    35.682 f  keyboard_inst/note_arr_reg[0][0]/Q
                         net (fo=26, routed)          0.900    36.582    keyboard_inst/note_out[0][0]
    SLICE_X42Y149        LUT4 (Prop_lut4_I0_O)        0.124    36.706 f  keyboard_inst/green[2]_i_306/O
                         net (fo=2, routed)           0.810    37.516    keyboard_inst/green[2]_i_306_n_0
    SLICE_X42Y147        LUT6 (Prop_lut6_I3_O)        0.124    37.640 r  keyboard_inst/green[2]_i_202/O
                         net (fo=1, routed)           0.302    37.942    keyboard_inst/green[2]_i_202_n_0
    SLICE_X42Y146        LUT6 (Prop_lut6_I5_O)        0.124    38.066 f  keyboard_inst/green[2]_i_121/O
                         net (fo=3, routed)           0.868    38.934    keyboard_inst/red_reg[1]_2
    SLICE_X45Y143        LUT2 (Prop_lut2_I1_O)        0.150    39.084 r  keyboard_inst/green[3]_i_222/O
                         net (fo=3, routed)           0.597    39.681    VGA_inst/p_m_inst/octave_select_reg_27
    SLICE_X44Y143        LUT5 (Prop_lut5_I0_O)        0.332    40.013 r  VGA_inst/p_m_inst/green[3]_i_109/O
                         net (fo=3, routed)           0.336    40.348    VGA_inst/p_m_inst/green[3]_i_109_n_0
    SLICE_X40Y143        LUT4 (Prop_lut4_I0_O)        0.124    40.472 r  VGA_inst/p_m_inst/green[2]_i_46/O
                         net (fo=1, routed)           0.544    41.017    VGA_inst/p_m_inst/green[2]_i_46_n_0
    SLICE_X41Y144        LUT6 (Prop_lut6_I4_O)        0.124    41.141 f  VGA_inst/p_m_inst/green[2]_i_26/O
                         net (fo=2, routed)           0.723    41.864    VGA_inst/p_m_inst/green[2]_i_26_n_0
    SLICE_X40Y145        LUT6 (Prop_lut6_I5_O)        0.124    41.988 r  VGA_inst/p_m_inst/green[2]_i_25/O
                         net (fo=1, routed)           0.582    42.570    VGA_inst/p_m_inst/green[2]_i_25_n_0
    SLICE_X38Y145        LUT6 (Prop_lut6_I4_O)        0.124    42.694 r  VGA_inst/p_m_inst/green[2]_i_13/O
                         net (fo=2, routed)           0.443    43.137    VGA_inst/p_m_inst/green[2]_i_13_n_0
    SLICE_X39Y146        LUT6 (Prop_lut6_I3_O)        0.124    43.261 r  VGA_inst/p_m_inst/green[0]_i_2/O
                         net (fo=2, routed)           0.323    43.583    VGA_inst/p_m_inst/green[0]_i_2_n_0
    SLICE_X38Y145        LUT6 (Prop_lut6_I1_O)        0.124    43.707 r  VGA_inst/p_m_inst/blue[0]_i_1/O
                         net (fo=1, routed)           0.000    43.707    VGA_inst/p_m_inst/blue[0]_i_1_n_0
    SLICE_X38Y145        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.505    41.508    VGA_inst/p_m_inst/clk_out1
    SLICE_X38Y145        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[0]/C
                         clock pessimism              0.000    41.508    
                         clock uncertainty           -0.202    41.306    
    SLICE_X38Y145        FDSE (Setup_fdse_C_D)        0.079    41.385    VGA_inst/p_m_inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         41.385    
                         arrival time                         -43.707    
  -------------------------------------------------------------------
                         slack                                 -2.323    

Slack (VIOLATED) :        -2.295ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.441ns  (logic 2.048ns (24.262%)  route 6.393ns (75.738%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -3.733ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    5.226ns = ( 35.226 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.624    35.226    keyboard_inst/clk_100
    SLICE_X41Y148        FDRE                                         r  keyboard_inst/note_arr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_fdre_C_Q)         0.456    35.682 r  keyboard_inst/note_arr_reg[0][0]/Q
                         net (fo=26, routed)          0.894    36.576    keyboard_inst/note_out[0][0]
    SLICE_X43Y149        LUT4 (Prop_lut4_I0_O)        0.124    36.700 r  keyboard_inst/green[2]_i_317/O
                         net (fo=2, routed)           0.812    37.512    keyboard_inst/green[2]_i_317_n_0
    SLICE_X45Y150        LUT6 (Prop_lut6_I0_O)        0.124    37.636 f  keyboard_inst/red[2]_i_344/O
                         net (fo=1, routed)           0.444    38.080    keyboard_inst/red[2]_i_344_n_0
    SLICE_X45Y146        LUT6 (Prop_lut6_I5_O)        0.124    38.204 r  keyboard_inst/red[2]_i_192/O
                         net (fo=2, routed)           0.429    38.633    keyboard_inst/red[2]_i_192_n_0
    SLICE_X44Y145        LUT2 (Prop_lut2_I1_O)        0.124    38.757 f  keyboard_inst/green[2]_i_133/O
                         net (fo=10, routed)          0.896    39.653    VGA_inst/p_m_inst/octave_select_reg_23
    SLICE_X48Y142        LUT3 (Prop_lut3_I0_O)        0.150    39.803 f  VGA_inst/p_m_inst/red[2]_i_129/O
                         net (fo=1, routed)           0.467    40.270    VGA_inst/p_m_inst/red[2]_i_129_n_0
    SLICE_X49Y141        LUT6 (Prop_lut6_I4_O)        0.326    40.596 r  VGA_inst/p_m_inst/red[2]_i_62/O
                         net (fo=1, routed)           0.648    41.245    VGA_inst/p_m_inst/red[2]_i_62_n_0
    SLICE_X49Y141        LUT5 (Prop_lut5_I0_O)        0.124    41.369 f  VGA_inst/p_m_inst/red[2]_i_25/O
                         net (fo=1, routed)           0.646    42.015    VGA_inst/p_m_inst/red[2]_i_25_n_0
    SLICE_X53Y146        LUT6 (Prop_lut6_I5_O)        0.124    42.139 f  VGA_inst/p_m_inst/red[2]_i_13/O
                         net (fo=1, routed)           0.404    42.543    VGA_inst/p_m_inst/red[2]_i_13_n_0
    SLICE_X53Y145        LUT6 (Prop_lut6_I0_O)        0.124    42.667 f  VGA_inst/p_m_inst/red[2]_i_6/O
                         net (fo=2, routed)           0.466    43.133    VGA_inst/p_m_inst/red[2]_i_6_n_0
    SLICE_X54Y145        LUT6 (Prop_lut6_I0_O)        0.124    43.257 f  VGA_inst/p_m_inst/red[2]_i_4/O
                         net (fo=1, routed)           0.286    43.543    VGA_inst/p_m_inst/red[2]_i_4_n_0
    SLICE_X54Y145        LUT6 (Prop_lut6_I3_O)        0.124    43.667 r  VGA_inst/p_m_inst/red[2]_i_1/O
                         net (fo=1, routed)           0.000    43.667    VGA_inst/p_m_inst/red[2]_i_1_n_0
    SLICE_X54Y145        FDSE                                         r  VGA_inst/p_m_inst/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.491    41.494    VGA_inst/p_m_inst/clk_out1
    SLICE_X54Y145        FDSE                                         r  VGA_inst/p_m_inst/red_reg[2]/C
                         clock pessimism              0.000    41.494    
                         clock uncertainty           -0.202    41.292    
    SLICE_X54Y145        FDSE (Setup_fdse_C_D)        0.081    41.373    VGA_inst/p_m_inst/red_reg[2]
  -------------------------------------------------------------------
                         required time                         41.373    
                         arrival time                         -43.667    
  -------------------------------------------------------------------
                         slack                                 -2.295    

Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.794ns  (logic 2.952ns (37.874%)  route 4.842ns (62.126%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 35.410 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.807    35.410    Single_Note_Inst/clk_100
    SLICE_X40Y150        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y150        FDRE (Prop_fdre_C_Q)         0.419    35.829 r  Single_Note_Inst/lut_addr_3_reg[2]/Q
                         net (fo=111, routed)         1.377    37.206    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X45Y153        LUT5 (Prop_lut5_I1_O)        0.327    37.533 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.801    38.333    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X45Y152        LUT6 (Prop_lut6_I1_O)        0.326    38.659 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    38.659    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X45Y152        MUXF7 (Prop_muxf7_I1_O)      0.245    38.904 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    38.904    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X45Y152        MUXF8 (Prop_muxf8_I0_O)      0.104    39.008 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.894    39.903    Single_Note_Inst/driver_inst/bbstub_spo[8][5]
    SLICE_X37Y152        LUT6 (Prop_lut6_I0_O)        0.316    40.219 f  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_10/O
                         net (fo=2, routed)           0.579    40.798    keyboard_inst/note_arr_reg[3][1]_3
    SLICE_X36Y151        LUT4 (Prop_lut4_I3_O)        0.153    40.951 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.690    41.640    keyboard_inst/compare_reg[7][2]
    SLICE_X36Y151        LUT5 (Prop_lut5_I0_O)        0.327    41.967 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    41.967    Single_Note_Inst/note_arr_reg[0][2]_0[2]
    SLICE_X36Y151        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.368 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.368    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    42.702 r  Single_Note_Inst/pwm_level__2_carry__1/O[1]
                         net (fo=2, routed)           0.502    43.204    VGA_inst/p_m_inst/D[4]
    SLICE_X36Y149        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.507    41.510    VGA_inst/p_m_inst/clk_out1
    SLICE_X36Y149        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][4]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.202    41.308    
    SLICE_X36Y149        FDRE (Setup_fdre_C_D)       -0.237    41.071    VGA_inst/p_m_inst/wave_shape_reg[0][4]
  -------------------------------------------------------------------
                         required time                         41.071    
                         arrival time                         -43.204    
  -------------------------------------------------------------------
                         slack                                 -2.133    

Slack (VIOLATED) :        -2.080ns  (required time - arrival time)
  Source:                 keyboard_inst/note_arr_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        8.230ns  (logic 2.336ns (28.385%)  route 5.894ns (71.615%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -3.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    5.222ns = ( 35.222 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.620    35.222    keyboard_inst/clk_100
    SLICE_X43Y148        FDRE                                         r  keyboard_inst/note_arr_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y148        FDRE (Prop_fdre_C_Q)         0.456    35.678 r  keyboard_inst/note_arr_reg[3][0]/Q
                         net (fo=25, routed)          0.956    36.634    keyboard_inst/note_out[3][0]
    SLICE_X42Y148        LUT4 (Prop_lut4_I3_O)        0.124    36.758 r  keyboard_inst/blue[3]_i_159/O
                         net (fo=2, routed)           0.586    37.344    keyboard_inst/blue[3]_i_159_n_0
    SLICE_X43Y147        LUT6 (Prop_lut6_I0_O)        0.124    37.468 f  keyboard_inst/blue[3]_i_122/O
                         net (fo=1, routed)           0.570    38.039    keyboard_inst/blue[3]_i_122_n_0
    SLICE_X44Y147        LUT6 (Prop_lut6_I5_O)        0.124    38.163 r  keyboard_inst/blue[3]_i_58/O
                         net (fo=3, routed)           0.665    38.827    keyboard_inst/red_reg[0]
    SLICE_X45Y147        LUT2 (Prop_lut2_I1_O)        0.150    38.977 f  keyboard_inst/blue[3]_i_25/O
                         net (fo=7, routed)           0.830    39.808    VGA_inst/p_m_inst/octave_select_reg_32
    SLICE_X47Y144        LUT5 (Prop_lut5_I0_O)        0.326    40.134 f  VGA_inst/p_m_inst/blue[3]_i_121/O
                         net (fo=2, routed)           0.602    40.735    VGA_inst/p_m_inst/blue[3]_i_121_n_0
    SLICE_X48Y146        LUT6 (Prop_lut6_I3_O)        0.124    40.859 f  VGA_inst/p_m_inst/blue[3]_i_56/O
                         net (fo=1, routed)           0.000    40.859    VGA_inst/p_m_inst/blue[3]_i_56_n_0
    SLICE_X48Y146        MUXF7 (Prop_muxf7_I0_O)      0.238    41.097 f  VGA_inst/p_m_inst/blue_reg[3]_i_22/O
                         net (fo=2, routed)           0.308    41.406    VGA_inst/p_m_inst/blue_reg[3]_i_22_n_0
    SLICE_X51Y146        LUT6 (Prop_lut6_I5_O)        0.298    41.704 f  VGA_inst/p_m_inst/blue[3]_i_10/O
                         net (fo=1, routed)           0.590    42.294    VGA_inst/p_m_inst/blue[3]_i_10_n_0
    SLICE_X52Y148        LUT6 (Prop_lut6_I2_O)        0.124    42.418 r  VGA_inst/p_m_inst/blue[3]_i_5/O
                         net (fo=2, routed)           0.465    42.883    VGA_inst/p_m_inst/blue[3]_i_5_n_0
    SLICE_X53Y148        LUT6 (Prop_lut6_I5_O)        0.124    43.007 f  VGA_inst/p_m_inst/red[0]_i_2/O
                         net (fo=1, routed)           0.321    43.328    VGA_inst/p_m_inst/red[0]_i_2_n_0
    SLICE_X54Y149        LUT6 (Prop_lut6_I0_O)        0.124    43.452 r  VGA_inst/p_m_inst/red[0]_i_1/O
                         net (fo=1, routed)           0.000    43.452    VGA_inst/p_m_inst/red[0]_i_1_n_0
    SLICE_X54Y149        FDSE                                         r  VGA_inst/p_m_inst/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.492    41.495    VGA_inst/p_m_inst/clk_out1
    SLICE_X54Y149        FDSE                                         r  VGA_inst/p_m_inst/red_reg[0]/C
                         clock pessimism              0.000    41.495    
                         clock uncertainty           -0.202    41.293    
    SLICE_X54Y149        FDSE (Setup_fdse_C_D)        0.079    41.372    VGA_inst/p_m_inst/red_reg[0]
  -------------------------------------------------------------------
                         required time                         41.372    
                         arrival time                         -43.452    
  -------------------------------------------------------------------
                         slack                                 -2.080    

Slack (VIOLATED) :        -2.079ns  (required time - arrival time)
  Source:                 Single_Note_Inst/lut_addr_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        7.742ns  (logic 2.857ns (36.905%)  route 4.885ns (63.095%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    5.410ns = ( 35.410 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100 (IN)
                         net (fo=0)                   0.000    30.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.807    35.410    Single_Note_Inst/clk_100
    SLICE_X40Y150        FDRE                                         r  Single_Note_Inst/lut_addr_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y150        FDRE (Prop_fdre_C_Q)         0.419    35.829 r  Single_Note_Inst/lut_addr_3_reg[2]/Q
                         net (fo=111, routed)         1.377    37.206    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[2]
    SLICE_X45Y153        LUT5 (Prop_lut5_I1_O)        0.327    37.533 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9/O
                         net (fo=1, routed)           0.801    38.333    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_9_n_0
    SLICE_X45Y152        LUT6 (Prop_lut6_I1_O)        0.326    38.659 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    38.659    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_4_n_0
    SLICE_X45Y152        MUXF7 (Prop_muxf7_I1_O)      0.245    38.904 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    38.904    Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0_i_1_n_0
    SLICE_X45Y152        MUXF8 (Prop_muxf8_I0_O)      0.104    39.008 r  Single_Note_Inst/dmg3/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[6]_INST_0/O
                         net (fo=2, routed)           0.894    39.903    Single_Note_Inst/driver_inst/bbstub_spo[8][5]
    SLICE_X37Y152        LUT6 (Prop_lut6_I0_O)        0.316    40.219 f  Single_Note_Inst/driver_inst/pwm_level__2_carry__0_i_10/O
                         net (fo=2, routed)           0.579    40.798    keyboard_inst/note_arr_reg[3][1]_3
    SLICE_X36Y151        LUT4 (Prop_lut4_I3_O)        0.153    40.951 r  keyboard_inst/pwm_level__2_carry__0_i_1/O
                         net (fo=2, routed)           0.690    41.640    keyboard_inst/compare_reg[7][2]
    SLICE_X36Y151        LUT5 (Prop_lut5_I0_O)        0.327    41.967 r  keyboard_inst/pwm_level__2_carry__0_i_5/O
                         net (fo=1, routed)           0.000    41.967    Single_Note_Inst/note_arr_reg[0][2]_0[2]
    SLICE_X36Y151        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.368 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000    42.368    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    42.607 r  Single_Note_Inst/pwm_level__2_carry__1/O[2]
                         net (fo=2, routed)           0.544    43.151    VGA_inst/p_m_inst/D[5]
    SLICE_X37Y149        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         1.683    41.683    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.989 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.912    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        1.507    41.510    VGA_inst/p_m_inst/clk_out1
    SLICE_X37Y149        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][5]/C
                         clock pessimism              0.000    41.510    
                         clock uncertainty           -0.202    41.308    
    SLICE_X37Y149        FDRE (Setup_fdre_C_D)       -0.236    41.072    VGA_inst/p_m_inst/wave_shape_reg[0][5]
  -------------------------------------------------------------------
                         required time                         41.072    
                         arrival time                         -43.151    
  -------------------------------------------------------------------
                         slack                                 -2.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.246ns (37.749%)  route 0.406ns (62.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.563     1.482    controller_inst/clk_100
    SLICE_X34Y140        FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y140        FDRE (Prop_fdre_C_Q)         0.148     1.630 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=13, routed)          0.406     2.036    VGA_inst/p_m_inst/Q[0]
    SLICE_X38Y145        LUT6 (Prop_lut6_I2_O)        0.098     2.134 r  VGA_inst/p_m_inst/blue[0]_i_1/O
                         net (fo=1, routed)           0.000     2.134    VGA_inst/p_m_inst/blue[0]_i_1_n_0
    SLICE_X38Y145        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.836     0.837    VGA_inst/p_m_inst/clk_out1
    SLICE_X38Y145        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[0]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.202     1.039    
    SLICE_X38Y145        FDSE (Hold_fdse_C_D)         0.121     1.160    VGA_inst/p_m_inst/blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             1.051ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/green_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.247ns (33.949%)  route 0.481ns (66.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.563     1.482    controller_inst/clk_100
    SLICE_X34Y140        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y140        FDRE (Prop_fdre_C_Q)         0.148     1.630 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=11, routed)          0.481     2.111    VGA_inst/p_m_inst/Q[1]
    SLICE_X38Y146        LUT6 (Prop_lut6_I4_O)        0.099     2.210 r  VGA_inst/p_m_inst/green[0]_i_1/O
                         net (fo=1, routed)           0.000     2.210    VGA_inst/p_m_inst/green[0]_i_1_n_0
    SLICE_X38Y146        FDSE                                         r  VGA_inst/p_m_inst/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.836     0.837    VGA_inst/p_m_inst/clk_out1
    SLICE_X38Y146        FDSE                                         r  VGA_inst/p_m_inst/green_reg[0]/C
                         clock pessimism              0.000     0.837    
                         clock uncertainty            0.202     1.039    
    SLICE_X38Y146        FDSE (Hold_fdse_C_D)         0.120     1.159    VGA_inst/p_m_inst/green_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.247ns (30.891%)  route 0.553ns (69.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.563     1.482    controller_inst/clk_100
    SLICE_X34Y140        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y140        FDRE (Prop_fdre_C_Q)         0.148     1.630 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=11, routed)          0.553     2.183    VGA_inst/p_m_inst/Q[1]
    SLICE_X38Y147        LUT6 (Prop_lut6_I4_O)        0.099     2.282 r  VGA_inst/p_m_inst/blue[1]_i_1/O
                         net (fo=1, routed)           0.000     2.282    VGA_inst/p_m_inst/blue[1]_i_1_n_0
    SLICE_X38Y147        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.837     0.839    VGA_inst/p_m_inst/clk_out1
    SLICE_X38Y147        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[1]/C
                         clock pessimism              0.000     0.839    
                         clock uncertainty            0.202     1.040    
    SLICE_X38Y147        FDSE (Hold_fdse_C_D)         0.120     1.160    VGA_inst/p_m_inst/blue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.364ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.423ns (41.875%)  route 0.587ns (58.125%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.563     1.482    keyboard_inst/clk_100
    SLICE_X41Y148        FDRE                                         r  keyboard_inst/note_arr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  keyboard_inst/note_arr_reg[0][0]/Q
                         net (fo=26, routed)          0.343     1.967    keyboard_inst/note_out[0][0]
    SLICE_X34Y150        LUT6 (Prop_lut6_I4_O)        0.045     2.012 r  keyboard_inst/pwm_level__2_carry_i_3/O
                         net (fo=2, routed)           0.167     2.178    Single_Note_Inst/DI[1]
    SLICE_X36Y150        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.325 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.325    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X36Y151        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.415 r  Single_Note_Inst/pwm_level__2_carry__0/O[3]
                         net (fo=2, routed)           0.077     2.493    VGA_inst/p_m_inst/D[2]
    SLICE_X37Y151        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.924     0.926    VGA_inst/p_m_inst/clk_out1
    SLICE_X37Y151        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][2]/C
                         clock pessimism              0.000     0.926    
                         clock uncertainty            0.202     1.128    
    SLICE_X37Y151        FDRE (Hold_fdre_C_D)         0.001     1.129    VGA_inst/p_m_inst/wave_shape_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           2.493    
  -------------------------------------------------------------------
                         slack                                  1.364    

Slack (MET) :             1.376ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/blue_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.247ns (24.228%)  route 0.772ns (75.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.563     1.482    controller_inst/clk_100
    SLICE_X34Y140        FDRE                                         r  controller_inst/cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y140        FDRE (Prop_fdre_C_Q)         0.148     1.630 f  controller_inst/cur_state_reg[1]/Q
                         net (fo=11, routed)          0.772     2.403    VGA_inst/p_m_inst/Q[1]
    SLICE_X53Y149        LUT6 (Prop_lut6_I4_O)        0.099     2.502 r  VGA_inst/p_m_inst/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     2.502    VGA_inst/p_m_inst/blue[3]_i_1_n_0
    SLICE_X53Y149        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.830     0.832    VGA_inst/p_m_inst/clk_out1
    SLICE_X53Y149        FDSE                                         r  VGA_inst/p_m_inst/blue_reg[3]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.202     1.034    
    SLICE_X53Y149        FDSE (Hold_fdse_C_D)         0.092     1.126    VGA_inst/p_m_inst/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.384ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.398ns (38.333%)  route 0.640ns (61.667%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.563     1.482    keyboard_inst/clk_100
    SLICE_X41Y148        FDRE                                         r  keyboard_inst/note_arr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  keyboard_inst/note_arr_reg[0][0]/Q
                         net (fo=26, routed)          0.343     1.967    keyboard_inst/note_out[0][0]
    SLICE_X34Y150        LUT6 (Prop_lut6_I4_O)        0.045     2.012 r  keyboard_inst/pwm_level__2_carry_i_3/O
                         net (fo=2, routed)           0.167     2.178    Single_Note_Inst/DI[1]
    SLICE_X36Y150        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.325 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.325    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X36Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.390 r  Single_Note_Inst/pwm_level__2_carry__0/O[2]
                         net (fo=2, routed)           0.130     2.521    VGA_inst/p_m_inst/D[1]
    SLICE_X37Y150        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.924     0.926    VGA_inst/p_m_inst/clk_out1
    SLICE_X37Y150        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][1]/C
                         clock pessimism              0.000     0.926    
                         clock uncertainty            0.202     1.128    
    SLICE_X37Y150        FDRE (Hold_fdre_C_D)         0.009     1.137    VGA_inst/p_m_inst/wave_shape_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  1.384    

Slack (MET) :             1.453ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.106ns  (logic 0.424ns (38.326%)  route 0.682ns (61.674%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.556ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.563     1.482    keyboard_inst/clk_100
    SLICE_X41Y148        FDRE                                         r  keyboard_inst/note_arr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  keyboard_inst/note_arr_reg[0][0]/Q
                         net (fo=26, routed)          0.343     1.967    keyboard_inst/note_out[0][0]
    SLICE_X34Y150        LUT6 (Prop_lut6_I4_O)        0.045     2.012 r  keyboard_inst/pwm_level__2_carry_i_3/O
                         net (fo=2, routed)           0.167     2.178    Single_Note_Inst/DI[1]
    SLICE_X36Y150        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.325 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.325    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X36Y151        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     2.416 r  Single_Note_Inst/pwm_level__2_carry__0/O[1]
                         net (fo=2, routed)           0.172     2.589    VGA_inst/p_m_inst/D[0]
    SLICE_X37Y151        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.924     0.926    VGA_inst/p_m_inst/clk_out1
    SLICE_X37Y151        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][0]/C
                         clock pessimism              0.000     0.926    
                         clock uncertainty            0.202     1.128    
    SLICE_X37Y151        FDRE (Hold_fdre_C_D)         0.008     1.136    VGA_inst/p_m_inst/wave_shape_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.136    
                         arrival time                           2.589    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.459ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.411ns (33.311%)  route 0.823ns (66.689%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.563     1.482    keyboard_inst/clk_100
    SLICE_X41Y148        FDRE                                         r  keyboard_inst/note_arr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  keyboard_inst/note_arr_reg[0][0]/Q
                         net (fo=26, routed)          0.343     1.967    keyboard_inst/note_out[0][0]
    SLICE_X34Y150        LUT6 (Prop_lut6_I4_O)        0.045     2.012 r  keyboard_inst/pwm_level__2_carry_i_3/O
                         net (fo=2, routed)           0.167     2.178    Single_Note_Inst/DI[1]
    SLICE_X36Y150        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.325 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.325    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X36Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.364 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.364    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.403 r  Single_Note_Inst/pwm_level__2_carry__1/CO[3]
                         net (fo=2, routed)           0.313     2.716    VGA_inst/p_m_inst/D[6]
    SLICE_X37Y153        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.923     0.925    VGA_inst/p_m_inst/clk_out1
    SLICE_X37Y153        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][6]/C
                         clock pessimism              0.000     0.925    
                         clock uncertainty            0.202     1.127    
    SLICE_X37Y153        FDRE (Hold_fdre_C_D)         0.130     1.257    VGA_inst/p_m_inst/wave_shape_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  1.459    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 keyboard_inst/note_arr_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/wave_shape_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.426ns (37.830%)  route 0.700ns (62.170%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.557ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.563     1.482    keyboard_inst/clk_100
    SLICE_X41Y148        FDRE                                         r  keyboard_inst/note_arr_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y148        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  keyboard_inst/note_arr_reg[0][0]/Q
                         net (fo=26, routed)          0.343     1.967    keyboard_inst/note_out[0][0]
    SLICE_X34Y150        LUT6 (Prop_lut6_I4_O)        0.045     2.012 r  keyboard_inst/pwm_level__2_carry_i_3/O
                         net (fo=2, routed)           0.167     2.178    Single_Note_Inst/DI[1]
    SLICE_X36Y150        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     2.325 r  Single_Note_Inst/pwm_level__2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.325    Single_Note_Inst/pwm_level__2_carry_n_0
    SLICE_X36Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.364 r  Single_Note_Inst/pwm_level__2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.364    Single_Note_Inst/pwm_level__2_carry__0_n_0
    SLICE_X36Y152        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.418 r  Single_Note_Inst/pwm_level__2_carry__1/O[0]
                         net (fo=2, routed)           0.190     2.609    VGA_inst/p_m_inst/D[3]
    SLICE_X37Y155        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.923     0.925    VGA_inst/p_m_inst/clk_out1
    SLICE_X37Y155        FDRE                                         r  VGA_inst/p_m_inst/wave_shape_reg[0][3]/C
                         clock pessimism              0.000     0.925    
                         clock uncertainty            0.202     1.127    
    SLICE_X37Y155        FDRE (Hold_fdre_C_D)         0.008     1.135    VGA_inst/p_m_inst/wave_shape_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.560ns  (arrival time - required time)
  Source:                 controller_inst/cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_inst/p_m_inst/red_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.291ns (23.607%)  route 0.942ns (76.393%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100 (IN)
                         net (fo=0)                   0.000     0.000    clk_100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.563     1.482    controller_inst/clk_100
    SLICE_X34Y140        FDRE                                         r  controller_inst/cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y140        FDRE (Prop_fdre_C_Q)         0.148     1.630 r  controller_inst/cur_state_reg[0]/Q
                         net (fo=13, routed)          0.825     2.456    VGA_inst/p_m_inst/Q[0]
    SLICE_X54Y149        LUT4 (Prop_lut4_I1_O)        0.098     2.554 f  VGA_inst/p_m_inst/green[3]_i_9/O
                         net (fo=5, routed)           0.116     2.670    VGA_inst/p_m_inst/green[3]_i_9_n_0
    SLICE_X54Y149        LUT6 (Prop_lut6_I5_O)        0.045     2.715 r  VGA_inst/p_m_inst/red[1]_i_1/O
                         net (fo=1, routed)           0.000     2.715    VGA_inst/p_m_inst/red[1]_i_1_n_0
    SLICE_X54Y149        FDSE                                         r  VGA_inst/p_m_inst/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100_IBUF_BUFG_inst/O
                         net (fo=209, routed)         0.898     0.898    VGA_inst/divider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_inst/divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_inst/divider/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_inst/divider/inst/clkout1_buf/O
                         net (fo=3352, routed)        0.830     0.832    VGA_inst/p_m_inst/clk_out1
    SLICE_X54Y149        FDSE                                         r  VGA_inst/p_m_inst/red_reg[1]/C
                         clock pessimism              0.000     0.832    
                         clock uncertainty            0.202     1.034    
    SLICE_X54Y149        FDSE (Hold_fdse_C_D)         0.121     1.155    VGA_inst/p_m_inst/red_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  1.560    





