# VSD
## DAY 1:  Introduction to RISC-V ISA and GNU compiler toolchain


![VSD(1 OF LAB2)](https://github.com/user-attachments/assets/8fe9b386-05c7-4b69-bdbc-0185e5594082)




## DAY 2:  Basics of ABI (Application Binary Interface)

![image](https://github.com/user-attachments/assets/2f84f290-7fcb-4a54-9a4d-a132475fc287)

![WhatsApp Image 2025-04-25 at 22 53 46_825e3095](https://github.com/user-attachments/assets/f895bf0c-56e1-4625-ae1c-882abef6cc45)

![vsd(1 of3)](https://github.com/user-attachments/assets/f89c30c0-d52d-4838-b612-25f035cd5161)

![vsd (3of 3)](https://github.com/user-attachments/assets/d4fc510e-8bc1-4ae0-8018-7f163dad38b2)




## DAY 3:  Digital Logic with TL-Verilog and Makerchip

### Introduction to Makerchip
![image](https://github.com/user-attachments/assets/22ff3ff9-8cd1-46e6-8baf-a1f1a234777b)

### Fibonacci series Lab
![image](https://github.com/user-attachments/assets/f58e39a3-57b4-4667-b94f-6a75b6fd69a5)

### Free running Oscillator
![image](https://github.com/user-attachments/assets/1d0090cf-b1d8-4837-a3d2-74e75590643e)

### Combinational Calculator
![image](https://github.com/user-attachments/assets/c270591b-f197-43a3-b650-70416bd7decd)

### Seqential Calculator
![image](https://github.com/user-attachments/assets/d97798a1-763b-4059-8b27-09417e00312c)

### 2 Cycle Pipeline Calculator
![image](https://github.com/user-attachments/assets/f3e6ee22-a94c-4cb8-8353-6dc65c0f9d2e)

## DAY 4:  Basic RISC-V CPU micro-architecture

### Instruction Decode
![image](https://github.com/user-attachments/assets/819759d7-123e-422d-8405-d6fdd8020702)

## Day 5: Complete Piplined RISCV CPU Microarchitecture
![image](https://github.com/user-attachments/assets/ee2dd630-1022-4e60-b8b0-16f0d946172c)
![image](https://github.com/user-attachments/assets/59c78dea-1dc2-4d96-a4b3-34ad00cdc3a6)









