// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_13_V_read,
        data_14_V_read,
        data_15_V_read,
        data_19_V_read,
        data_20_V_read,
        data_21_V_read,
        data_22_V_read,
        data_23_V_read,
        data_24_V_read,
        data_25_V_read,
        data_26_V_read,
        data_27_V_read,
        data_28_V_read,
        data_29_V_read,
        data_30_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_ce
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [5:0] data_0_V_read;
input  [5:0] data_1_V_read;
input  [5:0] data_2_V_read;
input  [5:0] data_3_V_read;
input  [5:0] data_4_V_read;
input  [5:0] data_7_V_read;
input  [5:0] data_8_V_read;
input  [5:0] data_9_V_read;
input  [5:0] data_10_V_read;
input  [5:0] data_13_V_read;
input  [5:0] data_14_V_read;
input  [5:0] data_15_V_read;
input  [5:0] data_19_V_read;
input  [5:0] data_20_V_read;
input  [5:0] data_21_V_read;
input  [5:0] data_22_V_read;
input  [5:0] data_23_V_read;
input  [5:0] data_24_V_read;
input  [5:0] data_25_V_read;
input  [5:0] data_26_V_read;
input  [5:0] data_27_V_read;
input  [5:0] data_28_V_read;
input  [5:0] data_29_V_read;
input  [5:0] data_30_V_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
output  [15:0] ap_return_3;
output  [15:0] ap_return_4;
input   ap_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [10:0] trunc_ln_reg_1700;
reg   [9:0] lshr_ln708_s_reg_1705;
reg   [9:0] lshr_ln708_2_reg_1710;
reg   [9:0] lshr_ln708_3_reg_1715;
reg   [10:0] trunc_ln708_116_reg_1720;
reg   [9:0] lshr_ln708_5_reg_1725;
reg   [9:0] lshr_ln708_8_reg_1731;
reg   [10:0] trunc_ln708_120_reg_1736;
reg   [9:0] lshr_ln708_9_reg_1741;
reg   [9:0] lshr_ln708_10_reg_1746;
wire  signed [11:0] sext_ln1118_6_fu_850_p1;
reg  signed [11:0] sext_ln1118_6_reg_1751;
reg   [9:0] lshr_ln708_11_reg_1756;
reg   [9:0] trunc_ln708_124_reg_1761;
reg   [9:0] lshr_ln708_12_reg_1766;
reg   [9:0] lshr_ln708_13_reg_1771;
wire   [11:0] add_ln703_fu_993_p2;
reg   [11:0] add_ln703_reg_1776;
wire   [11:0] add_ln703_4_fu_999_p2;
reg   [11:0] add_ln703_4_reg_1781;
wire   [11:0] add_ln703_20_fu_1005_p2;
reg   [11:0] add_ln703_20_reg_1786;
wire   [11:0] add_ln703_22_fu_1011_p2;
reg   [11:0] add_ln703_22_reg_1791;
wire   [11:0] add_ln703_31_fu_1017_p2;
reg   [11:0] add_ln703_31_reg_1796;
wire   [11:0] add_ln703_33_fu_1023_p2;
reg   [11:0] add_ln703_33_reg_1801;
wire   [10:0] add_ln703_36_fu_1029_p2;
reg   [10:0] add_ln703_36_reg_1806;
reg   [10:0] trunc_ln708_123_reg_1811;
wire    ap_CS_fsm_state2;
wire   [13:0] add_ln703_6_fu_1358_p2;
reg   [13:0] add_ln703_6_reg_1816;
wire   [10:0] add_ln703_7_fu_1364_p2;
reg   [10:0] add_ln703_7_reg_1821;
wire   [10:0] add_ln703_9_fu_1379_p2;
reg   [10:0] add_ln703_9_reg_1826;
wire   [11:0] add_ln703_12_fu_1385_p2;
reg   [11:0] add_ln703_12_reg_1831;
wire   [11:0] add_ln703_15_fu_1390_p2;
reg   [11:0] add_ln703_15_reg_1836;
wire   [11:0] add_ln703_18_fu_1406_p2;
reg   [11:0] add_ln703_18_reg_1841;
wire   [13:0] add_ln703_24_fu_1438_p2;
reg   [13:0] add_ln703_24_reg_1846;
wire   [11:0] add_ln703_26_fu_1454_p2;
reg   [11:0] add_ln703_26_reg_1851;
wire   [11:0] add_ln703_28_fu_1470_p2;
reg   [11:0] add_ln703_28_reg_1856;
wire   [12:0] add_ln703_32_fu_1479_p2;
reg   [12:0] add_ln703_32_reg_1861;
wire   [12:0] add_ln703_34_fu_1488_p2;
reg   [12:0] add_ln703_34_reg_1866;
wire   [12:0] add_ln703_37_fu_1497_p2;
reg   [12:0] add_ln703_37_reg_1871;
wire   [11:0] add_ln703_39_fu_1513_p2;
reg   [11:0] add_ln703_39_reg_1876;
reg   [5:0] ap_port_reg_data_1_V_read;
reg   [5:0] ap_port_reg_data_8_V_read;
reg   [5:0] ap_port_reg_data_14_V_read;
reg   [5:0] ap_port_reg_data_20_V_read;
reg   [5:0] ap_port_reg_data_21_V_read;
reg   [5:0] ap_port_reg_data_26_V_read;
reg   [5:0] ap_port_reg_data_28_V_read;
wire   [5:0] mul_ln708_fu_242_p0;
wire   [5:0] mul_ln708_1_fu_243_p0;
wire   [10:0] zext_ln1118_28_fu_870_p1;
wire   [10:0] shl_ln_fu_275_p3;
wire   [11:0] zext_ln1118_fu_283_p1;
wire   [11:0] sub_ln1118_fu_287_p2;
wire   [10:0] shl_ln1_fu_307_p3;
wire   [10:0] zext_ln1118_2_fu_303_p1;
wire   [10:0] sub_ln708_fu_315_p2;
wire   [11:0] zext_ln1118_3_fu_331_p1;
wire   [11:0] sub_ln1118_2_fu_335_p2;
wire   [10:0] trunc_ln708_108_fu_341_p4;
wire   [10:0] shl_ln1118_1_fu_359_p3;
wire   [11:0] zext_ln1118_5_fu_367_p1;
wire   [11:0] sub_ln1118_3_fu_371_p2;
wire   [10:0] trunc_ln708_109_fu_377_p4;
wire   [10:0] zext_ln1118_4_fu_355_p1;
wire   [10:0] sub_ln708_1_fu_391_p2;
wire   [9:0] lshr_ln708_1_fu_397_p4;
wire   [10:0] shl_ln708_s_fu_415_p3;
wire   [10:0] zext_ln1118_6_fu_411_p1;
wire   [10:0] sub_ln708_2_fu_423_p2;
wire   [11:0] zext_ln1118_7_fu_439_p1;
wire   [11:0] sub_ln1118_4_fu_443_p2;
wire   [10:0] trunc_ln708_110_fu_449_p4;
wire   [10:0] shl_ln708_1_fu_467_p3;
wire   [10:0] zext_ln1118_8_fu_463_p1;
wire   [10:0] sub_ln708_3_fu_475_p2;
wire   [11:0] zext_ln1118_9_fu_491_p1;
wire   [11:0] sub_ln1118_5_fu_495_p2;
wire   [10:0] trunc_ln708_111_fu_501_p4;
wire   [10:0] shl_ln1118_3_fu_515_p3;
wire   [11:0] zext_ln1118_11_fu_523_p1;
wire   [11:0] sub_ln1118_7_fu_527_p2;
wire   [10:0] trunc_ln708_113_fu_533_p4;
wire   [10:0] shl_ln1118_4_fu_547_p3;
wire   [11:0] zext_ln1118_12_fu_555_p1;
wire   [11:0] sub_ln1118_8_fu_559_p2;
wire   [10:0] trunc_ln708_114_fu_565_p4;
wire   [10:0] shl_ln708_2_fu_583_p3;
wire   [10:0] zext_ln708_fu_579_p1;
wire   [10:0] sub_ln708_4_fu_591_p2;
wire   [9:0] lshr_ln708_4_fu_597_p4;
wire   [10:0] tmp_fu_615_p3;
wire   [11:0] zext_ln1116_fu_611_p1;
wire   [11:0] zext_ln1118_14_fu_623_p1;
wire   [11:0] sub_ln1118_10_fu_627_p2;
wire   [10:0] zext_ln1118_15_fu_643_p1;
wire   [10:0] sub_ln708_5_fu_647_p2;
wire   [10:0] shl_ln1118_6_fu_663_p3;
wire   [11:0] zext_ln1118_16_fu_671_p1;
wire   [11:0] sub_ln1118_11_fu_675_p2;
wire   [10:0] trunc_ln708_117_fu_681_p4;
wire   [10:0] shl_ln708_5_fu_699_p3;
wire   [10:0] zext_ln1118_21_fu_695_p1;
wire   [10:0] sub_ln708_8_fu_707_p2;
wire   [11:0] zext_ln1118_22_fu_723_p1;
wire   [11:0] sub_ln1118_14_fu_727_p2;
wire   [10:0] shl_ln1118_8_fu_748_p3;
wire   [11:0] zext_ln1118_24_fu_756_p1;
wire   [11:0] sub_ln1118_15_fu_760_p2;
wire   [10:0] trunc_ln708_121_fu_766_p4;
wire   [10:0] mul_ln708_fu_242_p2;
wire   [10:0] shl_ln708_6_fu_794_p3;
wire   [10:0] zext_ln708_8_fu_790_p1;
wire   [10:0] sub_ln708_9_fu_802_p2;
wire   [10:0] shl_ln1118_9_fu_822_p3;
wire   [11:0] zext_ln1118_26_fu_830_p1;
wire   [11:0] sub_ln1118_16_fu_834_p2;
wire   [10:0] trunc_ln708_122_fu_840_p4;
wire   [10:0] zext_ln1118_25_fu_818_p1;
wire   [10:0] sub_ln708_10_fu_854_p2;
wire   [10:0] mul_ln708_1_fu_243_p2;
wire   [10:0] shl_ln708_7_fu_885_p3;
wire   [10:0] sub_ln708_11_fu_893_p2;
wire   [11:0] zext_ln1118_29_fu_909_p1;
wire   [11:0] sub_ln1118_18_fu_913_p2;
wire   [10:0] trunc_ln708_125_fu_919_p4;
wire   [10:0] shl_ln1118_12_fu_933_p3;
wire   [11:0] zext_ln1118_31_fu_941_p1;
wire   [11:0] sub_ln1118_20_fu_945_p2;
wire   [10:0] trunc_ln708_127_fu_951_p4;
wire   [10:0] shl_ln708_8_fu_969_p3;
wire   [10:0] zext_ln708_11_fu_965_p1;
wire   [10:0] sub_ln708_12_fu_977_p2;
wire  signed [11:0] sext_ln203_3_fu_387_p1;
wire  signed [11:0] sext_ln203_8_fu_575_p1;
wire  signed [11:0] sext_ln1118_5_fu_776_p1;
wire  signed [11:0] sext_ln203_2_fu_351_p1;
wire  signed [11:0] sext_ln203_7_fu_543_p1;
wire  signed [11:0] sext_ln1116_4_fu_929_p1;
wire  signed [11:0] sext_ln708_fu_961_p1;
wire  signed [11:0] sext_ln203_4_fu_459_p1;
wire  signed [11:0] sext_ln203_5_fu_511_p1;
wire  signed [11:0] sext_ln1116_fu_691_p1;
wire   [10:0] zext_ln708_1_fu_407_p1;
wire   [10:0] zext_ln708_3_fu_607_p1;
wire   [10:0] shl_ln1118_s_fu_1038_p3;
wire   [11:0] zext_ln1118_1_fu_1046_p1;
wire   [11:0] sub_ln1118_1_fu_1050_p2;
wire   [10:0] trunc_ln708_s_fu_1056_p4;
wire   [10:0] shl_ln1118_2_fu_1076_p3;
wire   [11:0] zext_ln1118_10_fu_1084_p1;
wire   [11:0] sub_ln1118_6_fu_1088_p2;
wire   [10:0] trunc_ln708_112_fu_1094_p4;
wire   [10:0] shl_ln1118_5_fu_1108_p3;
wire   [11:0] zext_ln1118_13_fu_1116_p1;
wire   [11:0] sub_ln1118_9_fu_1120_p2;
wire   [10:0] trunc_ln708_115_fu_1126_p4;
wire   [10:0] shl_ln1118_7_fu_1153_p3;
wire   [11:0] zext_ln1118_18_fu_1161_p1;
wire   [11:0] sub_ln1118_12_fu_1165_p2;
wire   [10:0] trunc_ln708_118_fu_1171_p4;
wire   [10:0] zext_ln1118_17_fu_1149_p1;
wire   [10:0] sub_ln708_6_fu_1185_p2;
wire   [9:0] lshr_ln708_6_fu_1191_p4;
wire   [10:0] shl_ln708_4_fu_1209_p3;
wire   [10:0] zext_ln1118_19_fu_1205_p1;
wire   [10:0] sub_ln708_7_fu_1217_p2;
wire   [9:0] lshr_ln708_7_fu_1223_p4;
wire   [11:0] zext_ln1118_20_fu_1237_p1;
wire   [11:0] sub_ln1118_13_fu_1241_p2;
wire   [10:0] trunc_ln708_119_fu_1247_p4;
wire   [10:0] shl_ln1118_10_fu_1276_p3;
wire   [11:0] zext_ln1118_27_fu_1284_p1;
wire   [11:0] sub_ln1118_17_fu_1288_p2;
wire   [10:0] shl_ln1118_11_fu_1307_p3;
wire   [11:0] zext_ln1118_30_fu_1315_p1;
wire   [11:0] sub_ln1118_19_fu_1319_p2;
wire   [10:0] trunc_ln708_126_fu_1325_p4;
wire  signed [12:0] sext_ln703_6_fu_1345_p1;
wire  signed [12:0] sext_ln203_10_fu_1140_p1;
wire   [12:0] add_ln703_5_fu_1348_p2;
wire  signed [13:0] sext_ln703_7_fu_1354_p1;
wire  signed [13:0] sext_ln703_fu_1342_p1;
wire   [10:0] zext_ln708_2_fu_1073_p1;
wire   [10:0] zext_ln708_5_fu_1233_p1;
wire   [9:0] add_ln703_8_fu_1370_p2;
wire   [10:0] zext_ln703_1_fu_1375_p1;
wire   [10:0] zext_ln708_6_fu_1261_p1;
wire  signed [11:0] sext_ln1118_fu_1181_p1;
wire  signed [11:0] sext_ln203_9_fu_1136_p1;
wire  signed [11:0] sext_ln1116_1_fu_1257_p1;
wire   [10:0] zext_ln708_4_fu_1143_p1;
wire   [10:0] zext_ln708_10_fu_1304_p1;
wire   [10:0] add_ln703_17_fu_1396_p2;
wire   [11:0] zext_ln703_4_fu_1402_p1;
wire   [11:0] zext_ln203_fu_1070_p1;
wire  signed [12:0] sext_ln703_14_fu_1412_p1;
wire  signed [12:0] sext_ln203_fu_1035_p1;
wire   [12:0] add_ln703_21_fu_1415_p2;
wire  signed [12:0] sext_ln703_16_fu_1425_p1;
wire  signed [12:0] sext_ln1116_2_fu_1264_p1;
wire   [12:0] add_ln703_23_fu_1428_p2;
wire  signed [13:0] sext_ln703_17_fu_1434_p1;
wire  signed [13:0] sext_ln703_15_fu_1421_p1;
wire   [10:0] zext_ln708_7_fu_1267_p1;
wire   [10:0] zext_ln708_9_fu_1270_p1;
wire   [10:0] add_ln703_25_fu_1444_p2;
wire   [11:0] zext_ln703_6_fu_1450_p1;
wire   [11:0] zext_ln1116_1_fu_1201_p1;
wire   [10:0] zext_ln708_12_fu_1339_p1;
wire   [10:0] add_ln703_27_fu_1460_p2;
wire  signed [11:0] sext_ln703_19_fu_1466_p1;
wire   [11:0] zext_ln1116_2_fu_1273_p1;
wire  signed [12:0] sext_ln703_23_fu_1476_p1;
wire  signed [12:0] sext_ln203_1_fu_1066_p1;
wire  signed [12:0] sext_ln703_25_fu_1485_p1;
wire  signed [12:0] sext_ln203_6_fu_1104_p1;
wire   [12:0] zext_ln703_8_fu_1494_p1;
wire  signed [12:0] sext_ln1116_5_fu_1335_p1;
wire   [10:0] add_ln703_38_fu_1503_p2;
wire   [11:0] zext_ln703_9_fu_1509_p1;
wire   [11:0] zext_ln203_1_fu_1146_p1;
wire    ap_CS_fsm_state3;
wire   [11:0] zext_ln703_2_fu_1535_p1;
wire   [11:0] zext_ln703_fu_1532_p1;
wire   [11:0] add_ln703_10_fu_1538_p2;
wire   [14:0] zext_ln703_3_fu_1544_p1;
wire  signed [14:0] sext_ln703_8_fu_1529_p1;
wire   [14:0] add_ln703_11_fu_1548_p2;
wire  signed [11:0] sext_ln1116_3_fu_1519_p1;
wire   [11:0] add_ln703_13_fu_1561_p2;
wire  signed [12:0] sext_ln703_11_fu_1567_p1;
wire  signed [12:0] sext_ln703_10_fu_1558_p1;
wire   [12:0] acc_1_V_fu_1571_p2;
wire  signed [15:0] sext_ln703_13_fu_1581_p1;
wire   [15:0] or_ln_fu_1522_p3;
wire   [15:0] zext_ln703_5_fu_1590_p1;
wire   [15:0] add_ln703_16_fu_1584_p2;
wire  signed [13:0] sext_ln703_20_fu_1605_p1;
wire   [13:0] zext_ln703_7_fu_1602_p1;
wire   [13:0] add_ln703_29_fu_1608_p2;
wire  signed [14:0] sext_ln703_21_fu_1614_p1;
wire  signed [14:0] sext_ln703_18_fu_1599_p1;
wire   [14:0] acc_3_V_fu_1618_p2;
wire  signed [13:0] sext_ln703_26_fu_1631_p1;
wire  signed [13:0] sext_ln703_24_fu_1628_p1;
wire   [13:0] add_ln703_35_fu_1634_p2;
wire   [13:0] zext_ln703_10_fu_1647_p1;
wire  signed [13:0] sext_ln703_28_fu_1644_p1;
wire   [13:0] add_ln703_40_fu_1650_p2;
wire  signed [14:0] sext_ln703_29_fu_1656_p1;
wire  signed [14:0] sext_ln703_27_fu_1640_p1;
wire   [14:0] acc_4_V_fu_1660_p2;
wire  signed [15:0] sext_ln703_9_fu_1554_p1;
wire  signed [15:0] sext_ln703_12_fu_1577_p1;
wire   [15:0] acc_2_V_fu_1593_p2;
wire  signed [15:0] sext_ln703_22_fu_1624_p1;
wire  signed [15:0] sext_ln703_30_fu_1666_p1;
reg   [2:0] ap_NS_fsm;
wire   [10:0] mul_ln708_fu_242_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln703_12_reg_1831[11 : 4] <= add_ln703_12_fu_1385_p2[11 : 4];
        add_ln703_15_reg_1836[11 : 4] <= add_ln703_15_fu_1390_p2[11 : 4];
        add_ln703_18_reg_1841 <= add_ln703_18_fu_1406_p2;
        add_ln703_24_reg_1846[13 : 4] <= add_ln703_24_fu_1438_p2[13 : 4];
        add_ln703_26_reg_1851 <= add_ln703_26_fu_1454_p2;
        add_ln703_28_reg_1856 <= add_ln703_28_fu_1470_p2;
        add_ln703_32_reg_1861[12 : 4] <= add_ln703_32_fu_1479_p2[12 : 4];
        add_ln703_34_reg_1866[12 : 4] <= add_ln703_34_fu_1488_p2[12 : 4];
        add_ln703_37_reg_1871 <= add_ln703_37_fu_1497_p2;
        add_ln703_39_reg_1876 <= add_ln703_39_fu_1513_p2;
        add_ln703_6_reg_1816 <= add_ln703_6_fu_1358_p2;
        add_ln703_7_reg_1821 <= add_ln703_7_fu_1364_p2;
        add_ln703_9_reg_1826 <= add_ln703_9_fu_1379_p2;
        trunc_ln708_123_reg_1811 <= {{sub_ln1118_17_fu_1288_p2[11:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
        add_ln703_20_reg_1786[11 : 4] <= add_ln703_20_fu_1005_p2[11 : 4];
        add_ln703_22_reg_1791[11 : 4] <= add_ln703_22_fu_1011_p2[11 : 4];
        add_ln703_31_reg_1796[11 : 4] <= add_ln703_31_fu_1017_p2[11 : 4];
        add_ln703_33_reg_1801[11 : 4] <= add_ln703_33_fu_1023_p2[11 : 4];
        add_ln703_36_reg_1806 <= add_ln703_36_fu_1029_p2;
        add_ln703_4_reg_1781[11 : 4] <= add_ln703_4_fu_999_p2[11 : 4];
        add_ln703_reg_1776[11 : 4] <= add_ln703_fu_993_p2[11 : 4];
        ap_port_reg_data_14_V_read <= data_14_V_read;
        ap_port_reg_data_1_V_read <= data_1_V_read;
        ap_port_reg_data_20_V_read <= data_20_V_read;
        ap_port_reg_data_21_V_read <= data_21_V_read;
        ap_port_reg_data_26_V_read <= data_26_V_read;
        ap_port_reg_data_28_V_read <= data_28_V_read;
        ap_port_reg_data_8_V_read <= data_8_V_read;
        lshr_ln708_10_reg_1746 <= {{sub_ln708_9_fu_802_p2[10:1]}};
        lshr_ln708_11_reg_1756 <= {{sub_ln708_10_fu_854_p2[10:1]}};
        lshr_ln708_12_reg_1766 <= {{sub_ln708_11_fu_893_p2[10:1]}};
        lshr_ln708_13_reg_1771 <= {{sub_ln708_12_fu_977_p2[10:1]}};
        lshr_ln708_2_reg_1710 <= {{sub_ln708_2_fu_423_p2[10:1]}};
        lshr_ln708_3_reg_1715 <= {{sub_ln708_3_fu_475_p2[10:1]}};
        lshr_ln708_5_reg_1725 <= {{sub_ln708_5_fu_647_p2[10:1]}};
        lshr_ln708_8_reg_1731 <= {{sub_ln708_8_fu_707_p2[10:1]}};
        lshr_ln708_9_reg_1741 <= {{mul_ln708_fu_242_p2[10:1]}};
        lshr_ln708_s_reg_1705 <= {{sub_ln708_fu_315_p2[10:1]}};
        sext_ln1118_6_reg_1751[11 : 4] <= sext_ln1118_6_fu_850_p1[11 : 4];
        trunc_ln708_116_reg_1720 <= {{sub_ln1118_10_fu_627_p2[11:1]}};
        trunc_ln708_120_reg_1736 <= {{sub_ln1118_14_fu_727_p2[11:1]}};
        trunc_ln708_124_reg_1761 <= {{mul_ln708_1_fu_243_p2[10:1]}};
        trunc_ln_reg_1700 <= {{sub_ln1118_fu_287_p2[11:1]}};
    end
end

always @ (*) begin
    if ((((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_1_V_fu_1571_p2 = ($signed(sext_ln703_11_fu_1567_p1) + $signed(sext_ln703_10_fu_1558_p1));

assign acc_2_V_fu_1593_p2 = (zext_ln703_5_fu_1590_p1 + add_ln703_16_fu_1584_p2);

assign acc_3_V_fu_1618_p2 = ($signed(sext_ln703_21_fu_1614_p1) + $signed(sext_ln703_18_fu_1599_p1));

assign acc_4_V_fu_1660_p2 = ($signed(sext_ln703_29_fu_1656_p1) + $signed(sext_ln703_27_fu_1640_p1));

assign add_ln703_10_fu_1538_p2 = (zext_ln703_2_fu_1535_p1 + zext_ln703_fu_1532_p1);

assign add_ln703_11_fu_1548_p2 = ($signed(zext_ln703_3_fu_1544_p1) + $signed(sext_ln703_8_fu_1529_p1));

assign add_ln703_12_fu_1385_p2 = ($signed(sext_ln1118_fu_1181_p1) + $signed(sext_ln1118_6_reg_1751));

assign add_ln703_13_fu_1561_p2 = ($signed(sext_ln1116_3_fu_1519_p1) + $signed(12'd992));

assign add_ln703_15_fu_1390_p2 = ($signed(sext_ln203_9_fu_1136_p1) + $signed(sext_ln1116_1_fu_1257_p1));

assign add_ln703_16_fu_1584_p2 = ($signed(sext_ln703_13_fu_1581_p1) + $signed(or_ln_fu_1522_p3));

assign add_ln703_17_fu_1396_p2 = (zext_ln708_4_fu_1143_p1 + zext_ln708_10_fu_1304_p1);

assign add_ln703_18_fu_1406_p2 = (zext_ln703_4_fu_1402_p1 + zext_ln203_fu_1070_p1);

assign add_ln703_20_fu_1005_p2 = ($signed(sext_ln203_2_fu_351_p1) + $signed(sext_ln203_7_fu_543_p1));

assign add_ln703_21_fu_1415_p2 = ($signed(sext_ln703_14_fu_1412_p1) + $signed(sext_ln203_fu_1035_p1));

assign add_ln703_22_fu_1011_p2 = ($signed(sext_ln1116_4_fu_929_p1) + $signed(sext_ln708_fu_961_p1));

assign add_ln703_23_fu_1428_p2 = ($signed(sext_ln703_16_fu_1425_p1) + $signed(sext_ln1116_2_fu_1264_p1));

assign add_ln703_24_fu_1438_p2 = ($signed(sext_ln703_17_fu_1434_p1) + $signed(sext_ln703_15_fu_1421_p1));

assign add_ln703_25_fu_1444_p2 = (zext_ln708_7_fu_1267_p1 + zext_ln708_9_fu_1270_p1);

assign add_ln703_26_fu_1454_p2 = (zext_ln703_6_fu_1450_p1 + zext_ln1116_1_fu_1201_p1);

assign add_ln703_27_fu_1460_p2 = ($signed(zext_ln708_12_fu_1339_p1) + $signed(11'd1760));

assign add_ln703_28_fu_1470_p2 = ($signed(sext_ln703_19_fu_1466_p1) + $signed(zext_ln1116_2_fu_1273_p1));

assign add_ln703_29_fu_1608_p2 = ($signed(sext_ln703_20_fu_1605_p1) + $signed(zext_ln703_7_fu_1602_p1));

assign add_ln703_31_fu_1017_p2 = ($signed(sext_ln203_4_fu_459_p1) + $signed(sext_ln203_5_fu_511_p1));

assign add_ln703_32_fu_1479_p2 = ($signed(sext_ln703_23_fu_1476_p1) + $signed(sext_ln203_1_fu_1066_p1));

assign add_ln703_33_fu_1023_p2 = ($signed(sext_ln1116_fu_691_p1) + $signed(sext_ln1116_4_fu_929_p1));

assign add_ln703_34_fu_1488_p2 = ($signed(sext_ln703_25_fu_1485_p1) + $signed(sext_ln203_6_fu_1104_p1));

assign add_ln703_35_fu_1634_p2 = ($signed(sext_ln703_26_fu_1631_p1) + $signed(sext_ln703_24_fu_1628_p1));

assign add_ln703_36_fu_1029_p2 = (zext_ln708_1_fu_407_p1 + zext_ln708_3_fu_607_p1);

assign add_ln703_37_fu_1497_p2 = ($signed(zext_ln703_8_fu_1494_p1) + $signed(sext_ln1116_5_fu_1335_p1));

assign add_ln703_38_fu_1503_p2 = (zext_ln708_6_fu_1261_p1 + 11'd544);

assign add_ln703_39_fu_1513_p2 = (zext_ln703_9_fu_1509_p1 + zext_ln203_1_fu_1146_p1);

assign add_ln703_40_fu_1650_p2 = ($signed(zext_ln703_10_fu_1647_p1) + $signed(sext_ln703_28_fu_1644_p1));

assign add_ln703_4_fu_999_p2 = ($signed(sext_ln1118_5_fu_776_p1) + $signed(sext_ln1118_6_fu_850_p1));

assign add_ln703_5_fu_1348_p2 = ($signed(sext_ln703_6_fu_1345_p1) + $signed(sext_ln203_10_fu_1140_p1));

assign add_ln703_6_fu_1358_p2 = ($signed(sext_ln703_7_fu_1354_p1) + $signed(sext_ln703_fu_1342_p1));

assign add_ln703_7_fu_1364_p2 = (zext_ln708_2_fu_1073_p1 + zext_ln708_5_fu_1233_p1);

assign add_ln703_8_fu_1370_p2 = (trunc_ln708_124_reg_1761 + 10'd192);

assign add_ln703_9_fu_1379_p2 = (zext_ln703_1_fu_1375_p1 + zext_ln708_6_fu_1261_p1);

assign add_ln703_fu_993_p2 = ($signed(sext_ln203_3_fu_387_p1) + $signed(sext_ln203_8_fu_575_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_return_0 = sext_ln703_9_fu_1554_p1;

assign ap_return_1 = sext_ln703_12_fu_1577_p1;

assign ap_return_2 = acc_2_V_fu_1593_p2;

assign ap_return_3 = sext_ln703_22_fu_1624_p1;

assign ap_return_4 = sext_ln703_30_fu_1666_p1;

assign lshr_ln708_1_fu_397_p4 = {{sub_ln708_1_fu_391_p2[10:1]}};

assign lshr_ln708_4_fu_597_p4 = {{sub_ln708_4_fu_591_p2[10:1]}};

assign lshr_ln708_6_fu_1191_p4 = {{sub_ln708_6_fu_1185_p2[10:1]}};

assign lshr_ln708_7_fu_1223_p4 = {{sub_ln708_7_fu_1217_p2[10:1]}};

assign mul_ln708_1_fu_243_p0 = zext_ln1118_28_fu_870_p1;

assign mul_ln708_1_fu_243_p2 = (mul_ln708_1_fu_243_p0 * $signed('h1A));

assign mul_ln708_fu_242_p0 = mul_ln708_fu_242_p00;

assign mul_ln708_fu_242_p00 = data_23_V_read;

assign mul_ln708_fu_242_p2 = (mul_ln708_fu_242_p0 * $signed('h15));

assign or_ln_fu_1522_p3 = {{6'd63}, {lshr_ln708_s_reg_1705}};

assign sext_ln1116_1_fu_1257_p1 = $signed(trunc_ln708_119_fu_1247_p4);

assign sext_ln1116_2_fu_1264_p1 = $signed(trunc_ln708_120_reg_1736);

assign sext_ln1116_3_fu_1519_p1 = $signed(trunc_ln708_123_reg_1811);

assign sext_ln1116_4_fu_929_p1 = $signed(trunc_ln708_125_fu_919_p4);

assign sext_ln1116_5_fu_1335_p1 = $signed(trunc_ln708_126_fu_1325_p4);

assign sext_ln1116_fu_691_p1 = $signed(trunc_ln708_117_fu_681_p4);

assign sext_ln1118_5_fu_776_p1 = $signed(trunc_ln708_121_fu_766_p4);

assign sext_ln1118_6_fu_850_p1 = $signed(trunc_ln708_122_fu_840_p4);

assign sext_ln1118_fu_1181_p1 = $signed(trunc_ln708_118_fu_1171_p4);

assign sext_ln203_10_fu_1140_p1 = $signed(trunc_ln708_116_reg_1720);

assign sext_ln203_1_fu_1066_p1 = $signed(trunc_ln708_s_fu_1056_p4);

assign sext_ln203_2_fu_351_p1 = $signed(trunc_ln708_108_fu_341_p4);

assign sext_ln203_3_fu_387_p1 = $signed(trunc_ln708_109_fu_377_p4);

assign sext_ln203_4_fu_459_p1 = $signed(trunc_ln708_110_fu_449_p4);

assign sext_ln203_5_fu_511_p1 = $signed(trunc_ln708_111_fu_501_p4);

assign sext_ln203_6_fu_1104_p1 = $signed(trunc_ln708_112_fu_1094_p4);

assign sext_ln203_7_fu_543_p1 = $signed(trunc_ln708_113_fu_533_p4);

assign sext_ln203_8_fu_575_p1 = $signed(trunc_ln708_114_fu_565_p4);

assign sext_ln203_9_fu_1136_p1 = $signed(trunc_ln708_115_fu_1126_p4);

assign sext_ln203_fu_1035_p1 = $signed(trunc_ln_reg_1700);

assign sext_ln703_10_fu_1558_p1 = $signed(add_ln703_12_reg_1831);

assign sext_ln703_11_fu_1567_p1 = $signed(add_ln703_13_fu_1561_p2);

assign sext_ln703_12_fu_1577_p1 = $signed(acc_1_V_fu_1571_p2);

assign sext_ln703_13_fu_1581_p1 = $signed(add_ln703_15_reg_1836);

assign sext_ln703_14_fu_1412_p1 = $signed(add_ln703_20_reg_1786);

assign sext_ln703_15_fu_1421_p1 = $signed(add_ln703_21_fu_1415_p2);

assign sext_ln703_16_fu_1425_p1 = $signed(add_ln703_22_reg_1791);

assign sext_ln703_17_fu_1434_p1 = $signed(add_ln703_23_fu_1428_p2);

assign sext_ln703_18_fu_1599_p1 = $signed(add_ln703_24_reg_1846);

assign sext_ln703_19_fu_1466_p1 = $signed(add_ln703_27_fu_1460_p2);

assign sext_ln703_20_fu_1605_p1 = $signed(add_ln703_28_reg_1856);

assign sext_ln703_21_fu_1614_p1 = $signed(add_ln703_29_fu_1608_p2);

assign sext_ln703_22_fu_1624_p1 = $signed(acc_3_V_fu_1618_p2);

assign sext_ln703_23_fu_1476_p1 = $signed(add_ln703_31_reg_1796);

assign sext_ln703_24_fu_1628_p1 = $signed(add_ln703_32_reg_1861);

assign sext_ln703_25_fu_1485_p1 = $signed(add_ln703_33_reg_1801);

assign sext_ln703_26_fu_1631_p1 = $signed(add_ln703_34_reg_1866);

assign sext_ln703_27_fu_1640_p1 = $signed(add_ln703_35_fu_1634_p2);

assign sext_ln703_28_fu_1644_p1 = $signed(add_ln703_37_reg_1871);

assign sext_ln703_29_fu_1656_p1 = $signed(add_ln703_40_fu_1650_p2);

assign sext_ln703_30_fu_1666_p1 = $signed(acc_4_V_fu_1660_p2);

assign sext_ln703_6_fu_1345_p1 = $signed(add_ln703_4_reg_1781);

assign sext_ln703_7_fu_1354_p1 = $signed(add_ln703_5_fu_1348_p2);

assign sext_ln703_8_fu_1529_p1 = $signed(add_ln703_6_reg_1816);

assign sext_ln703_9_fu_1554_p1 = $signed(add_ln703_11_fu_1548_p2);

assign sext_ln703_fu_1342_p1 = $signed(add_ln703_reg_1776);

assign sext_ln708_fu_961_p1 = $signed(trunc_ln708_127_fu_951_p4);

assign shl_ln1118_10_fu_1276_p3 = {{ap_port_reg_data_26_V_read}, {5'd0}};

assign shl_ln1118_11_fu_1307_p3 = {{ap_port_reg_data_28_V_read}, {5'd0}};

assign shl_ln1118_12_fu_933_p3 = {{data_29_V_read}, {5'd0}};

assign shl_ln1118_1_fu_359_p3 = {{data_3_V_read}, {5'd0}};

assign shl_ln1118_2_fu_1076_p3 = {{ap_port_reg_data_8_V_read}, {5'd0}};

assign shl_ln1118_3_fu_515_p3 = {{data_9_V_read}, {5'd0}};

assign shl_ln1118_4_fu_547_p3 = {{data_10_V_read}, {5'd0}};

assign shl_ln1118_5_fu_1108_p3 = {{ap_port_reg_data_14_V_read}, {5'd0}};

assign shl_ln1118_6_fu_663_p3 = {{data_19_V_read}, {5'd0}};

assign shl_ln1118_7_fu_1153_p3 = {{ap_port_reg_data_20_V_read}, {5'd0}};

assign shl_ln1118_8_fu_748_p3 = {{data_23_V_read}, {5'd0}};

assign shl_ln1118_9_fu_822_p3 = {{data_25_V_read}, {5'd0}};

assign shl_ln1118_s_fu_1038_p3 = {{ap_port_reg_data_1_V_read}, {5'd0}};

assign shl_ln1_fu_307_p3 = {{data_2_V_read}, {5'd0}};

assign shl_ln708_1_fu_467_p3 = {{data_7_V_read}, {5'd0}};

assign shl_ln708_2_fu_583_p3 = {{data_13_V_read}, {5'd0}};

assign shl_ln708_4_fu_1209_p3 = {{ap_port_reg_data_21_V_read}, {5'd0}};

assign shl_ln708_5_fu_699_p3 = {{data_22_V_read}, {5'd0}};

assign shl_ln708_6_fu_794_p3 = {{data_24_V_read}, {5'd0}};

assign shl_ln708_7_fu_885_p3 = {{data_27_V_read}, {5'd0}};

assign shl_ln708_8_fu_969_p3 = {{data_30_V_read}, {5'd0}};

assign shl_ln708_s_fu_415_p3 = {{data_4_V_read}, {5'd0}};

assign shl_ln_fu_275_p3 = {{data_0_V_read}, {5'd0}};

assign sub_ln1118_10_fu_627_p2 = (zext_ln1116_fu_611_p1 - zext_ln1118_14_fu_623_p1);

assign sub_ln1118_11_fu_675_p2 = (12'd0 - zext_ln1118_16_fu_671_p1);

assign sub_ln1118_12_fu_1165_p2 = (12'd0 - zext_ln1118_18_fu_1161_p1);

assign sub_ln1118_13_fu_1241_p2 = (12'd0 - zext_ln1118_20_fu_1237_p1);

assign sub_ln1118_14_fu_727_p2 = (12'd0 - zext_ln1118_22_fu_723_p1);

assign sub_ln1118_15_fu_760_p2 = (12'd0 - zext_ln1118_24_fu_756_p1);

assign sub_ln1118_16_fu_834_p2 = (12'd0 - zext_ln1118_26_fu_830_p1);

assign sub_ln1118_17_fu_1288_p2 = (12'd0 - zext_ln1118_27_fu_1284_p1);

assign sub_ln1118_18_fu_913_p2 = (12'd0 - zext_ln1118_29_fu_909_p1);

assign sub_ln1118_19_fu_1319_p2 = (12'd0 - zext_ln1118_30_fu_1315_p1);

assign sub_ln1118_1_fu_1050_p2 = (12'd0 - zext_ln1118_1_fu_1046_p1);

assign sub_ln1118_20_fu_945_p2 = (12'd0 - zext_ln1118_31_fu_941_p1);

assign sub_ln1118_2_fu_335_p2 = (12'd0 - zext_ln1118_3_fu_331_p1);

assign sub_ln1118_3_fu_371_p2 = (12'd0 - zext_ln1118_5_fu_367_p1);

assign sub_ln1118_4_fu_443_p2 = (12'd0 - zext_ln1118_7_fu_439_p1);

assign sub_ln1118_5_fu_495_p2 = (12'd0 - zext_ln1118_9_fu_491_p1);

assign sub_ln1118_6_fu_1088_p2 = (12'd0 - zext_ln1118_10_fu_1084_p1);

assign sub_ln1118_7_fu_527_p2 = (12'd0 - zext_ln1118_11_fu_523_p1);

assign sub_ln1118_8_fu_559_p2 = (12'd0 - zext_ln1118_12_fu_555_p1);

assign sub_ln1118_9_fu_1120_p2 = (12'd0 - zext_ln1118_13_fu_1116_p1);

assign sub_ln1118_fu_287_p2 = (12'd0 - zext_ln1118_fu_283_p1);

assign sub_ln708_10_fu_854_p2 = (shl_ln1118_9_fu_822_p3 - zext_ln1118_25_fu_818_p1);

assign sub_ln708_11_fu_893_p2 = (shl_ln708_7_fu_885_p3 - zext_ln1118_28_fu_870_p1);

assign sub_ln708_12_fu_977_p2 = (shl_ln708_8_fu_969_p3 - zext_ln708_11_fu_965_p1);

assign sub_ln708_1_fu_391_p2 = (shl_ln1118_1_fu_359_p3 - zext_ln1118_4_fu_355_p1);

assign sub_ln708_2_fu_423_p2 = (shl_ln708_s_fu_415_p3 - zext_ln1118_6_fu_411_p1);

assign sub_ln708_3_fu_475_p2 = (shl_ln708_1_fu_467_p3 - zext_ln1118_8_fu_463_p1);

assign sub_ln708_4_fu_591_p2 = (shl_ln708_2_fu_583_p3 - zext_ln708_fu_579_p1);

assign sub_ln708_5_fu_647_p2 = (tmp_fu_615_p3 - zext_ln1118_15_fu_643_p1);

assign sub_ln708_6_fu_1185_p2 = (shl_ln1118_7_fu_1153_p3 - zext_ln1118_17_fu_1149_p1);

assign sub_ln708_7_fu_1217_p2 = (shl_ln708_4_fu_1209_p3 - zext_ln1118_19_fu_1205_p1);

assign sub_ln708_8_fu_707_p2 = (shl_ln708_5_fu_699_p3 - zext_ln1118_21_fu_695_p1);

assign sub_ln708_9_fu_802_p2 = (shl_ln708_6_fu_794_p3 - zext_ln708_8_fu_790_p1);

assign sub_ln708_fu_315_p2 = (shl_ln1_fu_307_p3 - zext_ln1118_2_fu_303_p1);

assign tmp_fu_615_p3 = {{data_15_V_read}, {5'd0}};

assign trunc_ln708_108_fu_341_p4 = {{sub_ln1118_2_fu_335_p2[11:1]}};

assign trunc_ln708_109_fu_377_p4 = {{sub_ln1118_3_fu_371_p2[11:1]}};

assign trunc_ln708_110_fu_449_p4 = {{sub_ln1118_4_fu_443_p2[11:1]}};

assign trunc_ln708_111_fu_501_p4 = {{sub_ln1118_5_fu_495_p2[11:1]}};

assign trunc_ln708_112_fu_1094_p4 = {{sub_ln1118_6_fu_1088_p2[11:1]}};

assign trunc_ln708_113_fu_533_p4 = {{sub_ln1118_7_fu_527_p2[11:1]}};

assign trunc_ln708_114_fu_565_p4 = {{sub_ln1118_8_fu_559_p2[11:1]}};

assign trunc_ln708_115_fu_1126_p4 = {{sub_ln1118_9_fu_1120_p2[11:1]}};

assign trunc_ln708_117_fu_681_p4 = {{sub_ln1118_11_fu_675_p2[11:1]}};

assign trunc_ln708_118_fu_1171_p4 = {{sub_ln1118_12_fu_1165_p2[11:1]}};

assign trunc_ln708_119_fu_1247_p4 = {{sub_ln1118_13_fu_1241_p2[11:1]}};

assign trunc_ln708_121_fu_766_p4 = {{sub_ln1118_15_fu_760_p2[11:1]}};

assign trunc_ln708_122_fu_840_p4 = {{sub_ln1118_16_fu_834_p2[11:1]}};

assign trunc_ln708_125_fu_919_p4 = {{sub_ln1118_18_fu_913_p2[11:1]}};

assign trunc_ln708_126_fu_1325_p4 = {{sub_ln1118_19_fu_1319_p2[11:1]}};

assign trunc_ln708_127_fu_951_p4 = {{sub_ln1118_20_fu_945_p2[11:1]}};

assign trunc_ln708_s_fu_1056_p4 = {{sub_ln1118_1_fu_1050_p2[11:1]}};

assign zext_ln1116_1_fu_1201_p1 = lshr_ln708_6_fu_1191_p4;

assign zext_ln1116_2_fu_1273_p1 = lshr_ln708_11_reg_1756;

assign zext_ln1116_fu_611_p1 = data_15_V_read;

assign zext_ln1118_10_fu_1084_p1 = shl_ln1118_2_fu_1076_p3;

assign zext_ln1118_11_fu_523_p1 = shl_ln1118_3_fu_515_p3;

assign zext_ln1118_12_fu_555_p1 = shl_ln1118_4_fu_547_p3;

assign zext_ln1118_13_fu_1116_p1 = shl_ln1118_5_fu_1108_p3;

assign zext_ln1118_14_fu_623_p1 = tmp_fu_615_p3;

assign zext_ln1118_15_fu_643_p1 = data_15_V_read;

assign zext_ln1118_16_fu_671_p1 = shl_ln1118_6_fu_663_p3;

assign zext_ln1118_17_fu_1149_p1 = ap_port_reg_data_20_V_read;

assign zext_ln1118_18_fu_1161_p1 = shl_ln1118_7_fu_1153_p3;

assign zext_ln1118_19_fu_1205_p1 = ap_port_reg_data_21_V_read;

assign zext_ln1118_1_fu_1046_p1 = shl_ln1118_s_fu_1038_p3;

assign zext_ln1118_20_fu_1237_p1 = shl_ln708_4_fu_1209_p3;

assign zext_ln1118_21_fu_695_p1 = data_22_V_read;

assign zext_ln1118_22_fu_723_p1 = shl_ln708_5_fu_699_p3;

assign zext_ln1118_24_fu_756_p1 = shl_ln1118_8_fu_748_p3;

assign zext_ln1118_25_fu_818_p1 = data_25_V_read;

assign zext_ln1118_26_fu_830_p1 = shl_ln1118_9_fu_822_p3;

assign zext_ln1118_27_fu_1284_p1 = shl_ln1118_10_fu_1276_p3;

assign zext_ln1118_28_fu_870_p1 = data_27_V_read;

assign zext_ln1118_29_fu_909_p1 = shl_ln708_7_fu_885_p3;

assign zext_ln1118_2_fu_303_p1 = data_2_V_read;

assign zext_ln1118_30_fu_1315_p1 = shl_ln1118_11_fu_1307_p3;

assign zext_ln1118_31_fu_941_p1 = shl_ln1118_12_fu_933_p3;

assign zext_ln1118_3_fu_331_p1 = shl_ln1_fu_307_p3;

assign zext_ln1118_4_fu_355_p1 = data_3_V_read;

assign zext_ln1118_5_fu_367_p1 = shl_ln1118_1_fu_359_p3;

assign zext_ln1118_6_fu_411_p1 = data_4_V_read;

assign zext_ln1118_7_fu_439_p1 = shl_ln708_s_fu_415_p3;

assign zext_ln1118_8_fu_463_p1 = data_7_V_read;

assign zext_ln1118_9_fu_491_p1 = shl_ln708_1_fu_467_p3;

assign zext_ln1118_fu_283_p1 = shl_ln_fu_275_p3;

assign zext_ln203_1_fu_1146_p1 = lshr_ln708_5_reg_1725;

assign zext_ln203_fu_1070_p1 = lshr_ln708_2_reg_1710;

assign zext_ln703_10_fu_1647_p1 = add_ln703_39_reg_1876;

assign zext_ln703_1_fu_1375_p1 = add_ln703_8_fu_1370_p2;

assign zext_ln703_2_fu_1535_p1 = add_ln703_9_reg_1826;

assign zext_ln703_3_fu_1544_p1 = add_ln703_10_fu_1538_p2;

assign zext_ln703_4_fu_1402_p1 = add_ln703_17_fu_1396_p2;

assign zext_ln703_5_fu_1590_p1 = add_ln703_18_reg_1841;

assign zext_ln703_6_fu_1450_p1 = add_ln703_25_fu_1444_p2;

assign zext_ln703_7_fu_1602_p1 = add_ln703_26_reg_1851;

assign zext_ln703_8_fu_1494_p1 = add_ln703_36_reg_1806;

assign zext_ln703_9_fu_1509_p1 = add_ln703_38_fu_1503_p2;

assign zext_ln703_fu_1532_p1 = add_ln703_7_reg_1821;

assign zext_ln708_10_fu_1304_p1 = lshr_ln708_12_reg_1766;

assign zext_ln708_11_fu_965_p1 = data_30_V_read;

assign zext_ln708_12_fu_1339_p1 = lshr_ln708_13_reg_1771;

assign zext_ln708_1_fu_407_p1 = lshr_ln708_1_fu_397_p4;

assign zext_ln708_2_fu_1073_p1 = lshr_ln708_3_reg_1715;

assign zext_ln708_3_fu_607_p1 = lshr_ln708_4_fu_597_p4;

assign zext_ln708_4_fu_1143_p1 = lshr_ln708_5_reg_1725;

assign zext_ln708_5_fu_1233_p1 = lshr_ln708_7_fu_1223_p4;

assign zext_ln708_6_fu_1261_p1 = lshr_ln708_8_reg_1731;

assign zext_ln708_7_fu_1267_p1 = lshr_ln708_9_reg_1741;

assign zext_ln708_8_fu_790_p1 = data_24_V_read;

assign zext_ln708_9_fu_1270_p1 = lshr_ln708_10_reg_1746;

assign zext_ln708_fu_579_p1 = data_13_V_read;

always @ (posedge ap_clk) begin
    sext_ln1118_6_reg_1751[3:0] <= 4'b0000;
    add_ln703_reg_1776[3:0] <= 4'b0000;
    add_ln703_4_reg_1781[3:0] <= 4'b0000;
    add_ln703_20_reg_1786[3:0] <= 4'b0000;
    add_ln703_22_reg_1791[3:0] <= 4'b0000;
    add_ln703_31_reg_1796[3:0] <= 4'b0000;
    add_ln703_33_reg_1801[3:0] <= 4'b0000;
    add_ln703_12_reg_1831[3:0] <= 4'b0000;
    add_ln703_15_reg_1836[3:0] <= 4'b0000;
    add_ln703_24_reg_1846[3:0] <= 4'b0000;
    add_ln703_32_reg_1861[3:0] <= 4'b0000;
    add_ln703_34_reg_1866[3:0] <= 4'b0000;
end

endmodule //dense_latency_ap_ufixed_ap_fixed_16_6_5_3_0_config11_0_0_0_0_0_0
