// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module case_3_case_3_Pipeline_L_m1_1_L_m1_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_data_0_address0,
        in_data_0_ce0,
        in_data_0_q0,
        in_data_0_address1,
        in_data_0_ce1,
        in_data_0_q1,
        m64_address0,
        m64_ce0,
        m64_we0,
        m64_d0,
        in_data_2_address0,
        in_data_2_ce0,
        in_data_2_q0,
        in_data_2_address1,
        in_data_2_ce1,
        in_data_2_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] in_data_0_address0;
output   in_data_0_ce0;
input  [7:0] in_data_0_q0;
output  [3:0] in_data_0_address1;
output   in_data_0_ce1;
input  [7:0] in_data_0_q1;
output  [5:0] m64_address0;
output   m64_ce0;
output   m64_we0;
output  [14:0] m64_d0;
output  [3:0] in_data_2_address0;
output   in_data_2_ce0;
input  [7:0] in_data_2_q0;
output  [3:0] in_data_2_address1;
output   in_data_2_ce1;
input  [7:0] in_data_2_q1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln151_reg_984;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_subdone;
wire   [0:0] icmp_ln151_fu_255_p2;
wire    ap_block_pp0_stage0_11001;
wire   [3:0] select_ln151_fu_285_p3;
reg   [3:0] select_ln151_reg_988;
wire   [2:0] trunc_ln153_fu_301_p1;
reg   [2:0] trunc_ln153_reg_993;
reg   [0:0] bit_sel1_reg_1013;
wire   [1:0] empty_fu_329_p1;
reg   [1:0] empty_reg_1018;
wire   [2:0] empty_11_fu_333_p1;
reg   [2:0] empty_11_reg_1023;
reg   [0:0] bit_sel_reg_1042;
wire   [1:0] trunc_ln158_fu_361_p1;
reg   [1:0] trunc_ln158_reg_1047;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire  signed [10:0] mul_ln155_fu_418_p2;
reg  signed [10:0] mul_ln155_reg_1062;
wire  signed [10:0] mul_ln156_fu_428_p2;
reg  signed [10:0] mul_ln156_reg_1068;
wire    ap_block_pp0_stage2_11001;
wire  signed [10:0] mul_ln157_fu_493_p2;
reg  signed [10:0] mul_ln157_reg_1094;
wire  signed [10:0] mul_ln158_fu_503_p2;
reg  signed [10:0] mul_ln158_reg_1100;
wire    ap_block_pp0_stage3_11001;
wire   [5:0] add_ln153_fu_574_p2;
reg   [5:0] add_ln153_reg_1126;
wire  signed [10:0] mul_ln158_1_fu_584_p2;
reg  signed [10:0] mul_ln158_1_reg_1131;
wire  signed [10:0] mul_ln158_2_fu_594_p2;
reg  signed [10:0] mul_ln158_2_reg_1137;
wire  signed [10:0] mul_ln158_3_fu_632_p2;
reg  signed [10:0] mul_ln158_3_reg_1153;
wire  signed [10:0] mul_ln158_4_fu_642_p2;
reg  signed [10:0] mul_ln158_4_reg_1159;
wire   [13:0] add_ln159_24_fu_904_p2;
reg   [13:0] add_ln159_24_reg_1165;
wire   [13:0] add_ln159_25_fu_910_p2;
reg   [13:0] add_ln159_25_reg_1170;
wire   [13:0] add_ln159_27_fu_916_p2;
reg   [13:0] add_ln159_27_reg_1175;
wire   [13:0] add_ln159_28_fu_922_p2;
reg   [13:0] add_ln159_28_reg_1180;
wire   [63:0] zext_ln155_fu_305_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] idxprom3402_fu_316_p1;
wire   [63:0] zext_ln155_1_fu_337_p1;
wire   [63:0] zext_ln156_fu_348_p1;
wire   [63:0] idxprom3563_fu_399_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] idxprom3724_fu_409_p1;
wire   [63:0] zext_ln157_fu_439_p1;
wire   [63:0] zext_ln158_fu_449_p1;
wire   [63:0] idxprom372_15_fu_474_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] idxprom372_26_fu_484_p1;
wire   [63:0] zext_ln158_1_fu_521_p1;
wire   [63:0] zext_ln158_2_fu_531_p1;
wire   [63:0] idxprom372_37_fu_556_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] idxprom372_48_fu_566_p1;
wire   [63:0] zext_ln158_3_fu_605_p1;
wire   [63:0] zext_ln158_4_fu_615_p1;
wire   [63:0] zext_ln153_1_fu_928_p1;
reg   [3:0] j_fu_66;
wire   [3:0] add_ln152_fu_365_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_j_load;
reg   [3:0] i_fu_70;
wire   [3:0] select_ln151_1_fu_293_p3;
reg   [3:0] ap_sig_allocacmp_i_load;
reg   [6:0] indvar_flatten57_fu_74;
wire   [6:0] add_ln151_1_fu_261_p2;
reg   [6:0] ap_sig_allocacmp_indvar_flatten57_load;
reg    in_data_0_ce1_local;
reg   [3:0] in_data_0_address1_local;
reg    in_data_0_ce0_local;
reg   [3:0] in_data_0_address0_local;
reg    in_data_2_ce1_local;
reg   [3:0] in_data_2_address1_local;
reg    in_data_2_ce0_local;
reg   [3:0] in_data_2_address0_local;
reg    m64_we0_local;
wire   [14:0] add_ln159_30_fu_956_p2;
reg    m64_ce0_local;
wire   [0:0] icmp_ln152_fu_279_p2;
wire   [3:0] add_ln151_fu_273_p2;
wire   [2:0] add338_fu_310_p2;
wire   [2:0] add_ln156_fu_342_p2;
wire   [2:0] add354_fu_394_p2;
wire   [2:0] add370_fu_404_p2;
wire   [2:0] add_ln157_fu_434_p2;
wire   [2:0] add_ln158_fu_444_p2;
wire   [0:0] xor_val143_fu_462_p2;
wire   [2:0] add370_1_fu_467_p3;
wire   [2:0] add370_2_fu_479_p2;
wire   [0:0] xor_ln158_fu_509_p2;
wire   [2:0] xor_ln_fu_514_p3;
wire   [2:0] add_ln158_1_fu_526_p2;
wire   [2:0] add370_3_fu_551_p2;
wire   [2:0] add370_4_fu_561_p2;
wire   [5:0] tmp_3_fu_536_p3;
wire   [5:0] zext_ln153_fu_571_p1;
wire   [2:0] add_ln158_2_fu_600_p2;
wire   [2:0] add_ln158_3_fu_610_p2;
wire  signed [11:0] sext_ln159_1_fu_651_p1;
wire  signed [11:0] sext_ln159_fu_648_p1;
wire   [11:0] add_ln159_fu_654_p2;
wire  signed [12:0] sext_ln159_2_fu_660_p1;
wire  signed [12:0] sext_ln159_3_fu_664_p1;
wire   [12:0] add_ln159_1_fu_667_p2;
wire  signed [12:0] sext_ln159_4_fu_673_p1;
wire   [12:0] add_ln159_2_fu_676_p2;
wire  signed [11:0] sext_ln159_5_fu_686_p1;
wire   [11:0] add_ln159_3_fu_689_p2;
wire  signed [12:0] sext_ln159_6_fu_695_p1;
wire   [12:0] add_ln159_4_fu_699_p2;
wire  signed [12:0] sext_ln159_7_fu_705_p1;
wire   [12:0] add_ln159_5_fu_708_p2;
wire  signed [11:0] sext_ln159_8_fu_718_p1;
wire   [11:0] add_ln159_6_fu_721_p2;
wire  signed [12:0] sext_ln159_9_fu_727_p1;
wire   [12:0] add_ln159_7_fu_731_p2;
wire  signed [12:0] sext_ln159_10_fu_737_p1;
wire   [12:0] add_ln159_8_fu_740_p2;
wire  signed [11:0] sext_ln159_11_fu_750_p1;
wire   [11:0] add_ln159_9_fu_753_p2;
wire  signed [12:0] sext_ln159_12_fu_759_p1;
wire   [12:0] add_ln159_10_fu_763_p2;
wire  signed [12:0] sext_ln159_13_fu_769_p1;
wire   [12:0] add_ln159_11_fu_772_p2;
wire  signed [11:0] sext_ln159_14_fu_782_p1;
wire   [11:0] add_ln159_12_fu_785_p2;
wire  signed [12:0] sext_ln159_15_fu_791_p1;
wire   [12:0] add_ln159_13_fu_795_p2;
wire  signed [12:0] sext_ln159_16_fu_801_p1;
wire   [12:0] add_ln159_14_fu_804_p2;
wire  signed [11:0] sext_ln159_18_fu_814_p1;
wire   [11:0] add_ln159_15_fu_817_p2;
wire  signed [12:0] sext_ln159_19_fu_823_p1;
wire   [12:0] add_ln159_16_fu_827_p2;
wire  signed [12:0] sext_ln159_20_fu_833_p1;
wire   [12:0] add_ln159_17_fu_836_p2;
wire  signed [11:0] sext_ln159_22_fu_846_p1;
wire   [11:0] add_ln159_18_fu_849_p2;
wire  signed [12:0] sext_ln159_23_fu_855_p1;
wire   [12:0] add_ln159_19_fu_859_p2;
wire  signed [12:0] sext_ln159_24_fu_865_p1;
wire   [12:0] add_ln159_20_fu_868_p2;
wire   [11:0] add_ln159_21_fu_878_p2;
wire  signed [12:0] sext_ln159_26_fu_884_p1;
wire   [12:0] add_ln159_22_fu_888_p2;
wire   [12:0] add_ln159_23_fu_894_p2;
wire  signed [13:0] sext_ln158_11_fu_714_p1;
wire  signed [13:0] sext_ln158_10_fu_682_p1;
wire  signed [13:0] sext_ln158_12_fu_746_p1;
wire  signed [13:0] sext_ln158_13_fu_778_p1;
wire  signed [13:0] sext_ln159_17_fu_810_p1;
wire  signed [13:0] sext_ln159_21_fu_842_p1;
wire  signed [13:0] sext_ln159_25_fu_874_p1;
wire  signed [13:0] sext_ln159_27_fu_900_p1;
wire  signed [14:0] sext_ln159_29_fu_935_p1;
wire  signed [14:0] sext_ln159_28_fu_932_p1;
wire  signed [14:0] sext_ln159_31_fu_947_p1;
wire  signed [14:0] sext_ln159_30_fu_944_p1;
wire   [14:0] add_ln159_29_fu_950_p2;
wire   [14:0] add_ln159_26_fu_938_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [3:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 j_fu_66 = 4'd0;
#0 i_fu_70 = 4'd0;
#0 indvar_flatten57_fu_74 = 7'd0;
#0 ap_done_reg = 1'b0;
end

case_3_mul_8s_8s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 11 ))
mul_8s_8s_11_1_1_U40(
    .din0(in_data_2_q1),
    .din1(in_data_0_q1),
    .dout(mul_ln155_fu_418_p2)
);

case_3_mul_8s_8s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 11 ))
mul_8s_8s_11_1_1_U41(
    .din0(in_data_2_q0),
    .din1(in_data_0_q0),
    .dout(mul_ln156_fu_428_p2)
);

case_3_mul_8s_8s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 11 ))
mul_8s_8s_11_1_1_U42(
    .din0(in_data_2_q1),
    .din1(in_data_0_q1),
    .dout(mul_ln157_fu_493_p2)
);

case_3_mul_8s_8s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 11 ))
mul_8s_8s_11_1_1_U43(
    .din0(in_data_2_q0),
    .din1(in_data_0_q0),
    .dout(mul_ln158_fu_503_p2)
);

case_3_mul_8s_8s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 11 ))
mul_8s_8s_11_1_1_U44(
    .din0(in_data_2_q1),
    .din1(in_data_0_q1),
    .dout(mul_ln158_1_fu_584_p2)
);

case_3_mul_8s_8s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 11 ))
mul_8s_8s_11_1_1_U45(
    .din0(in_data_2_q0),
    .din1(in_data_0_q0),
    .dout(mul_ln158_2_fu_594_p2)
);

case_3_mul_8s_8s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 11 ))
mul_8s_8s_11_1_1_U46(
    .din0(in_data_2_q1),
    .din1(in_data_0_q1),
    .dout(mul_ln158_3_fu_632_p2)
);

case_3_mul_8s_8s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 11 ))
mul_8s_8s_11_1_1_U47(
    .din0(in_data_2_q0),
    .din1(in_data_0_q0),
    .dout(mul_ln158_4_fu_642_p2)
);

case_3_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln151_fu_255_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_70 <= select_ln151_1_fu_293_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_70 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln151_fu_255_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten57_fu_74 <= add_ln151_1_fu_261_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten57_fu_74 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln151_fu_255_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_66 <= add_ln152_fu_365_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_66 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln153_reg_1126 <= add_ln153_fu_574_p2;
        mul_ln158_1_reg_1131 <= mul_ln158_1_fu_584_p2;
        mul_ln158_2_reg_1137 <= mul_ln158_2_fu_594_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln159_24_reg_1165 <= add_ln159_24_fu_904_p2;
        add_ln159_25_reg_1170 <= add_ln159_25_fu_910_p2;
        add_ln159_27_reg_1175 <= add_ln159_27_fu_916_p2;
        add_ln159_28_reg_1180 <= add_ln159_28_fu_922_p2;
        mul_ln155_reg_1062 <= mul_ln155_fu_418_p2;
        mul_ln156_reg_1068 <= mul_ln156_fu_428_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        bit_sel1_reg_1013 <= select_ln151_1_fu_293_p3[32'd2];
        bit_sel_reg_1042 <= select_ln151_fu_285_p3[32'd2];
        empty_11_reg_1023 <= empty_11_fu_333_p1;
        empty_reg_1018 <= empty_fu_329_p1;
        icmp_ln151_reg_984 <= icmp_ln151_fu_255_p2;
        mul_ln158_3_reg_1153 <= mul_ln158_3_fu_632_p2;
        mul_ln158_4_reg_1159 <= mul_ln158_4_fu_642_p2;
        select_ln151_reg_988 <= select_ln151_fu_285_p3;
        trunc_ln153_reg_993 <= trunc_ln153_fu_301_p1;
        trunc_ln158_reg_1047 <= trunc_ln158_fu_361_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_ln157_reg_1094 <= mul_ln157_fu_493_p2;
        mul_ln158_reg_1100 <= mul_ln158_fu_503_p2;
    end
end

always @ (*) begin
    if (((icmp_ln151_reg_984 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_load = 4'd0;
    end else begin
        ap_sig_allocacmp_i_load = i_fu_70;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten57_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten57_load = indvar_flatten57_fu_74;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 4'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_66;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_data_0_address0_local = idxprom372_48_fu_566_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_data_0_address0_local = idxprom372_26_fu_484_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_data_0_address0_local = idxprom3724_fu_409_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_data_0_address0_local = idxprom3402_fu_316_p1;
    end else begin
        in_data_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_data_0_address1_local = idxprom372_37_fu_556_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_data_0_address1_local = idxprom372_15_fu_474_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_data_0_address1_local = idxprom3563_fu_399_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_data_0_address1_local = zext_ln155_fu_305_p1;
    end else begin
        in_data_0_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        in_data_0_ce0_local = 1'b1;
    end else begin
        in_data_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        in_data_0_ce1_local = 1'b1;
    end else begin
        in_data_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_data_2_address0_local = zext_ln158_4_fu_615_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_data_2_address0_local = zext_ln158_2_fu_531_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_data_2_address0_local = zext_ln158_fu_449_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_data_2_address0_local = zext_ln156_fu_348_p1;
    end else begin
        in_data_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        in_data_2_address1_local = zext_ln158_3_fu_605_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        in_data_2_address1_local = zext_ln158_1_fu_521_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        in_data_2_address1_local = zext_ln157_fu_439_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_data_2_address1_local = zext_ln155_1_fu_337_p1;
    end else begin
        in_data_2_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        in_data_2_ce0_local = 1'b1;
    end else begin
        in_data_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        in_data_2_ce1_local = 1'b1;
    end else begin
        in_data_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        m64_ce0_local = 1'b1;
    end else begin
        m64_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        m64_we0_local = 1'b1;
    end else begin
        m64_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add338_fu_310_p2 = (trunc_ln153_fu_301_p1 + 3'd1);

assign add354_fu_394_p2 = (trunc_ln153_reg_993 + 3'd2);

assign add370_1_fu_467_p3 = {{xor_val143_fu_462_p2}, {empty_reg_1018}};

assign add370_2_fu_479_p2 = ($signed(trunc_ln153_reg_993) + $signed(3'd5));

assign add370_3_fu_551_p2 = ($signed(trunc_ln153_reg_993) + $signed(3'd6));

assign add370_4_fu_561_p2 = ($signed(trunc_ln153_reg_993) + $signed(3'd7));

assign add370_fu_404_p2 = (trunc_ln153_reg_993 + 3'd3);

assign add_ln151_1_fu_261_p2 = (ap_sig_allocacmp_indvar_flatten57_load + 7'd1);

assign add_ln151_fu_273_p2 = (ap_sig_allocacmp_i_load + 4'd1);

assign add_ln152_fu_365_p2 = (select_ln151_fu_285_p3 + 4'd1);

assign add_ln153_fu_574_p2 = (tmp_3_fu_536_p3 + zext_ln153_fu_571_p1);

assign add_ln156_fu_342_p2 = (empty_11_fu_333_p1 + 3'd1);

assign add_ln157_fu_434_p2 = (empty_11_reg_1023 + 3'd2);

assign add_ln158_1_fu_526_p2 = ($signed(empty_11_reg_1023) + $signed(3'd5));

assign add_ln158_2_fu_600_p2 = ($signed(empty_11_reg_1023) + $signed(3'd6));

assign add_ln158_3_fu_610_p2 = ($signed(empty_11_reg_1023) + $signed(3'd7));

assign add_ln158_fu_444_p2 = (empty_11_reg_1023 + 3'd3);

assign add_ln159_10_fu_763_p2 = ($signed(sext_ln159_12_fu_759_p1) + $signed(sext_ln159_10_fu_737_p1));

assign add_ln159_11_fu_772_p2 = ($signed(add_ln159_10_fu_763_p2) + $signed(sext_ln159_13_fu_769_p1));

assign add_ln159_12_fu_785_p2 = ($signed(sext_ln159_14_fu_782_p1) + $signed(sext_ln159_11_fu_750_p1));

assign add_ln159_13_fu_795_p2 = ($signed(sext_ln159_15_fu_791_p1) + $signed(sext_ln159_13_fu_769_p1));

assign add_ln159_14_fu_804_p2 = ($signed(add_ln159_13_fu_795_p2) + $signed(sext_ln159_16_fu_801_p1));

assign add_ln159_15_fu_817_p2 = ($signed(sext_ln159_18_fu_814_p1) + $signed(sext_ln159_14_fu_782_p1));

assign add_ln159_16_fu_827_p2 = ($signed(sext_ln159_19_fu_823_p1) + $signed(sext_ln159_16_fu_801_p1));

assign add_ln159_17_fu_836_p2 = ($signed(add_ln159_16_fu_827_p2) + $signed(sext_ln159_20_fu_833_p1));

assign add_ln159_18_fu_849_p2 = ($signed(sext_ln159_22_fu_846_p1) + $signed(sext_ln159_18_fu_814_p1));

assign add_ln159_19_fu_859_p2 = ($signed(sext_ln159_23_fu_855_p1) + $signed(sext_ln159_20_fu_833_p1));

assign add_ln159_1_fu_667_p2 = ($signed(sext_ln159_2_fu_660_p1) + $signed(sext_ln159_3_fu_664_p1));

assign add_ln159_20_fu_868_p2 = ($signed(add_ln159_19_fu_859_p2) + $signed(sext_ln159_24_fu_865_p1));

assign add_ln159_21_fu_878_p2 = ($signed(sext_ln159_22_fu_846_p1) + $signed(sext_ln159_fu_648_p1));

assign add_ln159_22_fu_888_p2 = ($signed(sext_ln159_26_fu_884_p1) + $signed(sext_ln159_24_fu_865_p1));

assign add_ln159_23_fu_894_p2 = ($signed(add_ln159_22_fu_888_p2) + $signed(sext_ln159_3_fu_664_p1));

assign add_ln159_24_fu_904_p2 = ($signed(sext_ln158_11_fu_714_p1) + $signed(sext_ln158_10_fu_682_p1));

assign add_ln159_25_fu_910_p2 = ($signed(sext_ln158_12_fu_746_p1) + $signed(sext_ln158_13_fu_778_p1));

assign add_ln159_26_fu_938_p2 = ($signed(sext_ln159_29_fu_935_p1) + $signed(sext_ln159_28_fu_932_p1));

assign add_ln159_27_fu_916_p2 = ($signed(sext_ln159_17_fu_810_p1) + $signed(sext_ln159_21_fu_842_p1));

assign add_ln159_28_fu_922_p2 = ($signed(sext_ln159_25_fu_874_p1) + $signed(sext_ln159_27_fu_900_p1));

assign add_ln159_29_fu_950_p2 = ($signed(sext_ln159_31_fu_947_p1) + $signed(sext_ln159_30_fu_944_p1));

assign add_ln159_2_fu_676_p2 = ($signed(add_ln159_1_fu_667_p2) + $signed(sext_ln159_4_fu_673_p1));

assign add_ln159_30_fu_956_p2 = (add_ln159_29_fu_950_p2 + add_ln159_26_fu_938_p2);

assign add_ln159_3_fu_689_p2 = ($signed(sext_ln159_5_fu_686_p1) + $signed(sext_ln159_1_fu_651_p1));

assign add_ln159_4_fu_699_p2 = ($signed(sext_ln159_6_fu_695_p1) + $signed(sext_ln159_4_fu_673_p1));

assign add_ln159_5_fu_708_p2 = ($signed(add_ln159_4_fu_699_p2) + $signed(sext_ln159_7_fu_705_p1));

assign add_ln159_6_fu_721_p2 = ($signed(sext_ln159_8_fu_718_p1) + $signed(sext_ln159_5_fu_686_p1));

assign add_ln159_7_fu_731_p2 = ($signed(sext_ln159_9_fu_727_p1) + $signed(sext_ln159_7_fu_705_p1));

assign add_ln159_8_fu_740_p2 = ($signed(add_ln159_7_fu_731_p2) + $signed(sext_ln159_10_fu_737_p1));

assign add_ln159_9_fu_753_p2 = ($signed(sext_ln159_11_fu_750_p1) + $signed(sext_ln159_8_fu_718_p1));

assign add_ln159_fu_654_p2 = ($signed(sext_ln159_1_fu_651_p1) + $signed(sext_ln159_fu_648_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_ready = ap_ready_sig;

assign empty_11_fu_333_p1 = select_ln151_fu_285_p3[2:0];

assign empty_fu_329_p1 = select_ln151_1_fu_293_p3[1:0];

assign icmp_ln151_fu_255_p2 = ((ap_sig_allocacmp_indvar_flatten57_load == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln152_fu_279_p2 = ((ap_sig_allocacmp_j_load == 4'd8) ? 1'b1 : 1'b0);

assign idxprom3402_fu_316_p1 = add338_fu_310_p2;

assign idxprom3563_fu_399_p1 = add354_fu_394_p2;

assign idxprom3724_fu_409_p1 = add370_fu_404_p2;

assign idxprom372_15_fu_474_p1 = add370_1_fu_467_p3;

assign idxprom372_26_fu_484_p1 = add370_2_fu_479_p2;

assign idxprom372_37_fu_556_p1 = add370_3_fu_551_p2;

assign idxprom372_48_fu_566_p1 = add370_4_fu_561_p2;

assign in_data_0_address0 = in_data_0_address0_local;

assign in_data_0_address1 = in_data_0_address1_local;

assign in_data_0_ce0 = in_data_0_ce0_local;

assign in_data_0_ce1 = in_data_0_ce1_local;

assign in_data_2_address0 = in_data_2_address0_local;

assign in_data_2_address1 = in_data_2_address1_local;

assign in_data_2_ce0 = in_data_2_ce0_local;

assign in_data_2_ce1 = in_data_2_ce1_local;

assign m64_address0 = zext_ln153_1_fu_928_p1;

assign m64_ce0 = m64_ce0_local;

assign m64_d0 = add_ln159_30_fu_956_p2;

assign m64_we0 = m64_we0_local;

assign select_ln151_1_fu_293_p3 = ((icmp_ln152_fu_279_p2[0:0] == 1'b1) ? add_ln151_fu_273_p2 : ap_sig_allocacmp_i_load);

assign select_ln151_fu_285_p3 = ((icmp_ln152_fu_279_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_j_load);

assign sext_ln158_10_fu_682_p1 = $signed(add_ln159_2_fu_676_p2);

assign sext_ln158_11_fu_714_p1 = $signed(add_ln159_5_fu_708_p2);

assign sext_ln158_12_fu_746_p1 = $signed(add_ln159_8_fu_740_p2);

assign sext_ln158_13_fu_778_p1 = $signed(add_ln159_11_fu_772_p2);

assign sext_ln159_10_fu_737_p1 = mul_ln158_2_reg_1137;

assign sext_ln159_11_fu_750_p1 = mul_ln158_1_reg_1131;

assign sext_ln159_12_fu_759_p1 = $signed(add_ln159_9_fu_753_p2);

assign sext_ln159_13_fu_769_p1 = mul_ln158_3_reg_1153;

assign sext_ln159_14_fu_782_p1 = mul_ln158_2_reg_1137;

assign sext_ln159_15_fu_791_p1 = $signed(add_ln159_12_fu_785_p2);

assign sext_ln159_16_fu_801_p1 = mul_ln158_4_reg_1159;

assign sext_ln159_17_fu_810_p1 = $signed(add_ln159_14_fu_804_p2);

assign sext_ln159_18_fu_814_p1 = mul_ln158_3_reg_1153;

assign sext_ln159_19_fu_823_p1 = $signed(add_ln159_15_fu_817_p2);

assign sext_ln159_1_fu_651_p1 = mul_ln156_reg_1068;

assign sext_ln159_20_fu_833_p1 = mul_ln155_reg_1062;

assign sext_ln159_21_fu_842_p1 = $signed(add_ln159_17_fu_836_p2);

assign sext_ln159_22_fu_846_p1 = mul_ln158_4_reg_1159;

assign sext_ln159_23_fu_855_p1 = $signed(add_ln159_18_fu_849_p2);

assign sext_ln159_24_fu_865_p1 = mul_ln156_reg_1068;

assign sext_ln159_25_fu_874_p1 = $signed(add_ln159_20_fu_868_p2);

assign sext_ln159_26_fu_884_p1 = $signed(add_ln159_21_fu_878_p2);

assign sext_ln159_27_fu_900_p1 = $signed(add_ln159_23_fu_894_p2);

assign sext_ln159_28_fu_932_p1 = $signed(add_ln159_24_reg_1165);

assign sext_ln159_29_fu_935_p1 = $signed(add_ln159_25_reg_1170);

assign sext_ln159_2_fu_660_p1 = $signed(add_ln159_fu_654_p2);

assign sext_ln159_30_fu_944_p1 = $signed(add_ln159_27_reg_1175);

assign sext_ln159_31_fu_947_p1 = $signed(add_ln159_28_reg_1180);

assign sext_ln159_3_fu_664_p1 = mul_ln157_reg_1094;

assign sext_ln159_4_fu_673_p1 = mul_ln158_reg_1100;

assign sext_ln159_5_fu_686_p1 = mul_ln157_reg_1094;

assign sext_ln159_6_fu_695_p1 = $signed(add_ln159_3_fu_689_p2);

assign sext_ln159_7_fu_705_p1 = mul_ln158_1_reg_1131;

assign sext_ln159_8_fu_718_p1 = mul_ln158_reg_1100;

assign sext_ln159_9_fu_727_p1 = $signed(add_ln159_6_fu_721_p2);

assign sext_ln159_fu_648_p1 = mul_ln155_reg_1062;

assign tmp_3_fu_536_p3 = {{trunc_ln153_reg_993}, {3'd0}};

assign trunc_ln153_fu_301_p1 = select_ln151_1_fu_293_p3[2:0];

assign trunc_ln158_fu_361_p1 = select_ln151_fu_285_p3[1:0];

assign xor_ln158_fu_509_p2 = (bit_sel_reg_1042 ^ 1'd1);

assign xor_ln_fu_514_p3 = {{xor_ln158_fu_509_p2}, {trunc_ln158_reg_1047}};

assign xor_val143_fu_462_p2 = (bit_sel1_reg_1013 ^ 1'd1);

assign zext_ln153_1_fu_928_p1 = add_ln153_reg_1126;

assign zext_ln153_fu_571_p1 = select_ln151_reg_988;

assign zext_ln155_1_fu_337_p1 = empty_11_fu_333_p1;

assign zext_ln155_fu_305_p1 = trunc_ln153_fu_301_p1;

assign zext_ln156_fu_348_p1 = add_ln156_fu_342_p2;

assign zext_ln157_fu_439_p1 = add_ln157_fu_434_p2;

assign zext_ln158_1_fu_521_p1 = xor_ln_fu_514_p3;

assign zext_ln158_2_fu_531_p1 = add_ln158_1_fu_526_p2;

assign zext_ln158_3_fu_605_p1 = add_ln158_2_fu_600_p2;

assign zext_ln158_4_fu_615_p1 = add_ln158_3_fu_610_p2;

assign zext_ln158_fu_449_p1 = add_ln158_fu_444_p2;

endmodule //case_3_case_3_Pipeline_L_m1_1_L_m1_2
