<!DOCTYPE html>
<html>
<head>
   <title>Introduction &gt; Subsystems/Components API &gt; SafeMemory</title>
   <meta name="viewport" content="width=device-width, initial-scale=1">
   <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />   
   <meta http-equiv="X-UA-Compatible" content="IE=edge" />
   <meta name="generator" content="Help &amp; Manual" />
   <meta name="keywords" content="AlphaCPU.h,Cache,Cache L3,Coherency, Cache,CPU,Events, SMP,Invalidations,IRQController.h,LBSystem_Config.h,Mapping, Memory,MemoryBarrier,Monitoring,Operations, Atomic,RAM, Access,Registration, CPU,SafeMemory,Signals and Events, Qt,SMP,System Interrupts,TLB,Tracking, CPU,Translation Lookaside Buffer,UnifiedDataCache.h" />
   <meta name="description" content="The SafeMemory subsystem provides a thread-safe, SMP- and cache-aware implementation of physical RAM for the Alpha AXP/VAX emulator. It manages all in-guest RAM accesses,..." />
   <link type="text/css" href="default.css" rel="stylesheet" />
   <link type="text/css" href="custom.css" rel="stylesheet" />

   <style TYPE="text/css" media="screen"> 
      html, body { margin:0; 
        padding:0; 
        background: #ffffff; 
      } 
      div#printheader { display: none; }
      #idheader { 
        width:100%; 
        min-height: 60px; 
        padding: 0; 
        margin: 0;
        position: fixed;
        top: 0;
        background: #2C5D88;
        z-index: 2;
      } 
      /* The "min-height" for "#idheader table" ensures that the (blue) header of the topic
         has at least the same height as the header of the navigation panel left of it */
      #idheader table { min-height: 59px;}             
      #idheader h1 span { color: #FFF }     
      #idnav {
        text-align: right;
        width: 126px;
        vertical-align: middle;        
      } 
      #idnav a { text-decoration: none }
      #idnav span {
        display: inline-block;
        width: 24px;
        height: 24px;
        margin-left: 4px;
        background:url('hm_webhelp_buttons_grey.png') top left no-repeat;
      } 
      #idnav a span {
        background-image:url('hm_webhelp_buttons_white.png');
      } 
      #idnav a span:hover {
        background-image:url('hm_webhelp_buttons_orange.png');
      } 
      #idnav span.hmbtnprev { background-position: 0 -32px }
      #idnav span.hmbtnnext { background-position: -24px -32px }
      #idnav span.hmbtntop  { background-position: -48px -32px }
      #idnav span.hmbtntoggle  { width: 20px; background-position: -70px -32px }
      #idnav span.hmbtnprint  { background-position: -88px -32px }

      #callout-table, #overview-table {display:block; position:relative; top:0; left:0;}
      #callout-icon {display:block; position:absolute; top:-11px; left:-11px;}
      #callout-icon-flag {display:block; position:absolute; top:-11px; left:-8px;}
      #callout-table a {text-decoration: none; color: blue;}
      #callout-table a:visited {text-decoration: none; color: blue;}
      #overview-table a {text-decoration: none; color: black;}
      #overview-table a:visited {text-decoration: none; color: black;}
      #callout-table a:hover, #overview-table a:hover {text-decoration: underline;}       
      p.help-url { margin: 20px 0 5px 0; text-align: center; }
	  p.help-url a:link { font-size: 50%; text-decoration: none; color: black; }
	  p.help-url a:visited { color: black; }
	  p.help-url a:hover { font-size: 95%; text-decoration: underline; }
      #switchtoggles { text-align: right; padding: 0 2px 0 0; font-size: 90%; } 
      .sync-toc { color: #FFF; font-size: 8pt; font-weight: bold; display: none; }
      .sync-toc a { color: #FFF; text-decoration: none; font-weight: bold;}
      .sync-toc a:visited { color: #FFF; }
      .sync-toc a:hover { text-decoration: underline; }
	  a#printbuttonlink { cursor: pointer; }
      a.hmanchor { display: inline-block; margin-top: -4em; padding-top: 4em; }  
   </style>
   <style TYPE="text/css" media="print">
      div#idheader, img.dropdown-toggle-icon, p.help-url { display:none } 
   </style>
   
   <script type="text/javascript" src="jquery.js"></script>
   <script type="text/javascript" src="helpman_settings.js"></script>
   <script type="text/javascript" src="helpman_topicinit.js"></script>

   <script type="text/javascript">
     HMSyncTOC("index.html", "safememory-subsystem.html");
   </script>
   <script type="text/javascript" src="highlight.js"></script>
   <script type="text/javascript">
     $(document).ready(function(){highlight();});
   </script>
</head>
<body>


<div id="printheader"><h1 class="p_Heading1" style="page-break-after: avoid;"><span class="f_Heading1">SafeMemory</span></h1>
</div>
<div id="idheader">
<div id="idheaderbg">
<table style="width:100%;border:none;margin:0px;" cellspacing="0" cellpadding="0"> 
  <tr>
    <td class="topichead" style="text-align:left; vertical-align:middle">
      <p class="sync-toc">&lt;&lt; <a rel="nofollow" href="index.html?safememory-subsystem.html" target="_top">Click to Display Table of Contents</a> &gt;&gt;</p>
      <p class="crumbs"><b>Navigation:</b>&nbsp;
      
      <a href="introduction.html">Introduction</a> &gt; <a href="subsystem_component-api.html">Subsystems/Components API</a>&nbsp;&gt;</p>
   
      <h1 class="p_Heading1" style="page-break-after: avoid;"><span class="f_Heading1">SafeMemory</span></h1>

    </td>
    <td class="topichead" id="idnav">
      
      <a href="configuration-subsystem.html" title="Previous Topic"><span class="hmbtnprev"></span></a>
      <a href="subsystem_component-api.html" title="Parent Chapter"><span class="hmbtntop"></span></a>
      <a href="storage-subsystem.html" title="Next Topic"><span class="hmbtnnext"></span></a>
      
    </td>
  </tr>  
</table>
</div>
</div>  

<div id="idcontent"><div id="innerdiv">
<!-- Ask Internet Explorer 6.users to update their obsolete and dangerous browser --> 
<!--[if lt IE 7]><div style=' clear: both; height: 59px; padding:0 0 0 15px; position: relative;'><a href="http://windows.microsoft.com/en-US/internet-explorer/products/ie/home?ocid=ie6_countdown_bannercode"><img src="http://storage.ie6countdown.com/assets/100/images/banners/warning_bar_0000_us.jpg" border="0" height="42" width="820" alt="You are using an outdated browser. For a faster, safer browsing experience, upgrade for free today." /></a></div><![endif]-->

<!--ZOOMRESTART-->
<p class="p_Normal">The SafeMemory subsystem provides a thread-safe, SMP- and cache-aware implementation of physical RAM for the Alpha AXP/VAX emulator. It manages all in-guest RAM accesses, supports multiple CPUs, memory reservation for atomic instructions, cache line invalidation, memory barriers, and integrates tightly with L3 caches, TLB, and the interrupt subsystem.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><span class="f_T_Code">The core design principles of SafeMemory are:</span></p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Thread-safety for concurrent SMP access</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Atomicity for read/modify/write and reservation sequences</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Cache coherency notifications for attached caches</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Reservation granularity and invalidation for Alpha atomic instructions (LDx_L/STx_C)</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Realistic statistics and event signaling for debug, analysis, and testing</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><span style="font-weight: bold;">Core Features</span></p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Full thread-safe memory (QReadWriteLock/QMutex-protected)</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Per-CPU access tracking and statistics ([SMPStatistics], [CPUAccessInfo])</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Reservation and reservation invalidation (per CPU, per address)</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Cache line invalidation and L3 cache integration</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Physical address validity and region mapping</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Legacy compatibility for direct memory access (as in classic VAX/Alpha RAM)</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Signal-based eventing for memory, reservation, and cache actions</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><span style="font-weight: bold;">Key Classes and Structures</span></p>
<p class="p_Normal">&nbsp;</p>
<p class="p_CodeExample"><span class="f_CodeExample">//&nbsp;SMP&nbsp;statistics&nbsp;record&nbsp;for&nbsp;memory&nbsp;accesses&nbsp;and&nbsp;reservation&nbsp;events</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">struct&nbsp;SMPStatistics</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">{</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">quint64&nbsp;totalAccesses;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">quint64&nbsp;reservationSets;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">quint64&nbsp;reservationClears;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">quint64&nbsp;cacheInvalidations;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">quint64&nbsp;memoryBarriers;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">QHash&lt;quint16,&nbsp;quint64&gt;&nbsp;accessesPerCpu;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;reset();</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">}</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">//&nbsp;CPU&nbsp;memory&nbsp;access&nbsp;and&nbsp;reservation&nbsp;info</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">struct&nbsp;CPUAccessInfo</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">{</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">quint16&nbsp;cpuId;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">qint64&nbsp;lastAccessTime;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">quint64&nbsp;accessCount;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">bool&nbsp;hasReservation;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">quint64&nbsp;reservationAddr;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">}</span></p>
<p class="p_Normal">&nbsp;</p>
<h3 class="p_Heading3" style="page-break-after: avoid;"><span class="f_Heading3">Major Interfaces and Methods</span></h3>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><span style="font-weight: bold;">CPU Registration and Tracking:</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;registerCPU(AlphaCPU&nbsp;*argCpu,&nbsp;quint16&nbsp;cpuId);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;deregisterCPU(quint16&nbsp;cpuId);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">QVector&lt;AlphaCPU&nbsp;*&gt;&nbsp;getRegisteredCPUs()&nbsp;const;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">QHash&lt;quint16,&nbsp;CPUAccessInfo&gt;&nbsp;getCPUAccessInfo()&nbsp;const;</span></p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><span style="font-weight: bold;">RAM Access (thread-safe):</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">quint8&nbsp;readUInt8(quint64&nbsp;address,&nbsp;quint64&nbsp;pc,&nbsp;quint16&nbsp;cpuId);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">quint16&nbsp;readUInt16(quint64&nbsp;address,&nbsp;quint64&nbsp;pc,&nbsp;quint16&nbsp;cpuId);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">quint32&nbsp;readUInt32(quint64&nbsp;address,&nbsp;quint64&nbsp;pc,&nbsp;quint16&nbsp;cpuId);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">quint64&nbsp;readUInt64(quint64&nbsp;address,&nbsp;quint64&nbsp;pc,&nbsp;quint16&nbsp;cpuId);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;writeUInt8(quint64&nbsp;address,&nbsp;quint8&nbsp;value,&nbsp;quint64&nbsp;pc,&nbsp;quint16&nbsp;cpuId);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;writeUInt16(quint64&nbsp;address,&nbsp;quint16&nbsp;value,&nbsp;quint64&nbsp;pc,&nbsp;quint16&nbsp;cpuId);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;writeUInt32(quint64&nbsp;address,&nbsp;quint32&nbsp;value,&nbsp;quint64&nbsp;pc,&nbsp;quint16&nbsp;cpuId);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;writeBytes(quint64&nbsp;address,&nbsp;const&nbsp;quint8&nbsp;*data,&nbsp;quint64&nbsp;size,&nbsp;quint64&nbsp;pc,&nbsp;quint16&nbsp;cpuId);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;writeBytes(quint64&nbsp;address,&nbsp;const&nbsp;QByteArray&nbsp;&amp;data,&nbsp;quint64&nbsp;pc,&nbsp;quint16&nbsp;cpuId);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">bool&nbsp;readPhysicalMemoryForCache(quint64&nbsp;addr,&nbsp;void&nbsp;*buf,&nbsp;qsizetype&nbsp;size);</span></p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><span style="font-weight: bold;">Reservation and Atomic Operation Support:</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">bool&nbsp;setReservation(quint16&nbsp;cpuId,&nbsp;quint64&nbsp;physicalAddr,&nbsp;int&nbsp;size);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;clearReservation(quint16&nbsp;cpuId,&nbsp;quint64&nbsp;physicalAddr&nbsp;=&nbsp;0);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;invalidateReservationForAll(quint64&nbsp;va,&nbsp;ReservationInvalidationReason&nbsp;reason);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">bool&nbsp;hasReservation(quint16&nbsp;cpuId,&nbsp;quint64&nbsp;physicalAddr)&nbsp;const;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;clearOverlappingReservations(quint64&nbsp;physicalAddr,&nbsp;int&nbsp;size,&nbsp;quint16&nbsp;excludeCpuId);</span></p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><span style="font-weight: bold;">Cache Coherency &amp; Invalidation:</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;attachL3Cache(UnifiedDataCache&nbsp;*cache);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;detachL3Cache(UnifiedDataCache&nbsp;*cache);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;invalidateCacheLines(quint64&nbsp;physicalAddr,&nbsp;int&nbsp;size,&nbsp;quint16&nbsp;sourceCpuId);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;invalidateInAttachedCaches(quint64&nbsp;address,&nbsp;int&nbsp;size,&nbsp;quint16&nbsp;sourceCpuId);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;flushAttachedCaches(quint64&nbsp;address,&nbsp;int&nbsp;size);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;flushCacheLines(quint64&nbsp;physicalAddr,&nbsp;int&nbsp;size,&nbsp;quint16&nbsp;sourceCpuId);</span></p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><span style="font-weight: bold;">Memory Barriers and SMP Events:</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;memoryBarrierSMP(int&nbsp;type,&nbsp;quint16&nbsp;sourceCpuId);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;flushWritesForCPU(quint16&nbsp;cpuId);</span></p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><span style="font-weight: bold;">Utility and Mapping:</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;mapRegion(quint64&nbsp;address,&nbsp;quint64&nbsp;size,&nbsp;enumMemoryPerm&nbsp;perm);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;unmapRegion(quint64&nbsp;address,&nbsp;quint64&nbsp;size);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">bool&nbsp;isValidPhysicalAddress(quint64&nbsp;address,&nbsp;int&nbsp;size)&nbsp;const;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;zero(quint64&nbsp;address,&nbsp;quint64&nbsp;size);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;fill(quint64&nbsp;address,&nbsp;quint64&nbsp;size,&nbsp;quint8&nbsp;value);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">bool&nbsp;writeBlock(quint64&nbsp;physicalAddr,&nbsp;const&nbsp;void*&nbsp;buffer,&nbsp;qsizetype&nbsp;size);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">bool&nbsp;readBlock(quint64&nbsp;physicalAddr,&nbsp;void*&nbsp;buffer,&nbsp;qsizetype&nbsp;size);</span></p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><span style="font-weight: bold;">Statistics and Monitoring:</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">SMPStatistics&nbsp;getSMPStatistics()&nbsp;const;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;resetSMPStatistics();</span></p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><span style="font-weight: bold;">Signals (Qt):</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;sigMemoryRead(quint64&nbsp;address,&nbsp;quint64&nbsp;value,&nbsp;int&nbsp;size);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;sigMemoryWritten(quint64&nbsp;address,&nbsp;quint64&nbsp;value,&nbsp;int&nbsp;size);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;sigMemoryAccessSMP(quint64&nbsp;address,&nbsp;quint64&nbsp;value,&nbsp;int&nbsp;size,&nbsp;bool&nbsp;isWrite,&nbsp;quint16&nbsp;cpuId);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;sigCPURegistered(quint16&nbsp;cpuId);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;sigCPUUnregistered(quint16&nbsp;cpuId);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;sigReservationSet(quint16&nbsp;cpuId,&nbsp;quint64&nbsp;address,&nbsp;int&nbsp;size);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;sigReservationCleared(quint16&nbsp;cpuId,&nbsp;quint64&nbsp;address);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;sigCacheCoherencyEvent(quint64&nbsp;address,&nbsp;const&nbsp;QString&nbsp;&amp;operation,&nbsp;quint16&nbsp;sourceCpuId);</span></p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">&nbsp;</p>
<h3 class="p_Heading3" style="page-break-after: avoid;"><span class="f_Heading3">Reservation and Atomic Operations</span></h3>
<p class="p_Normal">SafeMemory provides architectural support for the Alpha AXP &quot;load-locked&quot; and &quot;store-conditional&quot; atomic sequences, implementing reservation granularity, automatic invalidation (on writes, context switch, or page remap), and explicit reservation clearing per SMP rules.</p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">bool&nbsp;setReservation(quint16&nbsp;cpuId,&nbsp;quint64&nbsp;physicalAddr,&nbsp;int&nbsp;size);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;clearReservation(quint16&nbsp;cpuId,&nbsp;quint64&nbsp;physicalAddr&nbsp;=&nbsp;0);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;clearOverlappingReservations(quint64&nbsp;physicalAddr,&nbsp;int&nbsp;size,&nbsp;quint16&nbsp;excludeCpuId);</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">void&nbsp;invalidateReservationForAll(quint64&nbsp;va,&nbsp;ReservationInvalidationReason&nbsp;reason);</span></p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><span style="font-weight: bold;">Cache Coherency</span></p>
<p class="p_Normal">SafeMemory supports cache line invalidation, flushing, and explicit notification for all attached L3 caches, as well as per-CPU cache events and memory barriers, to enable full-system SMP and MOESI/MESI protocol simulation.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal"><span style="font-weight: bold;">Signal/Event Driven Design</span></p>
<p class="p_Normal">SafeMemory emits Qt signals for all significant memory, reservation, and cache events, allowing the CPU, cache, and device emulation layers to observe or react to memory actions in a decoupled way.</p>
<p class="p_Normal">&nbsp;</p>
<h3 class="p_Heading3" style="page-break-after: avoid;"><span class="f_Heading3">Appendix Notes</span></h3>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>All physical memory accesses are bounds-checked; invalid accesses throw [MemoryAccessException].</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>All methods are SMP- and thread-safe, protected by internal locks.</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>For optimal performance in full SMP/multicore simulation, SafeMemory supports direct memory block I/O and cache-coherent read/write primitives.</p>
<p class="p_Normal" style="text-indent: 0; padding-left: 13px; margin-left: 0;"><span class="f_Normal" style="font-family: Arial,'Lucida Sans Unicode','Lucida Grande','Lucida Sans';display:inline-block;width:13px;margin-left:-13px">&#8226;</span>Legacy and direct RAM access are supported for diagnostic and initialization routines.</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_SeeAlso" style="page-break-after: avoid;"><span class="f_SeeAlso">References</span></p>
<p class="p_Normal"><span class="f_CodeExample">SafeMemory.h, SafeMemory.cpp </span>— full implementation details</p>
<p class="p_Normal">&nbsp;</p>
<p class="p_Normal">Alpha AXP System Reference Manual, Ch. 5 (Memory, Caches, Atomicity)</p>
<p class="p_Normal">VAX Architecture Reference Manual, Ch. 7 (Atomic Memory Reference)</p>
<p class="p_CodeExample"><span class="f_CodeExample">&nbsp;</span></p>
<p class="p_Normal"><span style="font-weight: bold;">Interface Support:</span></p>
<p class="p_CodeExample"><span class="f_CodeExample">UnifiedDataCache.h,&nbsp;AlphaCPU.h,&nbsp;IRQController.h,&nbsp;TLBSystem_Config.h</span></p>

<!--ZOOMSTOP-->
</div></div>
<script type="text/javascript">



function normHeaders() {
 var topicHeadHeight =  $("#idheaderbg > table").first().height() + 1,
	 $topicHeaderBox = $("#idheader"),
	 $topicContentBox = $("#idcontent"),
	 $navHeader = $("#navbar", parent.document),			 
	$navBox = $("div#hmnavframe", parent.document),
	 navHeaderHeight = $navHeader.height();
 if (topicHeadHeight != navHeaderHeight) {
	 $navHeader.css("height",topicHeadHeight + "px");
	 $navBox.css("top", topicHeadHeight + "px");
	 $topicHeaderBox.css("height", topicHeadHeight + "px");
		if ($topicHeaderBox.css("position") == "fixed"){
			$topicContentBox.css("margin-top", topicHeadHeight + "px");
			}
		}
    }
			 
  $(document).ready(function(){
    $(window).on('resize', function() {
      var y = $('#idheader').height(); 
      $('#idcontent').css('margin-top', y);
      var par = window.parent;
      if ($( par ).width() <= $( window ).width()+20) {
        $('#idheader').css('position', 'relative');
        $('#idcontent').css('margin-top', 0);
        $('#idbacktotop').css('display', 'block');
        $('.hmanchor').css('margin-top', -20);
	$('.hmanchor').css('padding-top', 20);
      }
      else {
        $('#idheader').css('position', 'fixed');
        $('#idcontent').css('margin-top', $('#idheader').height());
        $('#idbacktotop').css('display', 'none');
        $('.hmanchor').css('margin-top', -y-20);
		$('.hmanchor').css('padding-top', y+20);
		$("div#hmsplitter", parent.document).css('width', '3px');
      }
	normHeaders();
    });
    
	 $(window).resize(); //trigger event for initially small displays
  });
 

if ((!parent.hmNavigationFrame) && (parent.location) && (parent.location.href)) { $('.sync-toc').show();$('p.crumbs').hide();}

</script>
</body>
</html>
