###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Wed Mar 11 01:25:39 2020
#  Design:            allocation_buffer
#  Command:           optDesign -postRoute
###############################################################
Path 1: MET Setup Check with Pin buffer_reg[2][2]/CP 
Endpoint:   buffer_reg[2][2]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.179
+ Phase Shift                  10.000
= Required Time                 9.864
- Arrival Time                  0.937
= Slack Time                    8.927
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.927 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.002 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.067 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.200 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.383 |    9.310 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.386 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.078 |   0.537 |    9.464 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.400 |   0.937 |    9.864 | 
     | buffer_reg[2][2] | E ^          | EDFD1   | 0.001 |   0.937 |    9.864 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.927 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.885 | 
     | buffer_reg[2][2] | CP ^       | EDFD1  | 0.000 |   0.043 |   -8.884 | 
     +---------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin buffer_reg[2][4]/CP 
Endpoint:   buffer_reg[2][4]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.179
+ Phase Shift                  10.000
= Required Time                 9.864
- Arrival Time                  0.937
= Slack Time                    8.927
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.927 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.002 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.067 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.200 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.383 |    9.310 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.386 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.078 |   0.537 |    9.464 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.400 |   0.937 |    9.864 | 
     | buffer_reg[2][4] | E ^          | EDFD1   | 0.001 |   0.937 |    9.864 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.927 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.885 | 
     | buffer_reg[2][4] | CP ^       | EDFD1  | 0.001 |   0.043 |   -8.884 | 
     +---------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin buffer_reg[2][5]/CP 
Endpoint:   buffer_reg[2][5]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.179
+ Phase Shift                  10.000
= Required Time                 9.865
- Arrival Time                  0.937
= Slack Time                    8.927
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.927 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.002 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.067 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.200 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.383 |    9.310 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.386 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.078 |   0.537 |    9.464 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.400 |   0.937 |    9.864 | 
     | buffer_reg[2][5] | E ^          | EDFD1   | 0.001 |   0.937 |    9.865 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.927 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.885 | 
     | buffer_reg[2][5] | CP ^       | EDFD1  | 0.001 |   0.043 |   -8.884 | 
     +---------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin buffer_reg[2][0]/CP 
Endpoint:   buffer_reg[2][0]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.179
+ Phase Shift                  10.000
= Required Time                 9.865
- Arrival Time                  0.937
= Slack Time                    8.928
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.928 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.002 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.068 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.201 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.310 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.387 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.078 |   0.537 |    9.465 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.400 |   0.936 |    9.864 | 
     | buffer_reg[2][0] | E ^          | EDFD1   | 0.001 |   0.937 |    9.865 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.928 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.885 | 
     | buffer_reg[2][0] | CP ^       | EDFD1  | 0.001 |   0.044 |   -8.884 | 
     +---------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin buffer_reg[2][1]/CP 
Endpoint:   buffer_reg[2][1]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.179
+ Phase Shift                  10.000
= Required Time                 9.865
- Arrival Time                  0.937
= Slack Time                    8.928
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.928 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.002 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.068 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.201 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.310 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.387 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.078 |   0.537 |    9.465 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.400 |   0.936 |    9.864 | 
     | buffer_reg[2][1] | E ^          | EDFD1   | 0.001 |   0.937 |    9.865 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.928 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.885 | 
     | buffer_reg[2][1] | CP ^       | EDFD1  | 0.001 |   0.044 |   -8.884 | 
     +---------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin buffer_reg[2][3]/CP 
Endpoint:   buffer_reg[2][3]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.179
+ Phase Shift                  10.000
= Required Time                 9.865
- Arrival Time                  0.937
= Slack Time                    8.928
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.928 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.002 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.068 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.201 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.310 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.387 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.078 |   0.537 |    9.465 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.400 |   0.936 |    9.864 | 
     | buffer_reg[2][3] | E ^          | EDFD1   | 0.001 |   0.937 |    9.865 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.928 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.885 | 
     | buffer_reg[2][3] | CP ^       | EDFD1  | 0.001 |   0.044 |   -8.884 | 
     +---------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin buffer_reg[2][6]/CP 
Endpoint:   buffer_reg[2][6]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.179
+ Phase Shift                  10.000
= Required Time                 9.865
- Arrival Time                  0.937
= Slack Time                    8.928
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.928 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.003 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.068 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.201 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.311 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.387 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.078 |   0.537 |    9.465 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.400 |   0.936 |    9.865 | 
     | buffer_reg[2][6] | E ^          | EDFD1   | 0.001 |   0.937 |    9.865 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.928 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.886 | 
     | buffer_reg[2][6] | CP ^       | EDFD1  | 0.002 |   0.044 |   -8.884 | 
     +---------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin buffer_reg[2][7]/CP 
Endpoint:   buffer_reg[2][7]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.179
+ Phase Shift                  10.000
= Required Time                 9.865
- Arrival Time                  0.937
= Slack Time                    8.928
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.928 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.003 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.068 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.201 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.311 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.387 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.078 |   0.537 |    9.465 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.400 |   0.936 |    9.865 | 
     | buffer_reg[2][7] | E ^          | EDFD1   | 0.001 |   0.937 |    9.865 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.928 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.886 | 
     | buffer_reg[2][7] | CP ^       | EDFD1  | 0.002 |   0.044 |   -8.884 | 
     +---------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin buffer_reg[4][1]/CP 
Endpoint:   buffer_reg[4][1]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.882
- Arrival Time                  0.898
= Slack Time                    8.983
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.983 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.058 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.123 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.256 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.383 |    9.366 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.442 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.525 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.356 |   0.898 |    9.881 | 
     | buffer_reg[4][1] | E ^          | EDFQD1  | 0.001 |   0.898 |    9.882 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.983 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.941 | 
     | buffer_reg[4][1] | CP ^       | EDFQD1 | 0.001 |   0.043 |   -8.940 | 
     +---------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin buffer_reg[4][6]/CP 
Endpoint:   buffer_reg[4][6]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.882
- Arrival Time                  0.898
= Slack Time                    8.983
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.983 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.058 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.123 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.256 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.383 |    9.366 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.442 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.525 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.356 |   0.898 |    9.881 | 
     | buffer_reg[4][6] | E ^          | EDFQD1  | 0.001 |   0.898 |    9.882 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.983 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.941 | 
     | buffer_reg[4][6] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.940 | 
     +---------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin buffer_reg[4][7]/CP 
Endpoint:   buffer_reg[4][7]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.882
- Arrival Time                  0.898
= Slack Time                    8.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.984 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.058 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.123 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.256 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.383 |    9.366 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.442 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.526 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.356 |   0.898 |    9.881 | 
     | buffer_reg[4][7] | E ^          | EDFQD1  | 0.001 |   0.898 |    9.882 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.984 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.942 | 
     | buffer_reg[4][7] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.940 | 
     +---------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin buffer_reg[4][3]/CP 
Endpoint:   buffer_reg[4][3]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.882
- Arrival Time                  0.899
= Slack Time                    8.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.984 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.058 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.123 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.256 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.366 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.442 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.526 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.356 |   0.898 |    9.881 | 
     | buffer_reg[4][3] | E ^          | EDFQD1  | 0.001 |   0.899 |    9.882 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.984 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.942 | 
     | buffer_reg[4][3] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.940 | 
     +---------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin buffer_reg[4][0]/CP 
Endpoint:   buffer_reg[4][0]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.882
- Arrival Time                  0.899
= Slack Time                    8.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.984 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.058 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.124 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.257 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.366 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.443 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.526 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.356 |   0.898 |    9.882 | 
     | buffer_reg[4][0] | E ^          | EDFQD1  | 0.001 |   0.899 |    9.882 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.984 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.942 | 
     | buffer_reg[4][0] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.940 | 
     +---------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin buffer_reg[4][4]/CP 
Endpoint:   buffer_reg[4][4]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.882
- Arrival Time                  0.899
= Slack Time                    8.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.984 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.058 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.124 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.257 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.366 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.443 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.526 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.356 |   0.898 |    9.882 | 
     | buffer_reg[4][4] | E ^          | EDFQD1  | 0.001 |   0.899 |    9.882 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.984 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.942 | 
     | buffer_reg[4][4] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.940 | 
     +---------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin buffer_reg[4][2]/CP 
Endpoint:   buffer_reg[4][2]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.882
- Arrival Time                  0.899
= Slack Time                    8.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.984 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.059 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.124 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.257 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.383 |    9.366 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.443 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.526 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.356 |   0.898 |    9.882 | 
     | buffer_reg[4][2] | E ^          | EDFQD1  | 0.001 |   0.899 |    9.882 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.984 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.942 | 
     | buffer_reg[4][2] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.940 | 
     +---------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin buffer_reg[4][5]/CP 
Endpoint:   buffer_reg[4][5]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.883
- Arrival Time                  0.898
= Slack Time                    8.985
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.985 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.059 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.124 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.257 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.367 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.443 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.527 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.356 |   0.898 |    9.882 | 
     | buffer_reg[4][5] | E ^          | EDFQD1  | 0.000 |   0.898 |    9.883 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.985 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.943 | 
     | buffer_reg[4][5] | CP ^       | EDFQD1 | 0.003 |   0.045 |   -8.940 | 
     +---------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin buffer_reg[5][1]/CP 
Endpoint:   buffer_reg[5][1]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.883
- Arrival Time                  0.892
= Slack Time                    8.991
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.991 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.065 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.131 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.264 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.373 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.450 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.533 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.349 |   0.891 |    9.882 | 
     | buffer_reg[5][1] | E ^          | EDFQD1  | 0.001 |   0.892 |    9.883 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.991 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.949 | 
     | buffer_reg[5][1] | CP ^       | EDFQD1 | 0.001 |   0.043 |   -8.948 | 
     +---------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin buffer_reg[5][7]/CP 
Endpoint:   buffer_reg[5][7]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.883
- Arrival Time                  0.892
= Slack Time                    8.991
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.991 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.066 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.131 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.264 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.374 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.450 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.533 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.349 |   0.891 |    9.882 | 
     | buffer_reg[5][7] | E ^          | EDFQD1  | 0.001 |   0.892 |    9.883 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.991 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.949 | 
     | buffer_reg[5][7] | CP ^       | EDFQD1 | 0.001 |   0.043 |   -8.948 | 
     +---------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin buffer_reg[5][6]/CP 
Endpoint:   buffer_reg[5][6]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.884
- Arrival Time                  0.892
= Slack Time                    8.992
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.992 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.066 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.131 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.264 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.374 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.450 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.534 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.349 |   0.891 |    9.883 | 
     | buffer_reg[5][6] | E ^          | EDFQD1  | 0.001 |   0.892 |    9.884 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.992 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.950 | 
     | buffer_reg[5][6] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.948 | 
     +---------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin buffer_reg[5][3]/CP 
Endpoint:   buffer_reg[5][3]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.884
- Arrival Time                  0.892
= Slack Time                    8.992
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.992 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.067 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.132 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.265 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.374 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.451 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.534 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.349 |   0.891 |    9.883 | 
     | buffer_reg[5][3] | E ^          | EDFQD1  | 0.001 |   0.892 |    9.884 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.992 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.950 | 
     | buffer_reg[5][3] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.948 | 
     +---------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin buffer_reg[5][0]/CP 
Endpoint:   buffer_reg[5][0]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.884
- Arrival Time                  0.892
= Slack Time                    8.992
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.992 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.067 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.132 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.265 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.374 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.451 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.534 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.349 |   0.891 |    9.883 | 
     | buffer_reg[5][0] | E ^          | EDFQD1  | 0.001 |   0.892 |    9.884 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.992 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.950 | 
     | buffer_reg[5][0] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.948 | 
     +---------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin buffer_reg[5][2]/CP 
Endpoint:   buffer_reg[5][2]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.884
- Arrival Time                  0.892
= Slack Time                    8.992
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.992 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.067 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.132 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.265 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.374 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.451 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.534 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.349 |   0.891 |    9.883 | 
     | buffer_reg[5][2] | E ^          | EDFQD1  | 0.001 |   0.892 |    9.884 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.992 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.950 | 
     | buffer_reg[5][2] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.948 | 
     +---------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin buffer_reg[5][4]/CP 
Endpoint:   buffer_reg[5][4]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.884
- Arrival Time                  0.892
= Slack Time                    8.992
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.992 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.067 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.132 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.265 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.374 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.451 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.534 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.349 |   0.891 |    9.883 | 
     | buffer_reg[5][4] | E ^          | EDFQD1  | 0.001 |   0.892 |    9.884 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.992 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.950 | 
     | buffer_reg[5][4] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.948 | 
     +---------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin buffer_reg[5][5]/CP 
Endpoint:   buffer_reg[5][5]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.884
- Arrival Time                  0.892
= Slack Time                    8.993
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    8.993 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.068 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.133 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.266 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.375 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.452 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.535 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.349 |   0.891 |    9.884 | 
     | buffer_reg[5][5] | E ^          | EDFQD1  | 0.000 |   0.892 |    9.884 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.993 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.951 | 
     | buffer_reg[5][5] | CP ^       | EDFQD1 | 0.003 |   0.045 |   -8.948 | 
     +---------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin buffer_reg[0][4]/CP 
Endpoint:   buffer_reg[0][4]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.887
- Arrival Time                  0.863
= Slack Time                    9.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.023 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.098 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.163 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.296 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.406 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.482 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.565 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.321 |   0.863 |    9.886 | 
     | buffer_reg[0][4] | E ^          | EDFQD1  | 0.000 |   0.863 |    9.887 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.023 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.981 | 
     | buffer_reg[0][4] | CP ^       | EDFQD1 | 0.001 |   0.043 |   -8.980 | 
     +---------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin buffer_reg[0][7]/CP 
Endpoint:   buffer_reg[0][7]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.888
- Arrival Time                  0.863
= Slack Time                    9.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.024 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.099 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.164 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.297 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.407 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.483 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.566 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.321 |   0.863 |    9.888 | 
     | buffer_reg[0][7] | E ^          | EDFQD1  | 0.000 |   0.863 |    9.888 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.024 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.982 | 
     | buffer_reg[0][7] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.980 | 
     +---------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin buffer_reg[0][6]/CP 
Endpoint:   buffer_reg[0][6]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.888
- Arrival Time                  0.863
= Slack Time                    9.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.025 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.099 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.164 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.297 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.407 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.483 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.566 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.321 |   0.863 |    9.888 | 
     | buffer_reg[0][6] | E ^          | EDFQD1  | 0.000 |   0.863 |    9.888 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.025 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.982 | 
     | buffer_reg[0][6] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.980 | 
     +---------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin buffer_reg[0][2]/CP 
Endpoint:   buffer_reg[0][2]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.888
- Arrival Time                  0.863
= Slack Time                    9.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.025 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.100 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.165 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.298 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.407 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.484 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.567 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.321 |   0.863 |    9.888 | 
     | buffer_reg[0][2] | E ^          | EDFQD1  | 0.000 |   0.863 |    9.888 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.025 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.983 | 
     | buffer_reg[0][2] | CP ^       | EDFQD1 | 0.002 |   0.045 |   -8.980 | 
     +---------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin buffer_reg[0][5]/CP 
Endpoint:   buffer_reg[0][5]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.888
- Arrival Time                  0.863
= Slack Time                    9.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.025 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.100 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.165 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.298 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.407 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.484 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.567 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.321 |   0.863 |    9.888 | 
     | buffer_reg[0][5] | E ^          | EDFQD1  | 0.000 |   0.863 |    9.888 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.025 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.983 | 
     | buffer_reg[0][5] | CP ^       | EDFQD1 | 0.002 |   0.045 |   -8.980 | 
     +---------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin buffer_reg[0][1]/CP 
Endpoint:   buffer_reg[0][1]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.888
- Arrival Time                  0.863
= Slack Time                    9.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.025 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.100 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.165 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.298 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.408 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.484 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.567 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.321 |   0.863 |    9.888 | 
     | buffer_reg[0][1] | E ^          | EDFQD1  | 0.000 |   0.863 |    9.888 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.025 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.983 | 
     | buffer_reg[0][1] | CP ^       | EDFQD1 | 0.002 |   0.045 |   -8.980 | 
     +---------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin buffer_reg[0][3]/CP 
Endpoint:   buffer_reg[0][3]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.888
- Arrival Time                  0.863
= Slack Time                    9.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.025 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.100 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.165 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.298 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.408 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.484 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.567 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.321 |   0.863 |    9.888 | 
     | buffer_reg[0][3] | E ^          | EDFQD1  | 0.000 |   0.863 |    9.888 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.025 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.983 | 
     | buffer_reg[0][3] | CP ^       | EDFQD1 | 0.002 |   0.045 |   -8.980 | 
     +---------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin buffer_reg[0][0]/CP 
Endpoint:   buffer_reg[0][0]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.889
- Arrival Time                  0.863
= Slack Time                    9.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.025 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.100 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.165 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.298 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.408 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.484 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.567 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.321 |   0.863 |    9.888 | 
     | buffer_reg[0][0] | E ^          | EDFQD1  | 0.000 |   0.863 |    9.889 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.025 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.983 | 
     | buffer_reg[0][0] | CP ^       | EDFQD1 | 0.002 |   0.045 |   -8.980 | 
     +---------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin buffer_reg[1][4]/CP 
Endpoint:   buffer_reg[1][4]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.154
+ Phase Shift                  10.000
= Required Time                 9.889
- Arrival Time                  0.855
= Slack Time                    9.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.034 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.109 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.174 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.307 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.416 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.493 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.576 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.313 |   0.855 |    9.889 | 
     | buffer_reg[1][4] | E ^          | EDFQD1  | 0.000 |   0.855 |    9.889 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.034 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.992 | 
     | buffer_reg[1][4] | CP ^       | EDFQD1 | 0.001 |   0.043 |   -8.991 | 
     +---------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin buffer_reg[1][6]/CP 
Endpoint:   buffer_reg[1][6]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.154
+ Phase Shift                  10.000
= Required Time                 9.890
- Arrival Time                  0.855
= Slack Time                    9.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.035 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.110 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.175 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.308 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.418 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.494 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.577 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.313 |   0.855 |    9.890 | 
     | buffer_reg[1][6] | E ^          | EDFQD1  | 0.000 |   0.855 |    9.890 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.035 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.993 | 
     | buffer_reg[1][6] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.991 | 
     +---------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin buffer_reg[1][7]/CP 
Endpoint:   buffer_reg[1][7]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.154
+ Phase Shift                  10.000
= Required Time                 9.890
- Arrival Time                  0.855
= Slack Time                    9.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.035 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.110 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.175 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.308 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.418 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.494 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.577 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.313 |   0.855 |    9.890 | 
     | buffer_reg[1][7] | E ^          | EDFQD1  | 0.000 |   0.855 |    9.890 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.035 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.993 | 
     | buffer_reg[1][7] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.991 | 
     +---------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin buffer_reg[1][3]/CP 
Endpoint:   buffer_reg[1][3]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.154
+ Phase Shift                  10.000
= Required Time                 9.890
- Arrival Time                  0.855
= Slack Time                    9.035
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.035 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.110 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.175 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.308 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.418 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.494 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.577 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.313 |   0.855 |    9.890 | 
     | buffer_reg[1][3] | E ^          | EDFQD1  | 0.000 |   0.855 |    9.890 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.036 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.993 | 
     | buffer_reg[1][3] | CP ^       | EDFQD1 | 0.002 |   0.045 |   -8.991 | 
     +---------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin buffer_reg[1][1]/CP 
Endpoint:   buffer_reg[1][1]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.154
+ Phase Shift                  10.000
= Required Time                 9.891
- Arrival Time                  0.855
= Slack Time                    9.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.036 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.110 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.175 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.308 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.418 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.494 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.578 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.313 |   0.855 |    9.890 | 
     | buffer_reg[1][1] | E ^          | EDFQD1  | 0.000 |   0.855 |    9.891 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.036 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.993 | 
     | buffer_reg[1][1] | CP ^       | EDFQD1 | 0.002 |   0.045 |   -8.991 | 
     +---------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin buffer_reg[1][2]/CP 
Endpoint:   buffer_reg[1][2]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.154
+ Phase Shift                  10.000
= Required Time                 9.890
- Arrival Time                  0.855
= Slack Time                    9.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.036 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.110 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.175 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.308 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.418 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.494 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.578 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.313 |   0.855 |    9.890 | 
     | buffer_reg[1][2] | E ^          | EDFQD1  | 0.000 |   0.855 |    9.890 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.036 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.993 | 
     | buffer_reg[1][2] | CP ^       | EDFQD1 | 0.002 |   0.045 |   -8.991 | 
     +---------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin buffer_reg[1][5]/CP 
Endpoint:   buffer_reg[1][5]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.154
+ Phase Shift                  10.000
= Required Time                 9.890
- Arrival Time                  0.855
= Slack Time                    9.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.036 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.110 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.175 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.308 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.418 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.494 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.578 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.313 |   0.855 |    9.890 | 
     | buffer_reg[1][5] | E ^          | EDFQD1  | 0.000 |   0.855 |    9.890 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.036 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.993 | 
     | buffer_reg[1][5] | CP ^       | EDFQD1 | 0.002 |   0.045 |   -8.991 | 
     +---------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin buffer_reg[1][0]/CP 
Endpoint:   buffer_reg[1][0]/E (^) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.154
+ Phase Shift                  10.000
= Required Time                 9.891
- Arrival Time                  0.855
= Slack Time                    9.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.036 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.110 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.176 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.309 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.418 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.459 |    9.495 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.542 |    9.578 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.313 |   0.855 |    9.890 | 
     | buffer_reg[1][0] | E ^          | EDFQD1  | 0.000 |   0.855 |    9.891 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.036 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.993 | 
     | buffer_reg[1][0] | CP ^       | EDFQD1 | 0.002 |   0.045 |   -8.991 | 
     +---------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin buffer_reg[7][2]/CP 
Endpoint:   buffer_reg[7][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.026
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  0.934
= Slack Time                    9.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.084 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.159 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.224 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.357 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.466 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.377 |   0.759 |    9.843 | 
     | U202             | S ^ -> ZN v  | MUX2ND0 | 0.175 |   0.934 |   10.018 | 
     | buffer_reg[7][2] | D v          | DFD1    | 0.000 |   0.934 |   10.018 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.084 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -9.042 | 
     | buffer_reg[7][2] | CP ^       | DFD1   | 0.002 |   0.044 |   -9.040 | 
     +---------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin buffer_reg[7][1]/CP 
Endpoint:   buffer_reg[7][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.025
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  0.929
= Slack Time                    9.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.088 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.163 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.228 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.361 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.383 |    9.471 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.377 |   0.759 |    9.847 | 
     | U203             | S ^ -> ZN v  | MUX2ND0 | 0.170 |   0.929 |   10.018 | 
     | buffer_reg[7][1] | D v          | DFD1    | 0.000 |   0.929 |   10.018 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.088 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -9.046 | 
     | buffer_reg[7][1] | CP ^       | DFD1   | 0.000 |   0.042 |   -9.046 | 
     +---------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin buffer_reg[7][5]/CP 
Endpoint:   buffer_reg[7][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.024
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  0.928
= Slack Time                    9.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.090 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.165 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.230 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.363 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.472 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.377 |   0.759 |    9.849 | 
     | U199             | S ^ -> ZN v  | MUX2ND0 | 0.169 |   0.928 |   10.018 | 
     | buffer_reg[7][5] | D v          | DFD1    | 0.000 |   0.928 |   10.018 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.090 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -9.048 | 
     | buffer_reg[7][5] | CP ^       | DFD1   | 0.001 |   0.042 |   -9.047 | 
     +---------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin buffer_reg[7][0]/CP 
Endpoint:   buffer_reg[7][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.042
- Setup                         0.024
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  0.927
= Slack Time                    9.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.091 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.165 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.231 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.364 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.473 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.377 |   0.759 |    9.850 | 
     | U204             | S ^ -> ZN v  | MUX2ND0 | 0.168 |   0.927 |   10.018 | 
     | buffer_reg[7][0] | D v          | DFD1    | 0.000 |   0.927 |   10.018 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.091 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -9.049 | 
     | buffer_reg[7][0] | CP ^       | DFD1   | 0.000 |   0.042 |   -9.048 | 
     +---------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin buffer_reg[7][3]/CP 
Endpoint:   buffer_reg[7][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.024
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  0.927
= Slack Time                    9.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.092 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.166 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.231 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.364 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.474 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.377 |   0.759 |    9.851 | 
     | U201             | S ^ -> ZN v  | MUX2ND0 | 0.168 |   0.927 |   10.018 | 
     | buffer_reg[7][3] | D v          | DFD1    | 0.000 |   0.927 |   10.018 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.092 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -9.050 | 
     | buffer_reg[7][3] | CP ^       | DFD1   | 0.001 |   0.042 |   -9.049 | 
     +---------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin buffer_reg[7][6]/CP 
Endpoint:   buffer_reg[7][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.024
+ Phase Shift                  10.000
= Required Time                10.019
- Arrival Time                  0.927
= Slack Time                    9.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.092 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.166 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.231 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.365 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.383 |    9.474 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.377 |   0.759 |    9.851 | 
     | U198             | S ^ -> ZN v  | MUX2ND0 | 0.168 |   0.927 |   10.019 | 
     | buffer_reg[7][6] | D v          | DFD1    | 0.000 |   0.927 |   10.019 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.092 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -9.049 | 
     | buffer_reg[7][6] | CP ^       | DFD1   | 0.001 |   0.043 |   -9.049 | 
     +---------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin buffer_reg[7][4]/CP 
Endpoint:   buffer_reg[7][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.024
+ Phase Shift                  10.000
= Required Time                10.019
- Arrival Time                  0.927
= Slack Time                    9.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.092 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.167 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.232 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.365 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.382 |    9.474 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.377 |   0.759 |    9.851 | 
     | U200             | S ^ -> ZN v  | MUX2ND0 | 0.168 |   0.927 |   10.019 | 
     | buffer_reg[7][4] | D v          | DFD1    | 0.000 |   0.927 |   10.019 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.092 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -9.050 | 
     | buffer_reg[7][4] | CP ^       | DFD1   | 0.001 |   0.043 |   -9.049 | 
     +---------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin buffer_reg[7][7]/CP 
Endpoint:   buffer_reg[7][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]          (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.024
+ Phase Shift                  10.000
= Required Time                10.019
- Arrival Time                  0.925
= Slack Time                    9.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | rd_ptr[0] v  |         |       |   0.000 |    9.095 | 
     | U294             | I v -> ZN ^  | CKND0   | 0.075 |   0.075 |    9.169 | 
     | U292             | A1 ^ -> ZN v | NR3D0   | 0.065 |   0.140 |    9.234 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.273 |    9.367 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.383 |    9.477 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.377 |   0.759 |    9.854 | 
     | U197             | S ^ -> ZN v  | MUX2ND0 | 0.166 |   0.925 |   10.019 | 
     | buffer_reg[7][7] | D v          | DFD1    | 0.000 |   0.925 |   10.019 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -9.095 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -9.052 | 
     | buffer_reg[7][7] | CP ^       | DFD1   | 0.001 |   0.043 |   -9.052 | 
     +---------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin data_out_reg[0]/CP 
Endpoint:   data_out_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.008
+ Phase Shift                  10.000
= Required Time                10.037
- Arrival Time                  0.939
= Slack Time                    9.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | rd_ptr[0] ^  |          |       |   0.000 |    9.097 | 
     | U294            | I ^ -> ZN v  | CKND0    | 0.061 |   0.061 |    9.159 | 
     | U278            | A1 v -> ZN ^ | ND3D0    | 0.146 |   0.208 |    9.305 | 
     | U228            | A1 ^ -> ZN v | OAI22D0  | 0.112 |   0.320 |    9.417 | 
     | U227            | C v -> ZN ^  | AOI221D0 | 0.302 |   0.622 |    9.719 | 
     | U224            | A1 ^ -> ZN v | CKND2D0  | 0.111 |   0.733 |    9.831 | 
     | U223            | B2 v -> Z v  | AO222D0  | 0.206 |   0.939 |   10.037 | 
     | data_out_reg[0] | D v          | DFQD1    | 0.000 |   0.939 |   10.037 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -9.097 | 
     | clk__I0         | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -9.055 | 
     | data_out_reg[0] | CP ^       | DFQD1  | 0.002 |   0.045 |   -9.053 | 
     +--------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin data_out_reg[3]/CP 
Endpoint:   data_out_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: rd_ptr[0]         (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.008
+ Phase Shift                  10.000
= Required Time                10.036
- Arrival Time                  0.883
= Slack Time                    9.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |    Instance     |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                 |              |          |       |  Time   |   Time   | 
     |-----------------+--------------+----------+-------+---------+----------| 
     |                 | rd_ptr[0] ^  |          |       |   0.000 |    9.153 | 
     | U294            | I ^ -> ZN v  | CKND0    | 0.061 |   0.061 |    9.214 | 
     | U278            | A1 v -> ZN ^ | ND3D0    | 0.146 |   0.208 |    9.361 | 
     | U246            | A1 ^ -> ZN v | OAI22D0  | 0.112 |   0.319 |    9.472 | 
     | U245            | C v -> ZN ^  | AOI221D0 | 0.263 |   0.583 |    9.736 | 
     | U242            | A1 ^ -> ZN v | CKND2D0  | 0.097 |   0.680 |    9.833 | 
     | U241            | B2 v -> Z v  | AO222D0  | 0.204 |   0.883 |   10.036 | 
     | data_out_reg[3] | D v          | DFQD1    | 0.000 |   0.883 |   10.036 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                 |            |        |       |  Time   |   Time   | 
     |-----------------+------------+--------+-------+---------+----------| 
     |                 | clk ^      |        |       |   0.000 |   -9.153 | 
     | clk__I0         | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -9.111 | 
     | data_out_reg[3] | CP ^       | DFQD1  | 0.002 |   0.045 |   -9.109 | 
     +--------------------------------------------------------------------+ 

