Info: Running Vivado version Vivado v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 12:19:09 Sat May 02 2020  | Add source files                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| synth_design        | 00h:00m:30s   | 12:19:09 Sat May 02 2020  | top -flatten_hierarchy rebuilt                                                        |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:00s   | 12:19:39 Sat May 02 2020  | Write out synthesis DCP                                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 12:19:39 Sat May 02 2020  | Report Synthesis Utilization of Static                                                |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:30s


Info: Running Vivado version Vivado v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 12:19:39 Sat May 02 2020  | Add source files                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| synth_design        | 00h:00m:05s   | 12:19:39 Sat May 02 2020  | shift_l -flatten_hierarchy rebuilt                                                    |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:09s   | 12:19:44 Sat May 02 2020  | Write out synthesis DCP                                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 12:19:53 Sat May 02 2020  | Report Synthesis Utilization of left                                                  |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:14s


Info: Running Vivado version Vivado v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 12:19:53 Sat May 02 2020  | Add source files                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| synth_design        | 00h:00m:05s   | 12:19:53 Sat May 02 2020  | shift_l -flatten_hierarchy rebuilt                                                    |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:02s   | 12:19:58 Sat May 02 2020  | Write out synthesis DCP                                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 12:20:00 Sat May 02 2020  | Report Synthesis Utilization of left_slow                                             |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:07s


Info: Running Vivado version Vivado v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 12:20:00 Sat May 02 2020  | Add source files                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| synth_design        | 00h:00m:06s   | 12:20:00 Sat May 02 2020  | shift_r -flatten_hierarchy rebuilt                                                    |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:02s   | 12:20:06 Sat May 02 2020  | Write out synthesis DCP                                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 12:20:08 Sat May 02 2020  | Report Synthesis Utilization of right                                                 |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:08s


Info: Running Vivado version Vivado v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| add_files           | 00h:00m:00s   | 12:20:08 Sat May 02 2020  | Add source files                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| synth_design        | 00h:00m:05s   | 12:20:08 Sat May 02 2020  | shift_r -flatten_hierarchy rebuilt                                                    |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpiont    | 00h:00m:02s   | 12:20:13 Sat May 02 2020  | Write out synthesis DCP                                                               |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 12:20:15 Sat May 02 2020  | Report Synthesis Utilization of right_slow                                            |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:07s


Info: Running Vivado version Vivado v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

#HD: Running implementation Config_left_right_implement
Writing results to: ./Implement/Config_left_right_implement
Writing reports to: ./Implement/Config_left_right_implement/reports

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| link_design         | 00h:00m:02s   | 12:20:15 Sat May 02 2020  | link_design -mode default -reconfig_partitions {inst_shift_l inst_shift_r} -part xczu2eg-sfva625-1-e -top top |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 12:20:17 Sat May 02 2020  | Post link_design checkpoint                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| opt_design          | 00h:00m:05s   | 12:20:17 Sat May 02 2020  | opt_design                                                                            |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 12:20:22 Sat May 02 2020  | Post-opt_design checkpoint                                                            |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| place_design        | 00h:01m:10s   | 12:20:22 Sat May 02 2020  | place_design                                                                          |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 12:21:32 Sat May 02 2020  | Post-place_design checkpoint                                                          |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| phys_opt_design     | 00h:00m:00s   | 12:21:32 Sat May 02 2020  | phys_opt_design                                                                       |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 12:21:32 Sat May 02 2020  | Post-phys_opt_design checkpoint                                                       |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| route_design        | 00h:00m:37s   | 12:21:32 Sat May 02 2020  | route_design                                                                          |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 12:22:09 Sat May 02 2020  | Post-route_design checkpoint                                                          |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:01s   | 12:22:09 Sat May 02 2020  |                                                                                       |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_route_status | 00h:00m:00s   | 12:22:10 Sat May 02 2020  |                                                                                       |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_timing       | 00h:00m:00s   | 12:22:10 Sat May 02 2020  | Timing Summary                                                                        |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Setup:
	| WNS=18.175 | TNS=0.000 | Failing Endpoints=0 | Total Endpoints=59 |
Hold:
	| WHS=0.062 | THS=0.000 | Failing Endpoints=0 | Total Endpoints=59 |
Pulse Width:
	 | WPWS=9.457 | TPWS=0.000 | Failing Endpoints=0 | Total Endpoints=38 |


Total time:		00h:01m:55s


| report_drc          | 00h:00m:05s   | 12:22:10 Sat May 02 2020  | bitstream_checks                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |

#HD: Running implementation Config_left_right_implement

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 12:22:15 Sat May 02 2020  | Write cell checkpoint for inst_shift_l                                                |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| update_design       | 00h:00m:00s   | 12:22:15 Sat May 02 2020  | Carve out (blackbox) inst_shift_l                                                     |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 12:22:15 Sat May 02 2020  | Write cell checkpoint for inst_shift_r                                                |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| update_design       | 00h:00m:01s   | 12:22:15 Sat May 02 2020  | Carve out (blackbox) inst_shift_r                                                     |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| lock_design         | 00h:00m:00s   | 12:22:16 Sat May 02 2020  | Lock placement and routing of top                                                     |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 12:22:16 Sat May 02 2020  | Write out locked Static checkpoint                                                    |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:01s


Info: Running Vivado version Vivado v2018.3 (64-bit)
SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

#HD: Running implementation Config_left_slow_right_slow_import
Writing results to: ./Implement/Config_left_slow_right_slow_import
Writing reports to: ./Implement/Config_left_slow_right_slow_import/reports

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| link_design         | 00h:00m:02s   | 12:22:16 Sat May 02 2020  | link_design -mode default -reconfig_partitions {inst_shift_l inst_shift_r} -part xczu2eg-sfva625-1-e -top top |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 12:22:18 Sat May 02 2020  | Post link_design checkpoint                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| opt_design          | 00h:00m:04s   | 12:22:18 Sat May 02 2020  | opt_design                                                                            |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 12:22:22 Sat May 02 2020  | Post-opt_design checkpoint                                                            |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| place_design        | 00h:00m:05s   | 12:22:22 Sat May 02 2020  | place_design                                                                          |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 12:22:27 Sat May 02 2020  | Post-place_design checkpoint                                                          |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| phys_opt_design     | 00h:00m:00s   | 12:22:27 Sat May 02 2020  | phys_opt_design                                                                       |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 12:22:27 Sat May 02 2020  | Post-phys_opt_design checkpoint                                                       |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| route_design        | 00h:00m:36s   | 12:22:28 Sat May 02 2020  | route_design                                                                          |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 12:23:04 Sat May 02 2020  | Post-route_design checkpoint                                                          |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_utilization  | 00h:00m:00s   | 12:23:04 Sat May 02 2020  |                                                                                       |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_route_status | 00h:00m:00s   | 12:23:04 Sat May 02 2020  |                                                                                       |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| report_timing       | 00h:00m:01s   | 12:23:04 Sat May 02 2020  | Timing Summary                                                                        |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Setup:
	| WNS=18.175 | TNS=0.000 | Failing Endpoints=0 | Total Endpoints=59 |
Hold:
	| WHS=0.062 | THS=0.000 | Failing Endpoints=0 | Total Endpoints=59 |
Pulse Width:
	 | WPWS=9.457 | TPWS=0.000 | Failing Endpoints=0 | Total Endpoints=38 |


Total time:		00h:00m:49s


| report_drc          | 00h:00m:03s   | 12:23:05 Sat May 02 2020  | bitstream_checks                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |

#HD: Running implementation Config_left_slow_right_slow_import

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:01s   | 12:23:08 Sat May 02 2020  | Write cell checkpoint for inst_shift_l                                                |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_checkpoint    | 00h:00m:00s   | 12:23:09 Sat May 02 2020  | Write cell checkpoint for inst_shift_r                                                |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
Total time:		00h:00m:01s



| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| pr_verify           | 00h:00m:08s   | 12:23:09 Sat May 02 2020  | 2 Configurations                                                                      |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_bitstream     | 00h:00m:44s   | 12:23:17 Sat May 02 2020  | Config_left_slow_right_slow_import                                                    |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |

| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| Phase               | Time in Phase | Time/Date                 | Description                                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
| write_bitstream     | 00h:00m:41s   | 12:24:01 Sat May 02 2020  | Config_left_right_implement                                                           |
| ------------------- | ------------- | ------------------------- | ------------------------------------------------------------------------------------- |
