{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1426242858326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1426242858327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 13 06:34:17 2015 " "Processing started: Fri Mar 13 06:34:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1426242858327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1426242858327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cu1c -c cu1c " "Command: quartus_map --read_settings_files=on --write_settings_files=off cu1c -c cu1c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1426242858327 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1426242860741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu1c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cu1c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cu1c-behavior " "Found design unit 1: cu1c-behavior" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426242863581 ""} { "Info" "ISGN_ENTITY_NAME" "1 cu1c " "Found entity 1: cu1c" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1426242863581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1426242863581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cu1c " "Elaborating entity \"cu1c\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1426242863780 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ctl_wd cu1c.vhd(50) " "VHDL Process Statement warning at cu1c.vhd(50): inferring latch(es) for signal or variable \"ctl_wd\", which holds its previous value in one or more paths through the process" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1426242863819 "|cu1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_wd\[0\] cu1c.vhd(50) " "Inferred latch for \"ctl_wd\[0\]\" at cu1c.vhd(50)" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426242863827 "|cu1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_wd\[1\] cu1c.vhd(50) " "Inferred latch for \"ctl_wd\[1\]\" at cu1c.vhd(50)" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426242863828 "|cu1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_wd\[2\] cu1c.vhd(50) " "Inferred latch for \"ctl_wd\[2\]\" at cu1c.vhd(50)" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426242863828 "|cu1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_wd\[3\] cu1c.vhd(50) " "Inferred latch for \"ctl_wd\[3\]\" at cu1c.vhd(50)" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426242863828 "|cu1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_wd\[4\] cu1c.vhd(50) " "Inferred latch for \"ctl_wd\[4\]\" at cu1c.vhd(50)" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426242863828 "|cu1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_wd\[5\] cu1c.vhd(50) " "Inferred latch for \"ctl_wd\[5\]\" at cu1c.vhd(50)" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426242863829 "|cu1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_wd\[6\] cu1c.vhd(50) " "Inferred latch for \"ctl_wd\[6\]\" at cu1c.vhd(50)" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426242863829 "|cu1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_wd\[7\] cu1c.vhd(50) " "Inferred latch for \"ctl_wd\[7\]\" at cu1c.vhd(50)" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426242863829 "|cu1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_wd\[8\] cu1c.vhd(50) " "Inferred latch for \"ctl_wd\[8\]\" at cu1c.vhd(50)" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426242863829 "|cu1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_wd\[9\] cu1c.vhd(50) " "Inferred latch for \"ctl_wd\[9\]\" at cu1c.vhd(50)" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426242863829 "|cu1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_wd\[10\] cu1c.vhd(50) " "Inferred latch for \"ctl_wd\[10\]\" at cu1c.vhd(50)" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426242863829 "|cu1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_wd\[11\] cu1c.vhd(50) " "Inferred latch for \"ctl_wd\[11\]\" at cu1c.vhd(50)" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426242863830 "|cu1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_wd\[12\] cu1c.vhd(50) " "Inferred latch for \"ctl_wd\[12\]\" at cu1c.vhd(50)" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426242863830 "|cu1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_wd\[13\] cu1c.vhd(50) " "Inferred latch for \"ctl_wd\[13\]\" at cu1c.vhd(50)" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426242863830 "|cu1c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctl_wd\[14\] cu1c.vhd(50) " "Inferred latch for \"ctl_wd\[14\]\" at cu1c.vhd(50)" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1426242863830 "|cu1c"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctl_wd\[0\]\$latch " "Latch ctl_wd\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrIR\[15\] " "Ports D and ENA on the latch are fed by the same signal CurrIR\[15\]" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 252 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426242865585 ""}  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426242865585 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctl_wd\[1\]\$latch " "Latch ctl_wd\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrIR\[15\] " "Ports D and ENA on the latch are fed by the same signal CurrIR\[15\]" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 252 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426242865586 ""}  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426242865586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctl_wd\[2\]\$latch " "Latch ctl_wd\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrIR\[15\] " "Ports D and ENA on the latch are fed by the same signal CurrIR\[15\]" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 252 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426242865586 ""}  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426242865586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctl_wd\[3\]\$latch " "Latch ctl_wd\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrIR\[15\] " "Ports D and ENA on the latch are fed by the same signal CurrIR\[15\]" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 252 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426242865586 ""}  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426242865586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctl_wd\[4\]\$latch " "Latch ctl_wd\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrIR\[15\] " "Ports D and ENA on the latch are fed by the same signal CurrIR\[15\]" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 252 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426242865586 ""}  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426242865586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctl_wd\[5\]\$latch " "Latch ctl_wd\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrIR\[15\] " "Ports D and ENA on the latch are fed by the same signal CurrIR\[15\]" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 252 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426242865586 ""}  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426242865586 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctl_wd\[6\]\$latch " "Latch ctl_wd\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrState.Execute " "Ports D and ENA on the latch are fed by the same signal CurrState.Execute" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426242865587 ""}  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426242865587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctl_wd\[7\]\$latch " "Latch ctl_wd\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrState.Execute " "Ports D and ENA on the latch are fed by the same signal CurrState.Execute" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426242865587 ""}  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426242865587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctl_wd\[8\]\$latch " "Latch ctl_wd\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrState.Execute " "Ports D and ENA on the latch are fed by the same signal CurrState.Execute" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426242865587 ""}  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426242865587 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctl_wd\[9\]\$latch " "Latch ctl_wd\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrIR\[15\] " "Ports D and ENA on the latch are fed by the same signal CurrIR\[15\]" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 252 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426242865588 ""}  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426242865588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctl_wd\[10\]\$latch " "Latch ctl_wd\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrState.Execute " "Ports D and ENA on the latch are fed by the same signal CurrState.Execute" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426242865588 ""}  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426242865588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctl_wd\[11\]\$latch " "Latch ctl_wd\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrState.Execute " "Ports D and ENA on the latch are fed by the same signal CurrState.Execute" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426242865588 ""}  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426242865588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctl_wd\[12\]\$latch " "Latch ctl_wd\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrState.Execute " "Ports D and ENA on the latch are fed by the same signal CurrState.Execute" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426242865588 ""}  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426242865588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctl_wd\[13\]\$latch " "Latch ctl_wd\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrState.Execute " "Ports D and ENA on the latch are fed by the same signal CurrState.Execute" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426242865588 ""}  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426242865588 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctl_wd\[14\]\$latch " "Latch ctl_wd\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CurrIR\[15\] " "Ports D and ENA on the latch are fed by the same signal CurrIR\[15\]" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 252 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1426242865588 ""}  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 50 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1426242865588 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "cu1c.vhd" "" { Text "C:/Users/x62865/Documents/EE375/Cu1c/cu1c.vhd" 252 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1426242865591 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1426242865592 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1426242866002 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1426242868200 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1426242870247 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1426242870247 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "371 " "Implemented 371 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1426242871432 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1426242871432 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1426242871432 ""} { "Info" "ICUT_CUT_TM_LCELLS" "298 " "Implemented 298 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1426242871432 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1426242871432 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1426242871492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 13 06:34:31 2015 " "Processing ended: Fri Mar 13 06:34:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1426242871492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1426242871492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1426242871492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1426242871492 ""}
