/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] _00_;
  reg [12:0] _01_;
  wire [45:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [3:0] celloutsig_0_28z;
  wire [6:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [14:0] celloutsig_0_37z;
  wire [7:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [17:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire [16:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [24:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [9:0] celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_2z[0] ? in_data[14] : celloutsig_0_0z[43];
  assign celloutsig_0_24z = in_data[56] ? celloutsig_0_8z : celloutsig_0_20z[2];
  assign celloutsig_0_1z = ~((in_data[33] | celloutsig_0_0z[11]) & (celloutsig_0_0z[8] | celloutsig_0_0z[8]));
  assign celloutsig_0_11z = celloutsig_0_5z | celloutsig_0_2z[3];
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 13'h0000;
    else _01_ <= { celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_26z, _00_[9:4], celloutsig_0_21z, celloutsig_0_12z };
  reg [5:0] _07_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _07_ <= 6'h00;
    else _07_ <= { celloutsig_0_3z[7:4], celloutsig_0_9z, celloutsig_0_1z };
  assign _00_[9:4] = _07_;
  assign celloutsig_0_14z = { celloutsig_0_7z[15:10], celloutsig_0_6z, celloutsig_0_1z } >= { celloutsig_0_0z[17:11], celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_3z[3:0], celloutsig_0_25z, celloutsig_0_25z } >= { celloutsig_0_3z[7:6], celloutsig_0_9z, celloutsig_0_20z };
  assign celloutsig_0_5z = { celloutsig_0_0z[28:26], celloutsig_0_3z } > { in_data[14:11], celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_4z, celloutsig_0_3z } > in_data[26:16];
  assign celloutsig_0_10z = celloutsig_0_2z[5:0] > celloutsig_0_7z[11:6];
  assign celloutsig_0_8z = celloutsig_0_7z[10:5] || { in_data[54:52], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_23z = { celloutsig_0_0z[41:30], celloutsig_0_6z, celloutsig_0_21z } || { celloutsig_0_7z[16:15], celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_14z };
  assign celloutsig_1_2z = celloutsig_1_0z[0] & ~(celloutsig_1_0z[1]);
  assign celloutsig_0_18z = celloutsig_0_11z & ~(celloutsig_0_15z[10]);
  assign celloutsig_0_25z = celloutsig_0_6z & ~(celloutsig_0_19z);
  assign celloutsig_1_1z = in_data[162:146] % { 1'h1, in_data[190:175] };
  assign celloutsig_1_3z = { in_data[170:149], celloutsig_1_0z } % { 1'h1, in_data[107:101], celloutsig_1_1z };
  assign celloutsig_0_4z = celloutsig_0_2z[2:0] % { 1'h1, in_data[67:66] };
  assign celloutsig_1_9z = celloutsig_1_7z[6:3] % { 1'h1, in_data[141:139] };
  assign celloutsig_1_18z = celloutsig_1_1z[12:6] % { 1'h1, celloutsig_1_6z[5:0] };
  assign celloutsig_0_15z = { celloutsig_0_2z[5:4], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z } % { 1'h1, celloutsig_0_3z[4:2], celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_16z = { celloutsig_0_15z[6:2], celloutsig_0_10z, celloutsig_0_14z } % { 1'h1, celloutsig_0_0z[6:2], in_data[0] };
  assign celloutsig_0_20z = in_data[13:11] % { 1'h1, celloutsig_0_15z[8:7] };
  assign celloutsig_0_3z = celloutsig_0_2z[2] ? in_data[78:71] : celloutsig_0_0z[38:31];
  assign celloutsig_0_12z = celloutsig_0_0z[45] ? celloutsig_0_0z[24:22] : { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_1_4z = - celloutsig_1_1z[12:1];
  assign celloutsig_1_19z = - { celloutsig_1_18z[4:0], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_0z = ~ in_data[78:33];
  assign celloutsig_0_7z = ~ { in_data[73:59], celloutsig_0_4z };
  assign celloutsig_1_10z = in_data[181] & celloutsig_1_2z;
  assign celloutsig_0_26z = celloutsig_0_4z[2] & celloutsig_0_3z[7];
  assign celloutsig_0_30z = { celloutsig_0_2z[4], celloutsig_0_12z, celloutsig_0_9z } >> { celloutsig_0_28z[1], celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[134:132] <<< in_data[133:131];
  assign celloutsig_1_6z = in_data[180:171] <<< { celloutsig_1_3z[6:0], celloutsig_1_0z };
  assign celloutsig_0_28z = { celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_27z } <<< celloutsig_0_3z[4:1];
  assign celloutsig_0_37z = { celloutsig_0_16z[3:2], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_34z, celloutsig_0_9z, celloutsig_0_19z, celloutsig_0_14z } - { celloutsig_0_3z[0], celloutsig_0_23z, _01_ };
  assign celloutsig_1_7z = in_data[127:113] ~^ { celloutsig_1_4z[6:2], celloutsig_1_6z };
  assign celloutsig_0_2z = celloutsig_0_0z[18:12] ~^ in_data[68:62];
  assign celloutsig_0_21z = ~((celloutsig_0_7z[4] & celloutsig_0_19z) | celloutsig_0_0z[32]);
  assign celloutsig_0_34z = ~((celloutsig_0_0z[33] & celloutsig_0_16z[1]) | (celloutsig_0_26z & celloutsig_0_7z[11]));
  assign celloutsig_0_36z = ~((celloutsig_0_24z & celloutsig_0_30z[4]) | (celloutsig_0_4z[2] & celloutsig_0_27z));
  assign celloutsig_0_19z = ~((celloutsig_0_15z[5] & celloutsig_0_7z[3]) | (celloutsig_0_4z[2] & celloutsig_0_15z[5]));
  assign { _00_[12:10], _00_[3:0] } = { celloutsig_0_21z, celloutsig_0_25z, celloutsig_0_26z, celloutsig_0_21z, celloutsig_0_12z };
  assign { out_data[134:128], out_data[106:96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
