// Seed: 4150089537
module module_0 (
    input wire id_0,
    input wand id_1,
    output tri id_2,
    output supply1 id_3,
    input wand id_4,
    output tri id_5,
    input tri1 id_6,
    output wor id_7,
    output wand id_8
);
  wire id_10;
endmodule
module module_1 (
    output tri id_0,
    output wand id_1,
    input uwire id_2,
    output uwire id_3,
    input tri1 id_4,
    input wor id_5,
    output logic id_6,
    input wire id_7,
    output uwire id_8,
    output uwire id_9,
    input wand id_10,
    output logic id_11,
    input supply1 id_12
);
  always_latch @(id_7 + id_12) begin
    id_11 <= 1;
  end
  module_0(
      id_7, id_5, id_8, id_3, id_2, id_9, id_7, id_9, id_3
  );
  initial id_6 <= 1;
  assign {1, id_7, 1, id_2} = 1;
  supply1 id_14 = (1);
  id_15(
      1'b0, 1, 1'b0 + (1)
  );
  assign id_11 = id_4 ? 1 : 1;
  wire id_16;
endmodule
