#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Sep 28 12:48:46 2024
# Process ID: 21496
# Current directory: C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/synthesis/sumNb_VIO/sumNb_VIO.runs/synth_1
# Command line: vivado.exe -log sumNb_VIO.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sumNb_VIO.tcl
# Log file: C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/synthesis/sumNb_VIO/sumNb_VIO.runs/synth_1/sumNb_VIO.vds
# Journal file: C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/synthesis/sumNb_VIO/sumNb_VIO.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sumNb_VIO.tcl -notrace
Command: synth_design -top sumNb_VIO -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 392.168 ; gain = 98.836
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sumNb_VIO' [C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/src/sumNb_VIO.vhd:14]
INFO: [Synth 8-638] synthesizing module 'sumNb' [C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb/src/sumNb.vhd:21]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'sum1b' declared at 'C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sum1b/src/sum1b.vhd:5' bound to instance 'sum_i' of component 'sum1b' [C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb/src/sumNb.vhd:44]
INFO: [Synth 8-638] synthesizing module 'sum1b' [C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sum1b/src/sum1b.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'sum1b' (1#1) [C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sum1b/src/sum1b.vhd:17]
INFO: [Synth 8-3491] module 'sum1b' declared at 'C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sum1b/src/sum1b.vhd:5' bound to instance 'sum_i' of component 'sum1b' [C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb/src/sumNb.vhd:44]
INFO: [Synth 8-3491] module 'sum1b' declared at 'C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sum1b/src/sum1b.vhd:5' bound to instance 'sum_i' of component 'sum1b' [C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb/src/sumNb.vhd:44]
INFO: [Synth 8-3491] module 'sum1b' declared at 'C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sum1b/src/sum1b.vhd:5' bound to instance 'sum_i' of component 'sum1b' [C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb/src/sumNb.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'sumNb' (2#1) [C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb/src/sumNb.vhd:21]
INFO: [Synth 8-3491] module 'vio_0' declared at 'C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/synthesis/sumNb_VIO/sumNb_VIO.runs/synth_1/.Xil/Vivado-21496-DESKTOP-FKD1H61/realtime/vio_0_stub.vhdl:5' bound to instance 'VIO_i' of component 'vio_0' [C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/src/sumNb_VIO.vhd:51]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/synthesis/sumNb_VIO/sumNb_VIO.runs/synth_1/.Xil/Vivado-21496-DESKTOP-FKD1H61/realtime/vio_0_stub.vhdl:17]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'sumNb_i'. This will prevent further optimization [C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/src/sumNb_VIO.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'sumNb_VIO' (3#1) [C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/src/sumNb_VIO.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 446.629 ; gain = 153.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 446.629 ; gain = 153.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 446.629 ; gain = 153.297
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/synthesis/sumNb_VIO/sumNb_VIO.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'VIO_i'
Finished Parsing XDC File [c:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/synthesis/sumNb_VIO/sumNb_VIO.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'VIO_i'
Parsing XDC File [C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/src/Arty-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/src/Arty-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/src/Arty-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sumNb_VIO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sumNb_VIO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 775.395 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 775.395 ; gain = 482.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 775.395 ; gain = 482.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for VIO_i. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 775.395 ; gain = 482.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 775.395 ; gain = 482.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sum1b 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 775.395 ; gain = 482.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 775.395 ; gain = 482.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 775.395 ; gain = 482.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 775.395 ; gain = 482.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 775.395 ; gain = 482.062
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 775.395 ; gain = 482.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 775.395 ; gain = 482.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 775.395 ; gain = 482.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 775.395 ; gain = 482.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 775.395 ; gain = 482.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |vio_0_bbox_0 |     1|
|2     |LUT3         |     2|
|3     |LUT5         |     4|
|4     |IBUF         |     1|
+------+-------------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |    16|
|2     |  sumNb_i |sumNb  |     6|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 775.395 ; gain = 482.062
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 775.395 ; gain = 153.297
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 775.395 ; gain = 482.062
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 792.820 ; gain = 508.176
INFO: [Common 17-1381] The checkpoint 'C:/LSE/bimestre_4/fpga/fpga_clp/codigos/sumNb_VIO/synthesis/sumNb_VIO/sumNb_VIO.runs/synth_1/sumNb_VIO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sumNb_VIO_utilization_synth.rpt -pb sumNb_VIO_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 792.820 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Sep 28 12:49:24 2024...
