module my_mux (

input clock,

input resetn,

input select,

input a_in,

input b_in,

output  reg c_out

);


//signals

//start design
 
always @ (posedge clock or negedge resetn)

begin

  if(resetn == 1'b0) begin

    c_out <= 'b0;

   end  

   else begin

    if (select == 1'b0) begin
     
     c_out <= a_in;

    end  
    else begin

     c_out <= b_in;

    end

   end 

end

//end design 
 
endmodule