
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032846    0.032846 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032846 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.017826    0.040004    0.206737    0.239583 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.040004    0.000036    0.239619 v _214_/A (sg13g2_xnor2_1)
     1    0.001845    0.028195    0.060001    0.299620 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.028195    0.000002    0.299622 v _300_/D (sg13g2_dfrbpq_2)
                                              0.299622   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032846    0.032846 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032846 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.282846   clock uncertainty
                                  0.000000    0.282846   clock reconvergence pessimism
                                 -0.029935    0.252911   library hold time
                                              0.252911   data required time
---------------------------------------------------------------------------------------------
                                              0.252911   data required time
                                             -0.299622   data arrival time
---------------------------------------------------------------------------------------------
                                              0.046711   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032699    0.032699 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032699 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003606    0.022005    0.177746    0.210445 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022005    0.000000    0.210446 v fanout79/A (sg13g2_buf_4)
     7    0.035927    0.040738    0.088218    0.298665 v fanout79/X (sg13g2_buf_4)
                                                         net79 (net)
                      0.040739    0.000203    0.298867 v _192_/A (sg13g2_xnor2_1)
     1    0.001970    0.028880    0.060817    0.359685 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.028880    0.000003    0.359688 v _294_/D (sg13g2_dfrbpq_1)
                                              0.359688   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032705    0.032705 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032705 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.282705   clock uncertainty
                                  0.000000    0.282705   clock reconvergence pessimism
                                 -0.030108    0.252597   library hold time
                                              0.252597   data required time
---------------------------------------------------------------------------------------------
                                              0.252597   data required time
                                             -0.359688   data arrival time
---------------------------------------------------------------------------------------------
                                              0.107091   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032699    0.032699 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032699 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003920    0.028367    0.181909    0.214609 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.028367    0.000000    0.214609 ^ fanout79/A (sg13g2_buf_4)
     7    0.037142    0.052028    0.105566    0.320175 ^ fanout79/X (sg13g2_buf_4)
                                                         net79 (net)
                      0.052028    0.000139    0.320315 ^ _128_/A (sg13g2_inv_2)
     5    0.020347    0.042041    0.052602    0.372916 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.042041    0.000003    0.372919 v _293_/D (sg13g2_dfrbpq_1)
                                              0.372919   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032699    0.032699 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032699 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.282699   clock uncertainty
                                  0.000000    0.282699   clock reconvergence pessimism
                                 -0.034290    0.248410   library hold time
                                              0.248410   data required time
---------------------------------------------------------------------------------------------
                                              0.248410   data required time
                                             -0.372919   data arrival time
---------------------------------------------------------------------------------------------
                                              0.124509   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032712    0.032712 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032712 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008141    0.033899    0.188846    0.221558 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033899    0.000027    0.221586 v fanout58/A (sg13g2_buf_4)
     5    0.025581    0.033487    0.086792    0.308378 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.033488    0.000240    0.308618 v _210_/A (sg13g2_xnor2_1)
     1    0.005298    0.046475    0.072499    0.381117 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.046475    0.000004    0.381122 v _211_/B (sg13g2_xnor2_1)
     1    0.001823    0.027257    0.054588    0.435709 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.027257    0.000002    0.435712 v _299_/D (sg13g2_dfrbpq_1)
                                              0.435712   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032855    0.032855 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032855 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.282855   clock uncertainty
                                  0.000000    0.282855   clock reconvergence pessimism
                                 -0.029592    0.253263   library hold time
                                              0.253263   data required time
---------------------------------------------------------------------------------------------
                                              0.253263   data required time
                                             -0.435712   data arrival time
---------------------------------------------------------------------------------------------
                                              0.182449   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032712    0.032712 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032712 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008141    0.033899    0.188846    0.221558 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033899    0.000025    0.221584 v fanout57/A (sg13g2_buf_4)
     8    0.036048    0.041123    0.094043    0.315627 v fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.041123    0.000169    0.315796 v _218_/A1 (sg13g2_o21ai_1)
     1    0.003961    0.049893    0.095947    0.411742 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.049893    0.000013    0.411755 ^ _219_/A (sg13g2_inv_1)
     1    0.002255    0.019554    0.031338    0.443093 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.019554    0.000006    0.443099 v _301_/D (sg13g2_dfrbpq_1)
                                              0.443099   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032712    0.032712 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032712 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.282712   clock uncertainty
                                  0.000000    0.282712   clock reconvergence pessimism
                                 -0.027146    0.255567   library hold time
                                              0.255567   data required time
---------------------------------------------------------------------------------------------
                                              0.255567   data required time
                                             -0.443099   data arrival time
---------------------------------------------------------------------------------------------
                                              0.187532   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032712    0.032712 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032712 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008141    0.033899    0.188846    0.221558 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033899    0.000025    0.221584 v fanout57/A (sg13g2_buf_4)
     8    0.036048    0.041123    0.094043    0.315627 v fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.041123    0.000188    0.315815 v _195_/B (sg13g2_xor2_1)
     2    0.008407    0.043414    0.080175    0.395990 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.043414    0.000002    0.395992 v _196_/B (sg13g2_xor2_1)
     1    0.001757    0.024623    0.051738    0.447731 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024623    0.000002    0.447733 v _295_/D (sg13g2_dfrbpq_1)
                                              0.447733   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032627    0.032627 ^ clk (in)
                                                         clk (net)
                      0.054013    0.000000    0.032627 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.282627   clock uncertainty
                                  0.000000    0.282627   clock reconvergence pessimism
                                 -0.028756    0.253871   library hold time
                                              0.253871   data required time
---------------------------------------------------------------------------------------------
                                              0.253871   data required time
                                             -0.447733   data arrival time
---------------------------------------------------------------------------------------------
                                              0.193862   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032712    0.032712 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032712 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008141    0.033899    0.188846    0.221558 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033899    0.000027    0.221586 v fanout58/A (sg13g2_buf_4)
     5    0.025581    0.033487    0.086792    0.308378 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.033487    0.000082    0.308460 v _199_/B (sg13g2_xnor2_1)
     2    0.008948    0.065683    0.081193    0.389653 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.065683    0.000015    0.389668 v _200_/B (sg13g2_xor2_1)
     1    0.002198    0.025378    0.062266    0.451934 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.025378    0.000005    0.451939 v _296_/D (sg13g2_dfrbpq_1)
                                              0.451939   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032661    0.032661 ^ clk (in)
                                                         clk (net)
                      0.054014    0.000000    0.032661 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.282661   clock uncertainty
                                  0.000000    0.282661   clock reconvergence pessimism
                                 -0.028996    0.253665   library hold time
                                              0.253665   data required time
---------------------------------------------------------------------------------------------
                                              0.253665   data required time
                                             -0.451939   data arrival time
---------------------------------------------------------------------------------------------
                                              0.198274   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032712    0.032712 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032712 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008141    0.033899    0.188846    0.221558 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033899    0.000025    0.221584 v fanout57/A (sg13g2_buf_4)
     8    0.036048    0.041123    0.094043    0.315627 v fanout57/X (sg13g2_buf_4)
                                                         net57 (net)
                      0.041123    0.000154    0.315781 v _202_/B (sg13g2_xor2_1)
     2    0.008909    0.044793    0.082390    0.398171 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.044793    0.000003    0.398174 v _204_/A (sg13g2_xor2_1)
     1    0.001674    0.024139    0.056940    0.455114 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024139    0.000001    0.455115 v _297_/D (sg13g2_dfrbpq_1)
                                              0.455115   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032778    0.032778 ^ clk (in)
                                                         clk (net)
                      0.054017    0.000000    0.032778 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.282778   clock uncertainty
                                  0.000000    0.282778   clock reconvergence pessimism
                                 -0.028602    0.254176   library hold time
                                              0.254176   data required time
---------------------------------------------------------------------------------------------
                                              0.254176   data required time
                                             -0.455115   data arrival time
---------------------------------------------------------------------------------------------
                                              0.200939   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032712    0.032712 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032712 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.008141    0.033899    0.188846    0.221558 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.033899    0.000027    0.221586 v fanout58/A (sg13g2_buf_4)
     5    0.025581    0.033487    0.086792    0.308378 v fanout58/X (sg13g2_buf_4)
                                                         net58 (net)
                      0.033488    0.000225    0.308602 v _206_/B (sg13g2_xnor2_1)
     2    0.009472    0.068539    0.083474    0.392077 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.068539    0.000008    0.392085 v _208_/A (sg13g2_xor2_1)
     1    0.001849    0.024756    0.066643    0.458728 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024756    0.000003    0.458731 v _298_/D (sg13g2_dfrbpq_1)
                                              0.458731   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032812    0.032812 ^ clk (in)
                                                         clk (net)
                      0.054018    0.000000    0.032812 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.282812   clock uncertainty
                                  0.000000    0.282812   clock reconvergence pessimism
                                 -0.028798    0.254014   library hold time
                                              0.254014   data required time
---------------------------------------------------------------------------------------------
                                              0.254014   data required time
                                             -0.458731   data arrival time
---------------------------------------------------------------------------------------------
                                              0.204717   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.008519    0.020987    0.005929    1.005929 v rst (in)
                                                         rst (net)
                      0.020987    0.000000    1.005929 v _292_/A (sg13g2_inv_1)
     1    0.005498    0.030814    0.034215    1.040144 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.030814    0.000008    1.040152 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.040152   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032712    0.032712 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032712 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.282712   clock uncertainty
                                  0.000000    0.282712   clock reconvergence pessimism
                                 -0.099444    0.183268   library removal time
                                              0.183268   data required time
---------------------------------------------------------------------------------------------
                                              0.183268   data required time
                                             -1.040152   data arrival time
---------------------------------------------------------------------------------------------
                                              0.856884   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.008519    0.020987    0.005925    1.005925 v rst (in)
                                                         rst (net)
                      0.020987    0.000000    1.005925 v fanout80/A (sg13g2_buf_4)
     8    0.032021    0.037807    0.085030    1.090955 v fanout80/X (sg13g2_buf_4)
                                                         net80 (net)
                      0.037807    0.000111    1.091066 v _288_/A (sg13g2_inv_1)
     1    0.005131    0.032696    0.038229    1.129295 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.032696    0.000000    1.129296 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.129296   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032778    0.032778 ^ clk (in)
                                                         clk (net)
                      0.054017    0.000000    0.032778 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.282778   clock uncertainty
                                  0.000000    0.282778   clock reconvergence pessimism
                                 -0.100006    0.182773   library removal time
                                              0.182773   data required time
---------------------------------------------------------------------------------------------
                                              0.182773   data required time
                                             -1.129296   data arrival time
---------------------------------------------------------------------------------------------
                                              0.946523   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.008519    0.020987    0.005925    1.005925 v rst (in)
                                                         rst (net)
                      0.020987    0.000000    1.005925 v fanout80/A (sg13g2_buf_4)
     8    0.032021    0.037807    0.085030    1.090955 v fanout80/X (sg13g2_buf_4)
                                                         net80 (net)
                      0.037807    0.000140    1.091095 v _289_/A (sg13g2_inv_1)
     1    0.005194    0.032938    0.038426    1.129521 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.032938    0.000002    1.129523 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.129523   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032812    0.032812 ^ clk (in)
                                                         clk (net)
                      0.054018    0.000000    0.032812 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.282812   clock uncertainty
                                  0.000000    0.282812   clock reconvergence pessimism
                                 -0.100078    0.182734   library removal time
                                              0.182734   data required time
---------------------------------------------------------------------------------------------
                                              0.182734   data required time
                                             -1.129523   data arrival time
---------------------------------------------------------------------------------------------
                                              0.946789   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.008519    0.020987    0.005925    1.005925 v rst (in)
                                                         rst (net)
                      0.020987    0.000000    1.005925 v fanout80/A (sg13g2_buf_4)
     8    0.032021    0.037807    0.085030    1.090955 v fanout80/X (sg13g2_buf_4)
                                                         net80 (net)
                      0.037807    0.000173    1.091128 v _291_/A (sg13g2_inv_1)
     1    0.005229    0.033074    0.038536    1.129663 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.033074    0.000002    1.129665 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              1.129665   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032846    0.032846 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032846 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.282846   clock uncertainty
                                  0.000000    0.282846   clock reconvergence pessimism
                                 -0.100051    0.182795   library removal time
                                              0.182795   data required time
---------------------------------------------------------------------------------------------
                                              0.182795   data required time
                                             -1.129665   data arrival time
---------------------------------------------------------------------------------------------
                                              0.946870   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.008519    0.020987    0.005925    1.005925 v rst (in)
                                                         rst (net)
                      0.020987    0.000000    1.005925 v fanout80/A (sg13g2_buf_4)
     8    0.032021    0.037807    0.085030    1.090955 v fanout80/X (sg13g2_buf_4)
                                                         net80 (net)
                      0.037807    0.000048    1.091003 v _287_/A (sg13g2_inv_1)
     1    0.005207    0.032989    0.038467    1.129470 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.032989    0.000002    1.129472 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.129472   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032661    0.032661 ^ clk (in)
                                                         clk (net)
                      0.054014    0.000000    0.032661 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.282661   clock uncertainty
                                  0.000000    0.282661   clock reconvergence pessimism
                                 -0.100094    0.182568   library removal time
                                              0.182568   data required time
---------------------------------------------------------------------------------------------
                                              0.182568   data required time
                                             -1.129472   data arrival time
---------------------------------------------------------------------------------------------
                                              0.946904   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.008519    0.020987    0.005925    1.005925 v rst (in)
                                                         rst (net)
                      0.020987    0.000000    1.005925 v fanout80/A (sg13g2_buf_4)
     8    0.032021    0.037807    0.085030    1.090955 v fanout80/X (sg13g2_buf_4)
                                                         net80 (net)
                      0.037808    0.000180    1.091135 v _290_/A (sg13g2_inv_1)
     1    0.005236    0.033101    0.038558    1.129692 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.033101    0.000003    1.129695 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              1.129695   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032855    0.032855 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032855 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.282855   clock uncertainty
                                  0.000000    0.282855   clock reconvergence pessimism
                                 -0.100126    0.182729   library removal time
                                              0.182729   data required time
---------------------------------------------------------------------------------------------
                                              0.182729   data required time
                                             -1.129695   data arrival time
---------------------------------------------------------------------------------------------
                                              0.946966   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.008519    0.020987    0.005925    1.005925 v rst (in)
                                                         rst (net)
                      0.020987    0.000000    1.005925 v fanout80/A (sg13g2_buf_4)
     8    0.032021    0.037807    0.085030    1.090955 v fanout80/X (sg13g2_buf_4)
                                                         net80 (net)
                      0.037807    0.000108    1.091064 v _286_/A (sg13g2_inv_1)
     1    0.005203    0.032973    0.038454    1.129518 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.032973    0.000002    1.129520 ^ _295_/RESET_B (sg13g2_dfrbpq_1)
                                              1.129520   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032627    0.032627 ^ clk (in)
                                                         clk (net)
                      0.054013    0.000000    0.032627 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.282627   clock uncertainty
                                  0.000000    0.282627   clock reconvergence pessimism
                                 -0.100089    0.182538   library removal time
                                              0.182538   data required time
---------------------------------------------------------------------------------------------
                                              0.182538   data required time
                                             -1.129520   data arrival time
---------------------------------------------------------------------------------------------
                                              0.946981   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.008519    0.020987    0.005925    1.005925 v rst (in)
                                                         rst (net)
                      0.020987    0.000000    1.005925 v fanout80/A (sg13g2_buf_4)
     8    0.032021    0.037807    0.085030    1.090955 v fanout80/X (sg13g2_buf_4)
                                                         net80 (net)
                      0.037807    0.000177    1.091132 v _285_/A (sg13g2_inv_1)
     1    0.005286    0.033290    0.038711    1.129844 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.033290    0.000004    1.129847 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.129847   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032705    0.032705 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032705 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.282705   clock uncertainty
                                  0.000000    0.282705   clock reconvergence pessimism
                                 -0.100183    0.182522   library removal time
                                              0.182522   data required time
---------------------------------------------------------------------------------------------
                                              0.182522   data required time
                                             -1.129847   data arrival time
---------------------------------------------------------------------------------------------
                                              0.947326   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.008519    0.020987    0.005925    1.005925 v rst (in)
                                                         rst (net)
                      0.020987    0.000000    1.005925 v fanout80/A (sg13g2_buf_4)
     8    0.032021    0.037807    0.085030    1.090955 v fanout80/X (sg13g2_buf_4)
                                                         net80 (net)
                      0.037807    0.000170    1.091125 v _129_/A (sg13g2_inv_1)
     1    0.005515    0.034175    0.039429    1.130554 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.034175    0.000008    1.130562 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.130562   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032699    0.032699 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032699 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.282699   clock uncertainty
                                  0.000000    0.282699   clock reconvergence pessimism
                                 -0.100447    0.182252   library removal time
                                              0.182252   data required time
---------------------------------------------------------------------------------------------
                                              0.182252   data required time
                                             -1.130562   data arrival time
---------------------------------------------------------------------------------------------
                                              0.948310   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032846    0.032846 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032846 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.017826    0.040004    0.206737    0.239583 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.040004    0.000062    0.239645 v sign (out)
                                              0.239645   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.239645   data arrival time
---------------------------------------------------------------------------------------------
                                              0.989645   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032846    0.032846 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032846 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.017826    0.040004    0.206737    0.239583 v _300_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.040004    0.000025    0.239608 v _127_/A (sg13g2_inv_1)
     1    0.008129    0.043303    0.048327    0.287935 ^ _127_/Y (sg13g2_inv_1)
                                                         signB (net)
                      0.043303    0.000056    0.287990 ^ signB (out)
                                              0.287990   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.287990   data arrival time
---------------------------------------------------------------------------------------------
                                              1.037990   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032855    0.032855 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032855 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003132    0.024784    0.179604    0.212459 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024784    0.000009    0.212468 ^ fanout62/A (sg13g2_buf_1)
     4    0.016833    0.076132    0.098705    0.311173 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.076132    0.000087    0.311260 ^ _281_/A (sg13g2_nor2_1)
     1    0.010166    0.041614    0.071685    0.382945 v _281_/Y (sg13g2_nor2_1)
                                                         sine_out[8] (net)
                      0.041614    0.000123    0.383068 v sine_out[8] (out)
                                              0.383068   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.383068   data arrival time
---------------------------------------------------------------------------------------------
                                              1.133068   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032855    0.032855 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032855 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003073    0.020012    0.176441    0.209296 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020012    0.000009    0.209304 v fanout62/A (sg13g2_buf_1)
     4    0.015948    0.057502    0.090089    0.299394 v fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.057502    0.000045    0.299438 v fanout61/A (sg13g2_buf_4)
     8    0.036853    0.042267    0.106062    0.405500 v fanout61/X (sg13g2_buf_4)
                                                         net61 (net)
                      0.042267    0.000249    0.405749 v _170_/A (sg13g2_nand2_2)
     1    0.012212    0.037500    0.044001    0.449750 ^ _170_/Y (sg13g2_nand2_2)
                                                         sine_out[24] (net)
                      0.037501    0.000210    0.449960 ^ sine_out[24] (out)
                                              0.449960   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.449960   data arrival time
---------------------------------------------------------------------------------------------
                                              1.199960   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032855    0.032855 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032855 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003073    0.020012    0.176441    0.209296 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020012    0.000009    0.209304 v fanout62/A (sg13g2_buf_1)
     4    0.015948    0.057502    0.090089    0.299394 v fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.057502    0.000045    0.299438 v fanout61/A (sg13g2_buf_4)
     8    0.036853    0.042267    0.106062    0.405500 v fanout61/X (sg13g2_buf_4)
                                                         net61 (net)
                      0.042267    0.000252    0.405753 v _172_/A (sg13g2_nand2_2)
     1    0.012607    0.038239    0.044628    0.450381 ^ _172_/Y (sg13g2_nand2_2)
                                                         sine_out[25] (net)
                      0.038255    0.000229    0.450609 ^ sine_out[25] (out)
                                              0.450609   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.450609   data arrival time
---------------------------------------------------------------------------------------------
                                              1.200609   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032627    0.032627 ^ clk (in)
                                                         clk (net)
                      0.054013    0.000000    0.032627 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.008944    0.046050    0.196584    0.229211 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046050    0.000033    0.229244 ^ fanout74/A (sg13g2_buf_4)
     8    0.042325    0.057466    0.119248    0.348492 ^ fanout74/X (sg13g2_buf_4)
                                                         net74 (net)
                      0.057470    0.000512    0.349004 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.013022    0.087916    0.112850    0.461854 v _187_/Y (sg13g2_o21ai_1)
                                                         sine_out[31] (net)
                      0.087917    0.000243    0.462097 v sine_out[31] (out)
                                              0.462097   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.462097   data arrival time
---------------------------------------------------------------------------------------------
                                              1.212097   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032855    0.032855 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032855 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003073    0.020012    0.176441    0.209296 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020012    0.000009    0.209304 v fanout62/A (sg13g2_buf_1)
     4    0.015948    0.057502    0.090089    0.299394 v fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.057502    0.000045    0.299438 v fanout61/A (sg13g2_buf_4)
     8    0.036853    0.042267    0.106062    0.405500 v fanout61/X (sg13g2_buf_4)
                                                         net61 (net)
                      0.042267    0.000100    0.405601 v _180_/A (sg13g2_nand2_1)
     1    0.010053    0.052808    0.057609    0.463209 ^ _180_/Y (sg13g2_nand2_1)
                                                         sine_out[28] (net)
                      0.052808    0.000118    0.463328 ^ sine_out[28] (out)
                                              0.463328   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.463328   data arrival time
---------------------------------------------------------------------------------------------
                                              1.213328   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032855    0.032855 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032855 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003073    0.020012    0.176441    0.209296 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020012    0.000009    0.209304 v fanout62/A (sg13g2_buf_1)
     4    0.015948    0.057502    0.090089    0.299394 v fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.057502    0.000045    0.299438 v fanout61/A (sg13g2_buf_4)
     8    0.036853    0.042267    0.106062    0.405500 v fanout61/X (sg13g2_buf_4)
                                                         net61 (net)
                      0.042267    0.000110    0.405610 v _175_/A (sg13g2_nand2_1)
     1    0.010571    0.054811    0.059235    0.464845 ^ _175_/Y (sg13g2_nand2_1)
                                                         sine_out[26] (net)
                      0.054812    0.000135    0.464980 ^ sine_out[26] (out)
                                              0.464980   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.464980   data arrival time
---------------------------------------------------------------------------------------------
                                              1.214980   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032855    0.032855 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032855 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003073    0.020012    0.176441    0.209296 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020012    0.000009    0.209304 v fanout62/A (sg13g2_buf_1)
     4    0.015948    0.057502    0.090089    0.299394 v fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.057502    0.000045    0.299438 v fanout61/A (sg13g2_buf_4)
     8    0.036853    0.042267    0.106062    0.405500 v fanout61/X (sg13g2_buf_4)
                                                         net61 (net)
                      0.042267    0.000094    0.405595 v _176_/B1 (sg13g2_o21ai_1)
     1    0.009873    0.060865    0.066488    0.472082 ^ _176_/Y (sg13g2_o21ai_1)
                                                         sine_out[27] (net)
                      0.060865    0.000110    0.472193 ^ sine_out[27] (out)
                                              0.472193   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.472193   data arrival time
---------------------------------------------------------------------------------------------
                                              1.222193   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032855    0.032855 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032855 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003073    0.020012    0.176441    0.209296 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020012    0.000009    0.209304 v fanout62/A (sg13g2_buf_1)
     4    0.015948    0.057502    0.090089    0.299394 v fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.057502    0.000065    0.299459 v fanout60/A (sg13g2_buf_4)
     8    0.030328    0.037508    0.101533    0.400991 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.037508    0.000107    0.401099 v _162_/B1 (sg13g2_a21oi_1)
     1    0.009217    0.070915    0.071713    0.472811 ^ _162_/Y (sg13g2_a21oi_1)
                                                         sine_out[20] (net)
                      0.070915    0.000089    0.472900 ^ sine_out[20] (out)
                                              0.472900   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.472900   data arrival time
---------------------------------------------------------------------------------------------
                                              1.222900   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032855    0.032855 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032855 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003073    0.020012    0.176441    0.209296 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020012    0.000009    0.209304 v fanout62/A (sg13g2_buf_1)
     4    0.015948    0.057502    0.090089    0.299394 v fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.057502    0.000065    0.299459 v fanout60/A (sg13g2_buf_4)
     8    0.030328    0.037508    0.101533    0.400991 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.037508    0.000103    0.401094 v _164_/B1 (sg13g2_a21oi_1)
     1    0.009323    0.071537    0.072196    0.473289 ^ _164_/Y (sg13g2_a21oi_1)
                                                         sine_out[21] (net)
                      0.071537    0.000092    0.473382 ^ sine_out[21] (out)
                                              0.473382   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.473382   data arrival time
---------------------------------------------------------------------------------------------
                                              1.223382   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032855    0.032855 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032855 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003073    0.020012    0.176441    0.209296 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020012    0.000009    0.209304 v fanout62/A (sg13g2_buf_1)
     4    0.015948    0.057502    0.090089    0.299394 v fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.057502    0.000065    0.299459 v fanout60/A (sg13g2_buf_4)
     8    0.030328    0.037508    0.101533    0.400991 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.037508    0.000037    0.401028 v _157_/B1 (sg13g2_a21oi_1)
     1    0.009406    0.072020    0.072572    0.473600 ^ _157_/Y (sg13g2_a21oi_1)
                                                         sine_out[18] (net)
                      0.072021    0.000093    0.473693 ^ sine_out[18] (out)
                                              0.473693   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.473693   data arrival time
---------------------------------------------------------------------------------------------
                                              1.223693   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032855    0.032855 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032855 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003073    0.020012    0.176441    0.209296 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020012    0.000009    0.209304 v fanout62/A (sg13g2_buf_1)
     4    0.015948    0.057502    0.090089    0.299394 v fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.057502    0.000065    0.299459 v fanout60/A (sg13g2_buf_4)
     8    0.030328    0.037508    0.101533    0.400991 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.037508    0.000107    0.401099 v _165_/B1 (sg13g2_a21oi_1)
     1    0.009601    0.073165    0.073458    0.474557 ^ _165_/Y (sg13g2_a21oi_1)
                                                         sine_out[22] (net)
                      0.073165    0.000102    0.474659 ^ sine_out[22] (out)
                                              0.474659   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.474659   data arrival time
---------------------------------------------------------------------------------------------
                                              1.224659   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032855    0.032855 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032855 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003073    0.020012    0.176441    0.209296 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020012    0.000009    0.209304 v fanout62/A (sg13g2_buf_1)
     4    0.015948    0.057502    0.090089    0.299394 v fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.057502    0.000065    0.299459 v fanout60/A (sg13g2_buf_4)
     8    0.030328    0.037508    0.101533    0.400991 v fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.037508    0.000158    0.401150 v _167_/A (sg13g2_nor2_2)
     1    0.011103    0.062310    0.075924    0.477074 ^ _167_/Y (sg13g2_nor2_2)
                                                         sine_out[23] (net)
                      0.062310    0.000158    0.477231 ^ sine_out[23] (out)
                                              0.477231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.477231   data arrival time
---------------------------------------------------------------------------------------------
                                              1.227231   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032855    0.032855 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032855 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003073    0.020012    0.176441    0.209296 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020012    0.000009    0.209304 v fanout62/A (sg13g2_buf_1)
     4    0.015948    0.057502    0.090089    0.299394 v fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.057502    0.000087    0.299481 v fanout59/A (sg13g2_buf_4)
     8    0.029502    0.036919    0.100846    0.400326 v fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.036920    0.000298    0.400624 v _148_/B1 (sg13g2_a21oi_1)
     1    0.011299    0.083074    0.080945    0.481570 ^ _148_/Y (sg13g2_a21oi_1)
                                                         sine_out[16] (net)
                      0.083074    0.000169    0.481739 ^ sine_out[16] (out)
                                              0.481739   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.481739   data arrival time
---------------------------------------------------------------------------------------------
                                              1.231739   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032627    0.032627 ^ clk (in)
                                                         clk (net)
                      0.054013    0.000000    0.032627 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.008316    0.034403    0.189270    0.221898 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.034403    0.000033    0.221931 v fanout75/A (sg13g2_buf_4)
     7    0.034769    0.040185    0.093238    0.315169 v fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.040186    0.000293    0.315461 v _215_/C (sg13g2_nand3_1)
     2    0.008502    0.049282    0.062621    0.378082 ^ _215_/Y (sg13g2_nand3_1)
                                                         _041_ (net)
                      0.049282    0.000045    0.378127 ^ _284_/B (sg13g2_and2_1)
     1    0.009527    0.050481    0.109305    0.487432 ^ _284_/X (sg13g2_and2_1)
                                                         sine_out[12] (net)
                      0.050481    0.000099    0.487532 ^ sine_out[12] (out)
                                              0.487532   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.487532   data arrival time
---------------------------------------------------------------------------------------------
                                              1.237532   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032699    0.032699 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032699 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003606    0.022005    0.177746    0.210445 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.022005    0.000000    0.210446 v fanout79/A (sg13g2_buf_4)
     7    0.035927    0.040738    0.088218    0.298665 v fanout79/X (sg13g2_buf_4)
                                                         net79 (net)
                      0.040738    0.000136    0.298800 v _128_/A (sg13g2_inv_2)
     5    0.020584    0.051112    0.053902    0.352703 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.051113    0.000212    0.352914 ^ _138_/A (sg13g2_nor2_1)
     2    0.006968    0.036878    0.052075    0.404989 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.036878    0.000022    0.405011 v _279_/B (sg13g2_nor2_1)
     1    0.008620    0.088438    0.086813    0.491824 ^ _279_/Y (sg13g2_nor2_1)
                                                         sine_out[7] (net)
                      0.088438    0.000068    0.491892 ^ sine_out[7] (out)
                                              0.491892   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.491892   data arrival time
---------------------------------------------------------------------------------------------
                                              1.241892   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032855    0.032855 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032855 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003132    0.024784    0.179604    0.212459 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024784    0.000009    0.212468 ^ fanout62/A (sg13g2_buf_1)
     4    0.016833    0.076132    0.098705    0.311173 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.076132    0.000069    0.311241 ^ fanout60/A (sg13g2_buf_4)
     8    0.031135    0.047858    0.126455    0.437696 ^ fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.047858    0.000120    0.437816 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.008863    0.041567    0.054899    0.492716 v _155_/Y (sg13g2_a221oi_1)
                                                         sine_out[17] (net)
                      0.041567    0.000076    0.492791 v sine_out[17] (out)
                                              0.492791   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.492791   data arrival time
---------------------------------------------------------------------------------------------
                                              1.242791   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032855    0.032855 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032855 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003132    0.024784    0.179604    0.212459 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024784    0.000009    0.212468 ^ fanout62/A (sg13g2_buf_1)
     4    0.016833    0.076132    0.098705    0.311173 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.076132    0.000069    0.311241 ^ fanout60/A (sg13g2_buf_4)
     8    0.031135    0.047858    0.126455    0.437696 ^ fanout60/X (sg13g2_buf_4)
                                                         net60 (net)
                      0.047858    0.000164    0.437860 ^ _160_/A (sg13g2_nor2_1)
     1    0.010748    0.043967    0.060671    0.498531 v _160_/Y (sg13g2_nor2_1)
                                                         sine_out[19] (net)
                      0.043967    0.000143    0.498674 v sine_out[19] (out)
                                              0.498674   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.498674   data arrival time
---------------------------------------------------------------------------------------------
                                              1.248674   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032855    0.032855 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032855 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003073    0.020012    0.176441    0.209296 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.020012    0.000009    0.209304 v fanout62/A (sg13g2_buf_1)
     4    0.015948    0.057502    0.090089    0.299394 v fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.057502    0.000087    0.299481 v fanout59/A (sg13g2_buf_4)
     8    0.029502    0.036919    0.100846    0.400326 v fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.036923    0.000418    0.400744 v _274_/B2 (sg13g2_a22oi_1)
     1    0.010895    0.111507    0.105347    0.506091 ^ _274_/Y (sg13g2_a22oi_1)
                                                         sine_out[1] (net)
                      0.111507    0.000146    0.506237 ^ sine_out[1] (out)
                                              0.506237   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.506237   data arrival time
---------------------------------------------------------------------------------------------
                                              1.256237   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032778    0.032778 ^ clk (in)
                                                         clk (net)
                      0.054017    0.000000    0.032778 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002853    0.019433    0.175900    0.208679 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019433    0.000006    0.208685 v fanout71/A (sg13g2_buf_1)
     4    0.018683    0.065849    0.096503    0.305187 v fanout71/X (sg13g2_buf_1)
                                                         net71 (net)
                      0.065849    0.000219    0.305406 v fanout68/A (sg13g2_buf_4)
     8    0.029033    0.036810    0.104661    0.410067 v fanout68/X (sg13g2_buf_4)
                                                         net68 (net)
                      0.036810    0.000137    0.410204 v _280_/A1 (sg13g2_a21oi_1)
     1    0.008584    0.072921    0.098038    0.508242 ^ _280_/Y (sg13g2_a21oi_1)
                                                         sine_out[9] (net)
                      0.072921    0.000067    0.508309 ^ sine_out[9] (out)
                                              0.508309   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.508309   data arrival time
---------------------------------------------------------------------------------------------
                                              1.258309   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032778    0.032778 ^ clk (in)
                                                         clk (net)
                      0.054017    0.000000    0.032778 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002853    0.019433    0.175900    0.208679 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019433    0.000006    0.208685 v fanout71/A (sg13g2_buf_1)
     4    0.018683    0.065849    0.096503    0.305187 v fanout71/X (sg13g2_buf_1)
                                                         net71 (net)
                      0.065849    0.000219    0.305406 v fanout68/A (sg13g2_buf_4)
     8    0.029033    0.036810    0.104661    0.410067 v fanout68/X (sg13g2_buf_4)
                                                         net68 (net)
                      0.036810    0.000137    0.410204 v _282_/A1 (sg13g2_a21oi_1)
     1    0.008753    0.073869    0.099041    0.509245 ^ _282_/Y (sg13g2_a21oi_1)
                                                         sine_out[10] (net)
                      0.073869    0.000073    0.509318 ^ sine_out[10] (out)
                                              0.509318   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.509318   data arrival time
---------------------------------------------------------------------------------------------
                                              1.259318   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032778    0.032778 ^ clk (in)
                                                         clk (net)
                      0.054017    0.000000    0.032778 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002853    0.019433    0.175900    0.208679 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019433    0.000006    0.208685 v fanout71/A (sg13g2_buf_1)
     4    0.018683    0.065849    0.096503    0.305187 v fanout71/X (sg13g2_buf_1)
                                                         net71 (net)
                      0.065849    0.000219    0.305406 v fanout68/A (sg13g2_buf_4)
     8    0.029033    0.036810    0.104661    0.410067 v fanout68/X (sg13g2_buf_4)
                                                         net68 (net)
                      0.036810    0.000138    0.410205 v _139_/A1 (sg13g2_a21oi_1)
     1    0.009386    0.077464    0.102801    0.513005 ^ _139_/Y (sg13g2_a21oi_1)
                                                         sine_out[13] (net)
                      0.077464    0.000094    0.513099 ^ sine_out[13] (out)
                                              0.513099   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.513099   data arrival time
---------------------------------------------------------------------------------------------
                                              1.263099   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032627    0.032627 ^ clk (in)
                                                         clk (net)
                      0.054013    0.000000    0.032627 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.008944    0.046050    0.196584    0.229211 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046050    0.000036    0.229247 ^ fanout75/A (sg13g2_buf_4)
     7    0.035990    0.051421    0.114001    0.343248 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.051428    0.000638    0.343886 ^ _140_/B (sg13g2_nor2_2)
     5    0.018218    0.041069    0.055765    0.399651 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.041069    0.000011    0.399662 v _144_/A (sg13g2_nand2_1)
     2    0.011187    0.056974    0.060748    0.460410 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.056974    0.000051    0.460460 ^ _212_/B (sg13g2_nor2_2)
     2    0.015723    0.038360    0.053930    0.514390 v _212_/Y (sg13g2_nor2_2)
                                                         sine_out[2] (net)
                      0.038360    0.000157    0.514548 v sine_out[2] (out)
                                              0.514548   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.514548   data arrival time
---------------------------------------------------------------------------------------------
                                              1.264548   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032778    0.032778 ^ clk (in)
                                                         clk (net)
                      0.054017    0.000000    0.032778 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002853    0.019433    0.175900    0.208679 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.019433    0.000006    0.208685 v fanout71/A (sg13g2_buf_1)
     4    0.018683    0.065849    0.096503    0.305187 v fanout71/X (sg13g2_buf_1)
                                                         net71 (net)
                      0.065849    0.000219    0.305406 v fanout68/A (sg13g2_buf_4)
     8    0.029033    0.036810    0.104661    0.410067 v fanout68/X (sg13g2_buf_4)
                                                         net68 (net)
                      0.036810    0.000147    0.410214 v _283_/A1 (sg13g2_a21oi_1)
     1    0.009663    0.079032    0.104443    0.514656 ^ _283_/Y (sg13g2_a21oi_1)
                                                         sine_out[11] (net)
                      0.079033    0.000105    0.514761 ^ sine_out[11] (out)
                                              0.514761   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.514761   data arrival time
---------------------------------------------------------------------------------------------
                                              1.264761   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032627    0.032627 ^ clk (in)
                                                         clk (net)
                      0.054013    0.000000    0.032627 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.008944    0.046050    0.196584    0.229211 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046050    0.000036    0.229247 ^ fanout75/A (sg13g2_buf_4)
     7    0.035990    0.051421    0.114001    0.343248 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.051428    0.000638    0.343886 ^ _140_/B (sg13g2_nor2_2)
     5    0.018218    0.041069    0.055765    0.399651 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.041069    0.000014    0.399664 v _152_/B (sg13g2_nor2_2)
     4    0.015281    0.079201    0.082898    0.482562 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.079201    0.000080    0.482642 ^ _277_/B (sg13g2_nor2_1)
     1    0.008691    0.039453    0.062814    0.545456 v _277_/Y (sg13g2_nor2_1)
                                                         sine_out[5] (net)
                      0.039453    0.000071    0.545527 v sine_out[5] (out)
                                              0.545527   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.545527   data arrival time
---------------------------------------------------------------------------------------------
                                              1.295527   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032627    0.032627 ^ clk (in)
                                                         clk (net)
                      0.054013    0.000000    0.032627 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.008944    0.046050    0.196584    0.229211 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046050    0.000036    0.229247 ^ fanout75/A (sg13g2_buf_4)
     7    0.035990    0.051421    0.114001    0.343248 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.051428    0.000638    0.343886 ^ _140_/B (sg13g2_nor2_2)
     5    0.018218    0.041069    0.055765    0.399651 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.041069    0.000011    0.399662 v _144_/A (sg13g2_nand2_1)
     2    0.011187    0.056974    0.060748    0.460410 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.056974    0.000021    0.460431 ^ _145_/B (sg13g2_nand2_1)
     1    0.010217    0.070421    0.087910    0.548341 v _145_/Y (sg13g2_nand2_1)
                                                         sine_out[14] (net)
                      0.070421    0.000124    0.548465 v sine_out[14] (out)
                                              0.548465   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.548465   data arrival time
---------------------------------------------------------------------------------------------
                                              1.298465   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032627    0.032627 ^ clk (in)
                                                         clk (net)
                      0.054013    0.000000    0.032627 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.008316    0.034403    0.189270    0.221898 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.034403    0.000033    0.221931 v fanout75/A (sg13g2_buf_4)
     7    0.034769    0.040185    0.093238    0.315169 v fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.040195    0.000620    0.315789 v _146_/B1 (sg13g2_o21ai_1)
     4    0.016519    0.093040    0.090355    0.406143 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.093040    0.000022    0.406165 ^ _147_/B (sg13g2_nand2_1)
     2    0.006635    0.056774    0.084938    0.491103 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.056774    0.000020    0.491122 v _149_/B (sg13g2_nand2_1)
     1    0.010952    0.061560    0.071145    0.562267 ^ _149_/Y (sg13g2_nand2_1)
                                                         sine_out[15] (net)
                      0.061582    0.000155    0.562422 ^ sine_out[15] (out)
                                              0.562422   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.562422   data arrival time
---------------------------------------------------------------------------------------------
                                              1.312422   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032778    0.032778 ^ clk (in)
                                                         clk (net)
                      0.054017    0.000000    0.032778 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002911    0.023999    0.178960    0.211738 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.023999    0.000006    0.211744 ^ fanout71/A (sg13g2_buf_1)
     4    0.019684    0.087470    0.106648    0.318392 ^ fanout71/X (sg13g2_buf_1)
                                                         net71 (net)
                      0.087470    0.000179    0.318571 ^ fanout70/A (sg13g2_buf_1)
     5    0.017618    0.080115    0.128143    0.446714 ^ fanout70/X (sg13g2_buf_1)
                                                         net70 (net)
                      0.080115    0.000052    0.446766 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.011852    0.081436    0.116661    0.563427 v _189_/Y (sg13g2_o21ai_1)
                                                         sine_out[32] (net)
                      0.081436    0.000191    0.563618 v sine_out[32] (out)
                                              0.563618   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.563618   data arrival time
---------------------------------------------------------------------------------------------
                                              1.313618   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032627    0.032627 ^ clk (in)
                                                         clk (net)
                      0.054013    0.000000    0.032627 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.008316    0.034403    0.189270    0.221898 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.034403    0.000033    0.221931 v fanout75/A (sg13g2_buf_4)
     7    0.034769    0.040185    0.093238    0.315169 v fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.040190    0.000492    0.315660 v _240_/A (sg13g2_nand2_1)
     3    0.012083    0.060310    0.063203    0.378863 ^ _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.060310    0.000015    0.378878 ^ _241_/B (sg13g2_nand2_1)
     1    0.003117    0.034711    0.057651    0.436530 v _241_/Y (sg13g2_nand2_1)
                                                         _066_ (net)
                      0.034711    0.000003    0.436532 v _242_/C (sg13g2_nand3_1)
     1    0.004223    0.035117    0.047333    0.483865 ^ _242_/Y (sg13g2_nand3_1)
                                                         _067_ (net)
                      0.035117    0.000014    0.483879 ^ _256_/B1 (sg13g2_a22oi_1)
     1    0.012062    0.081457    0.091341    0.575220 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.081458    0.000195    0.575415 v sine_out[0] (out)
                                              0.575415   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.575415   data arrival time
---------------------------------------------------------------------------------------------
                                              1.325415   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032627    0.032627 ^ clk (in)
                                                         clk (net)
                      0.054013    0.000000    0.032627 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.008944    0.046050    0.196584    0.229211 ^ _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.046050    0.000036    0.229247 ^ fanout75/A (sg13g2_buf_4)
     7    0.035990    0.051421    0.114001    0.343248 ^ fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.051429    0.000642    0.343890 ^ _146_/B1 (sg13g2_o21ai_1)
     4    0.015813    0.102570    0.107236    0.451126 v _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.102570    0.000020    0.451146 v _147_/B (sg13g2_nand2_1)
     2    0.007019    0.040001    0.075547    0.526693 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.040001    0.000020    0.526713 ^ _275_/B (sg13g2_nor2_1)
     1    0.008999    0.037664    0.048655    0.575368 v _275_/Y (sg13g2_nor2_1)
                                                         sine_out[3] (net)
                      0.037664    0.000081    0.575449 v sine_out[3] (out)
                                              0.575449   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.575449   data arrival time
---------------------------------------------------------------------------------------------
                                              1.325449   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032627    0.032627 ^ clk (in)
                                                         clk (net)
                      0.054013    0.000000    0.032627 ^ _295_/CLK (sg13g2_dfrbpq_1)
     2    0.008316    0.034403    0.189270    0.221898 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.034403    0.000033    0.221931 v fanout75/A (sg13g2_buf_4)
     7    0.034769    0.040185    0.093238    0.315169 v fanout75/X (sg13g2_buf_4)
                                                         net75 (net)
                      0.040195    0.000620    0.315789 v _146_/B1 (sg13g2_o21ai_1)
     4    0.016519    0.093040    0.090355    0.406143 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.093040    0.000012    0.406155 ^ _185_/B (sg13g2_nor2_2)
     5    0.020970    0.048969    0.080026    0.486181 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.048969    0.000073    0.486254 v _278_/B (sg13g2_nor2_1)
     1    0.008926    0.090888    0.092888    0.579142 ^ _278_/Y (sg13g2_nor2_1)
                                                         sine_out[6] (net)
                      0.090888    0.000078    0.579220 ^ sine_out[6] (out)
                                              0.579220   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.579220   data arrival time
---------------------------------------------------------------------------------------------
                                              1.329220   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032812    0.032812 ^ clk (in)
                                                         clk (net)
                      0.054018    0.000000    0.032812 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002919    0.019606    0.176062    0.208874 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019606    0.000007    0.208881 v fanout66/A (sg13g2_buf_1)
     4    0.017131    0.061108    0.092792    0.301672 v fanout66/X (sg13g2_buf_1)
                                                         net66 (net)
                      0.061108    0.000069    0.301741 v fanout65/A (sg13g2_buf_4)
     8    0.029862    0.037272    0.102945    0.404686 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037272    0.000156    0.404842 v _181_/A (sg13g2_and2_2)
     4    0.013688    0.035350    0.096660    0.501502 v _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.035350    0.000027    0.501529 v _184_/B1 (sg13g2_a21oi_1)
     1    0.011413    0.083528    0.080864    0.582393 ^ _184_/Y (sg13g2_a21oi_1)
                                                         sine_out[29] (net)
                      0.083529    0.000172    0.582565 ^ sine_out[29] (out)
                                              0.582565   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.582565   data arrival time
---------------------------------------------------------------------------------------------
                                              1.332565   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032812    0.032812 ^ clk (in)
                                                         clk (net)
                      0.054018    0.000000    0.032812 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.002919    0.019606    0.176062    0.208874 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.019606    0.000007    0.208881 v fanout66/A (sg13g2_buf_1)
     4    0.017131    0.061108    0.092792    0.301672 v fanout66/X (sg13g2_buf_1)
                                                         net66 (net)
                      0.061108    0.000069    0.301741 v fanout65/A (sg13g2_buf_4)
     8    0.029862    0.037272    0.102945    0.404686 v fanout65/X (sg13g2_buf_4)
                                                         net65 (net)
                      0.037272    0.000156    0.404842 v _181_/A (sg13g2_and2_2)
     4    0.013688    0.035350    0.096660    0.501502 v _181_/X (sg13g2_and2_2)
                                                         _019_ (net)
                      0.035350    0.000023    0.501525 v _186_/B1 (sg13g2_a21oi_1)
     1    0.011604    0.084655    0.081725    0.583250 ^ _186_/Y (sg13g2_a21oi_1)
                                                         sine_out[30] (net)
                      0.084656    0.000180    0.583430 ^ sine_out[30] (out)
                                              0.583430   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.583430   data arrival time
---------------------------------------------------------------------------------------------
                                              1.333430   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032855    0.032855 ^ clk (in)
                                                         clk (net)
                      0.054019    0.000000    0.032855 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.003132    0.024784    0.179604    0.212459 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.024784    0.000009    0.212468 ^ fanout62/A (sg13g2_buf_1)
     4    0.016833    0.076132    0.098705    0.311173 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.076132    0.000091    0.311264 ^ fanout59/A (sg13g2_buf_4)
     8    0.029799    0.046639    0.125250    0.436514 ^ fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.046639    0.000095    0.436609 ^ _130_/B (sg13g2_nor2_1)
     2    0.009702    0.041882    0.053165    0.489774 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.041882    0.000008    0.489783 v _136_/B (sg13g2_nand2b_2)
     4    0.012921    0.038587    0.044869    0.534651 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.038587    0.000013    0.534664 ^ _276_/A (sg13g2_nor2_1)
     1    0.009118    0.040681    0.052398    0.587063 v _276_/Y (sg13g2_nor2_1)
                                                         sine_out[4] (net)
                      0.040681    0.000085    0.587148 v sine_out[4] (out)
                                              0.587148   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.587148   data arrival time
---------------------------------------------------------------------------------------------
                                              1.337148   slack (MET)



