INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_shift_register_scrambler/my_shift_register_scrambler.srcs/sources_1/new/my_shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_shift_register_scrambler/my_shift_register_scrambler.srcs/sources_1/new/my_xor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_xor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_project/my_shift_register_scrambler/my_shift_register_scrambler.srcs/sim_1/new/my_shift_register_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_shift_register_tb
