Running: E:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/newcpu3.0/t_CP_isim_beh.exe -prj E:/newcpu3.0/t_CP_beh.prj work.t_CP work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/newcpu3.0/Reg.v" into library work
Analyzing Verilog file "E:/newcpu3.0/PC.v" into library work
Analyzing Verilog file "E:/newcpu3.0/Muxfa6.v" into library work
Analyzing Verilog file "E:/newcpu3.0/Mux4_32.v" into library work
Analyzing Verilog file "E:/newcpu3.0/Mux2_5.v" into library work
Analyzing Verilog file "E:/newcpu3.0/Mux2_32.v" into library work
Analyzing Verilog file "E:/newcpu3.0/memwb.v" into library work
Analyzing Verilog file "E:/newcpu3.0/IP_ROM.v" into library work
Analyzing Verilog file "E:/newcpu3.0/IP_RAM.v" into library work
Analyzing Verilog file "E:/newcpu3.0/ifid.v" into library work
Analyzing Verilog file "E:/newcpu3.0/idexe.v" into library work
Analyzing Verilog file "E:/newcpu3.0/forS.v" into library work
Analyzing Verilog file "E:/newcpu3.0/forJ.v" into library work
Analyzing Verilog file "E:/newcpu3.0/forBranch.v" into library work
Analyzing Verilog file "E:/newcpu3.0/Extender.v" into library work
Analyzing Verilog file "E:/newcpu3.0/exemem.v" into library work
Analyzing Verilog file "E:/newcpu3.0/ControlUnit.v" into library work
Analyzing Verilog file "E:/newcpu3.0/ALU.v" into library work
Analyzing Verilog file "E:/newcpu3.0/CPU.v" into library work
WARNING:HDLCompiler:751 - "E:/newcpu3.0/CPU.v" Line 28: Redeclaration of ansi port a8R is not allowed
WARNING:HDLCompiler:751 - "E:/newcpu3.0/CPU.v" Line 29: Redeclaration of ansi port a3R is not allowed
WARNING:HDLCompiler:751 - "E:/newcpu3.0/CPU.v" Line 35: Redeclaration of ansi port a5 is not allowed
WARNING:HDLCompiler:751 - "E:/newcpu3.0/CPU.v" Line 37: Redeclaration of ansi port a0 is not allowed
Analyzing Verilog file "E:/newcpu3.0/t_CP.v" into library work
Analyzing Verilog file "E:/xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ControlUnit
Compiling module PC
Compiling module Muxfa6
Compiling module IP_ROM
Compiling module ifid
Compiling module Reg
Compiling module Mux4_5
Compiling module forS
Compiling module Extender
Compiling module forJ
Compiling module idexe
Compiling module Mux4_32
Compiling module ALU
Compiling module forBranch
Compiling module exemem
Compiling module IP_RAM
Compiling module memwb
Compiling module Mux2_32
Compiling module CPU
Compiling module t_CP
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 6 sub-compilation(s) to finish...
Compiled 21 Verilog Units
Built simulation executable E:/newcpu3.0/t_CP_isim_beh.exe
Fuse Memory Usage: 35488 KB
Fuse CPU Usage: 546 ms
