\hypertarget{group___r_c_c_ex___h_s_e___configuration}{}\doxysection{H\+SE Configuration}
\label{group___r_c_c_ex___h_s_e___configuration}\index{HSE Configuration@{HSE Configuration}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___h_s_e___configuration_gafc6bfe4fd172ea49871172fa137b60e0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+P\+R\+E\+D\+I\+V\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+H\+S\+E\+\_\+\+P\+R\+E\+D\+I\+V\+\_\+\+V\+A\+L\+U\+E\+\_\+\+\_\+)~\mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$C\+F\+GR,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cb6bd06fb93eed1e2fe9da0297810a}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+L\+L\+X\+T\+P\+RE}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+H\+S\+E\+\_\+\+P\+R\+E\+D\+I\+V\+\_\+\+V\+A\+L\+U\+E\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Macro to configure the External High Speed oscillator (H\+SE) Predivision factor for P\+LL. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___r_c_c_ex___h_s_e___configuration_ga33799456f6dcbcdb9e66374277083d4c}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+G\+E\+T\+\_\+\+P\+R\+E\+D\+IV}}()~\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{R\+E\+A\+D\+\_\+\+B\+IT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$C\+F\+GR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cb6bd06fb93eed1e2fe9da0297810a}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+L\+L\+X\+T\+P\+RE}})
\begin{DoxyCompactList}\small\item\em Macro to get prediv1 factor for P\+LL. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c_ex___h_s_e___configuration_ga33799456f6dcbcdb9e66374277083d4c}\label{group___r_c_c_ex___h_s_e___configuration_ga33799456f6dcbcdb9e66374277083d4c}} 
\index{HSE Configuration@{HSE Configuration}!\_\_HAL\_RCC\_HSE\_GET\_PREDIV@{\_\_HAL\_RCC\_HSE\_GET\_PREDIV}}
\index{\_\_HAL\_RCC\_HSE\_GET\_PREDIV@{\_\_HAL\_RCC\_HSE\_GET\_PREDIV}!HSE Configuration@{HSE Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSE\_GET\_PREDIV}{\_\_HAL\_RCC\_HSE\_GET\_PREDIV}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+G\+E\+T\+\_\+\+P\+R\+E\+D\+IV(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{R\+E\+A\+D\+\_\+\+B\+IT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$C\+F\+GR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cb6bd06fb93eed1e2fe9da0297810a}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+L\+L\+X\+T\+P\+RE}})}



Macro to get prediv1 factor for P\+LL. 

\mbox{\Hypertarget{group___r_c_c_ex___h_s_e___configuration_gafc6bfe4fd172ea49871172fa137b60e0}\label{group___r_c_c_ex___h_s_e___configuration_gafc6bfe4fd172ea49871172fa137b60e0}} 
\index{HSE Configuration@{HSE Configuration}!\_\_HAL\_RCC\_HSE\_PREDIV\_CONFIG@{\_\_HAL\_RCC\_HSE\_PREDIV\_CONFIG}}
\index{\_\_HAL\_RCC\_HSE\_PREDIV\_CONFIG@{\_\_HAL\_RCC\_HSE\_PREDIV\_CONFIG}!HSE Configuration@{HSE Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_HSE\_PREDIV\_CONFIG}{\_\_HAL\_RCC\_HSE\_PREDIV\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+P\+R\+E\+D\+I\+V\+\_\+\+C\+O\+N\+F\+IG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+H\+S\+E\+\_\+\+P\+R\+E\+D\+I\+V\+\_\+\+V\+A\+L\+U\+E\+\_\+\+\_\+ }\end{DoxyParamCaption})~\mbox{\hyperlink{group___exported__macros_ga6553c99f510c3bab8cc0a91602053247}{M\+O\+D\+I\+F\+Y\+\_\+\+R\+EG}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{R\+CC}}-\/$>$C\+F\+GR,\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cb6bd06fb93eed1e2fe9da0297810a}{R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+P\+L\+L\+X\+T\+P\+RE}}, (uint32\+\_\+t)(\+\_\+\+\_\+\+H\+S\+E\+\_\+\+P\+R\+E\+D\+I\+V\+\_\+\+V\+A\+L\+U\+E\+\_\+\+\_\+))}



Macro to configure the External High Speed oscillator (H\+SE) Predivision factor for P\+LL. 

\begin{DoxyNote}{Note}
Predivision factor can not be changed if P\+LL is used as system clock In this case, you have to select another source of the system clock, disable the P\+LL and then change the H\+SE predivision factor. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em $<$strong$>$\+H\+S\+E\+\_\+\+P\+R\+E\+D\+I\+V\+\_\+\+V\+A\+L\+U\+E$<$/strong$>$} & specifies the division value applied to H\+SE. This parameter must be a number between R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+P\+R\+E\+D\+I\+V\+\_\+\+D\+I\+V1 and R\+C\+C\+\_\+\+H\+S\+E\+\_\+\+P\+R\+E\+D\+I\+V\+\_\+\+D\+I\+V2. \\
\hline
\end{DoxyParams}
