$comment
	File created using the following command:
		vcd file lab8part2.msim.vcd -direction
$end
$date
	Wed Oct 19 19:16:26 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab8part3_vhd_vec_tst $end
$var wire 1 ! d_out [3] $end
$var wire 1 " d_out [2] $end
$var wire 1 # d_out [1] $end
$var wire 1 $ d_out [0] $end
$var wire 1 % hex0 [0] $end
$var wire 1 & hex0 [1] $end
$var wire 1 ' hex0 [2] $end
$var wire 1 ( hex0 [3] $end
$var wire 1 ) hex0 [4] $end
$var wire 1 * hex0 [5] $end
$var wire 1 + hex0 [6] $end
$var wire 1 , hex2 [0] $end
$var wire 1 - hex2 [1] $end
$var wire 1 . hex2 [2] $end
$var wire 1 / hex2 [3] $end
$var wire 1 0 hex2 [4] $end
$var wire 1 1 hex2 [5] $end
$var wire 1 2 hex2 [6] $end
$var wire 1 3 hex4 [0] $end
$var wire 1 4 hex4 [1] $end
$var wire 1 5 hex4 [2] $end
$var wire 1 6 hex4 [3] $end
$var wire 1 7 hex4 [4] $end
$var wire 1 8 hex4 [5] $end
$var wire 1 9 hex4 [6] $end
$var wire 1 : hex5 [0] $end
$var wire 1 ; hex5 [1] $end
$var wire 1 < hex5 [2] $end
$var wire 1 = hex5 [3] $end
$var wire 1 > hex5 [4] $end
$var wire 1 ? hex5 [5] $end
$var wire 1 @ hex5 [6] $end
$var wire 1 A key0 $end
$var wire 1 B sw [9] $end
$var wire 1 C sw [8] $end
$var wire 1 D sw [7] $end
$var wire 1 E sw [6] $end
$var wire 1 F sw [5] $end
$var wire 1 G sw [4] $end
$var wire 1 H sw [3] $end
$var wire 1 I sw [2] $end
$var wire 1 J sw [1] $end
$var wire 1 K sw [0] $end

$scope module i1 $end
$var wire 1 L gnd $end
$var wire 1 M vcc $end
$var wire 1 N unknown $end
$var wire 1 O devoe $end
$var wire 1 P devclrn $end
$var wire 1 Q devpor $end
$var wire 1 R ww_devoe $end
$var wire 1 S ww_devclrn $end
$var wire 1 T ww_devpor $end
$var wire 1 U ww_sw [9] $end
$var wire 1 V ww_sw [8] $end
$var wire 1 W ww_sw [7] $end
$var wire 1 X ww_sw [6] $end
$var wire 1 Y ww_sw [5] $end
$var wire 1 Z ww_sw [4] $end
$var wire 1 [ ww_sw [3] $end
$var wire 1 \ ww_sw [2] $end
$var wire 1 ] ww_sw [1] $end
$var wire 1 ^ ww_sw [0] $end
$var wire 1 _ ww_key0 $end
$var wire 1 ` ww_d_out [3] $end
$var wire 1 a ww_d_out [2] $end
$var wire 1 b ww_d_out [1] $end
$var wire 1 c ww_d_out [0] $end
$var wire 1 d ww_hex5 [0] $end
$var wire 1 e ww_hex5 [1] $end
$var wire 1 f ww_hex5 [2] $end
$var wire 1 g ww_hex5 [3] $end
$var wire 1 h ww_hex5 [4] $end
$var wire 1 i ww_hex5 [5] $end
$var wire 1 j ww_hex5 [6] $end
$var wire 1 k ww_hex4 [0] $end
$var wire 1 l ww_hex4 [1] $end
$var wire 1 m ww_hex4 [2] $end
$var wire 1 n ww_hex4 [3] $end
$var wire 1 o ww_hex4 [4] $end
$var wire 1 p ww_hex4 [5] $end
$var wire 1 q ww_hex4 [6] $end
$var wire 1 r ww_hex2 [0] $end
$var wire 1 s ww_hex2 [1] $end
$var wire 1 t ww_hex2 [2] $end
$var wire 1 u ww_hex2 [3] $end
$var wire 1 v ww_hex2 [4] $end
$var wire 1 w ww_hex2 [5] $end
$var wire 1 x ww_hex2 [6] $end
$var wire 1 y ww_hex0 [0] $end
$var wire 1 z ww_hex0 [1] $end
$var wire 1 { ww_hex0 [2] $end
$var wire 1 | ww_hex0 [3] $end
$var wire 1 } ww_hex0 [4] $end
$var wire 1 ~ ww_hex0 [5] $end
$var wire 1 !! ww_hex0 [6] $end
$var wire 1 "! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [39] $end
$var wire 1 #! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [38] $end
$var wire 1 $! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [37] $end
$var wire 1 %! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [36] $end
$var wire 1 &! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [35] $end
$var wire 1 '! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [34] $end
$var wire 1 (! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [33] $end
$var wire 1 )! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [32] $end
$var wire 1 *! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [31] $end
$var wire 1 +! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [30] $end
$var wire 1 ,! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [29] $end
$var wire 1 -! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [28] $end
$var wire 1 .! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [27] $end
$var wire 1 /! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [26] $end
$var wire 1 0! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [25] $end
$var wire 1 1! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [24] $end
$var wire 1 2! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [23] $end
$var wire 1 3! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [22] $end
$var wire 1 4! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [21] $end
$var wire 1 5! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [20] $end
$var wire 1 6! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 7! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 8! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 9! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 :! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 ;! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 <! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 =! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 >! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 ?! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 @! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 A! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 B! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 C! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 D! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 E! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 F! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 G! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 H! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 I! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 J! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [4] $end
$var wire 1 K! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 L! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 M! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 N! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 O! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [4] $end
$var wire 1 P! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [3] $end
$var wire 1 Q! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [2] $end
$var wire 1 R! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [1] $end
$var wire 1 S! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ [0] $end
$var wire 1 T! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [39] $end
$var wire 1 U! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [38] $end
$var wire 1 V! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [37] $end
$var wire 1 W! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [36] $end
$var wire 1 X! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [35] $end
$var wire 1 Y! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [34] $end
$var wire 1 Z! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [33] $end
$var wire 1 [! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [32] $end
$var wire 1 \! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [31] $end
$var wire 1 ]! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [30] $end
$var wire 1 ^! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [29] $end
$var wire 1 _! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [28] $end
$var wire 1 `! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [27] $end
$var wire 1 a! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [26] $end
$var wire 1 b! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [25] $end
$var wire 1 c! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [24] $end
$var wire 1 d! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [23] $end
$var wire 1 e! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [22] $end
$var wire 1 f! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [21] $end
$var wire 1 g! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [20] $end
$var wire 1 h! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [19] $end
$var wire 1 i! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [18] $end
$var wire 1 j! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [17] $end
$var wire 1 k! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [16] $end
$var wire 1 l! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [15] $end
$var wire 1 m! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [14] $end
$var wire 1 n! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [13] $end
$var wire 1 o! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [12] $end
$var wire 1 p! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [11] $end
$var wire 1 q! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [10] $end
$var wire 1 r! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [9] $end
$var wire 1 s! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [8] $end
$var wire 1 t! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [7] $end
$var wire 1 u! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [6] $end
$var wire 1 v! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [5] $end
$var wire 1 w! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [4] $end
$var wire 1 x! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [3] $end
$var wire 1 y! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [2] $end
$var wire 1 z! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [1] $end
$var wire 1 {! \memory_array_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ [0] $end
$var wire 1 |! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 }! \sw[9]~input_o\ $end
$var wire 1 ~! \key0~input_o\ $end
$var wire 1 !" \key0~inputCLKENA0_outclk\ $end
$var wire 1 "" \sw[0]~input_o\ $end
$var wire 1 #" \sw[4]~input_o\ $end
$var wire 1 $" \sw[5]~input_o\ $end
$var wire 1 %" \sw[6]~input_o\ $end
$var wire 1 &" \sw[7]~input_o\ $end
$var wire 1 '" \sw[8]~input_o\ $end
$var wire 1 (" \sw[1]~input_o\ $end
$var wire 1 )" \sw[2]~input_o\ $end
$var wire 1 *" \sw[3]~input_o\ $end
$var wire 1 +" \memory_array_rtl_0|auto_generated|ram_block1a0~portbdataout\ $end
$var wire 1 ," \memory_array_rtl_0|auto_generated|ram_block1a1\ $end
$var wire 1 -" \memory_array_rtl_0|auto_generated|ram_block1a2\ $end
$var wire 1 ." \memory_array_rtl_0|auto_generated|ram_block1a3\ $end
$var wire 1 /" \h1|hex[5]~0_combout\ $end
$var wire 1 0" \h1|hex[4]~1_combout\ $end
$var wire 1 1" \h1|hex[3]~2_combout\ $end
$var wire 1 2" \h1|hex[2]~3_combout\ $end
$var wire 1 3" \h1|hex[1]~4_combout\ $end
$var wire 1 4" \h1|hex[0]~5_combout\ $end
$var wire 1 5" \h3|hex[5]~0_combout\ $end
$var wire 1 6" \h3|hex[4]~1_combout\ $end
$var wire 1 7" \h3|hex[3]~2_combout\ $end
$var wire 1 8" \h3|hex[2]~3_combout\ $end
$var wire 1 9" \h3|hex[1]~4_combout\ $end
$var wire 1 :" \h3|hex[0]~5_combout\ $end
$var wire 1 ;" \h4|hex[4]~0_combout\ $end
$var wire 1 <" \h4|hex[2]~1_combout\ $end
$var wire 1 =" \h4|hex[1]~2_combout\ $end
$var wire 1 >" \h4|hex[0]~3_combout\ $end
$var wire 1 ?" \h4|hex\ [0] $end
$var wire 1 @" \h4|hex\ [1] $end
$var wire 1 A" \h4|hex\ [2] $end
$var wire 1 B" \h4|hex\ [3] $end
$var wire 1 C" \h4|hex\ [4] $end
$var wire 1 D" \h4|hex\ [5] $end
$var wire 1 E" \h4|hex\ [6] $end
$var wire 1 F" \h3|hex\ [0] $end
$var wire 1 G" \h3|hex\ [1] $end
$var wire 1 H" \h3|hex\ [2] $end
$var wire 1 I" \h3|hex\ [3] $end
$var wire 1 J" \h3|hex\ [4] $end
$var wire 1 K" \h3|hex\ [5] $end
$var wire 1 L" \h3|hex\ [6] $end
$var wire 1 M" \h1|hex\ [0] $end
$var wire 1 N" \h1|hex\ [1] $end
$var wire 1 O" \h1|hex\ [2] $end
$var wire 1 P" \h1|hex\ [3] $end
$var wire 1 Q" \h1|hex\ [4] $end
$var wire 1 R" \h1|hex\ [5] $end
$var wire 1 S" \h1|hex\ [6] $end
$var wire 1 T" \ALT_INV_key0~inputCLKENA0_outclk\ $end
$var wire 1 U" \ALT_INV_sw[0]~input_o\ $end
$var wire 1 V" \ALT_INV_sw[3]~input_o\ $end
$var wire 1 W" \ALT_INV_sw[2]~input_o\ $end
$var wire 1 X" \ALT_INV_sw[1]~input_o\ $end
$var wire 1 Y" \ALT_INV_sw[4]~input_o\ $end
$var wire 1 Z" \ALT_INV_sw[7]~input_o\ $end
$var wire 1 [" \ALT_INV_sw[6]~input_o\ $end
$var wire 1 \" \ALT_INV_sw[5]~input_o\ $end
$var wire 1 ]" \memory_array_rtl_0|auto_generated|ALT_INV_ram_block1a1\ $end
$var wire 1 ^" \memory_array_rtl_0|auto_generated|ALT_INV_ram_block1a2\ $end
$var wire 1 _" \memory_array_rtl_0|auto_generated|ALT_INV_ram_block1a3\ $end
$var wire 1 `" \memory_array_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0A
0L
1M
xN
1O
1P
1Q
1R
1S
1T
0_
x|!
0}!
0~!
0!"
1""
0#"
0$"
0%"
0&"
0'"
0("
1)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
16"
07"
08"
19"
0:"
0;"
0<"
0="
0>"
1T"
0U"
1V"
0W"
1X"
1Y"
1Z"
1["
1\"
1]"
1^"
1_"
1`"
0B
0C
0D
0E
0F
0G
0H
1I
0J
1K
0U
0V
0W
0X
0Y
0Z
0[
1\
0]
1^
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
1j
0k
0l
0m
0n
0o
0p
1q
0r
1s
0t
0u
1v
0w
0x
0y
0z
0{
0|
0}
0~
1!!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
x?"
x@"
xA"
0B"
xC"
0D"
1E"
xF"
xG"
xH"
xI"
xJ"
xK"
0L"
xM"
xN"
xO"
xP"
xQ"
xR"
1S"
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
1G!
0H!
1I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
1+
0,
1-
0.
0/
10
01
02
03
04
05
06
07
08
19
0:
0;
0<
0=
0>
0?
1@
$end
#20000
1A
1_
1~!
1!"
0T"
#30000
1B
1G
1Z
1U
1}!
1#"
0Y"
1S!
1N!
1/"
10"
11"
14"
1k
1n
1o
1p
18
17
16
13
#40000
0A
0_
0~!
0!"
1T"
#50000
0B
0U
0}!
#60000
1A
1_
1~!
1!"
0T"
#80000
0A
0_
0~!
0!"
1T"
#80001
1y!
1{!
1-"
1+"
0`"
0^"
0E"
1;"
1="
1c
1a
1$
1"
1z
1}
0!!
0+
1)
1&
#100000
1A
1_
1~!
1!"
0T"
#110000
1B
1C
1D
1E
1F
0I
1J
0K
0^
1]
0\
1Y
1X
1W
1V
1U
1}!
1'"
1&"
1%"
1$"
0)"
1("
0""
1U"
0X"
1W"
0\"
0["
0Z"
1R!
1Q!
1P!
1O!
1M!
1L!
1K!
1J!
0I!
1H!
0G!
0S"
0/"
00"
12"
13"
04"
15"
06"
18"
09"
1i
1h
1g
1d
1?
1>
1=
1:
0s
1t
0v
1w
0k
1l
1m
0o
0p
0q
11
00
1.
0-
09
08
07
15
14
03
#120000
0A
0_
0~!
0!"
1T"
#120001
0y!
0{!
0-"
0+"
1`"
1^"
1E"
0;"
0="
0c
0a
0$
0"
0z
0}
1!!
1+
0)
0&
#130000
0B
0U
0}!
#140000
1A
1_
1~!
1!"
0T"
#160000
0A
0_
0~!
0!"
1T"
#160001
1z!
1,"
0]"
0E"
1D"
1<"
1b
1#
1{
1~
0!!
0+
1*
1'
#180000
1A
0C
0D
0E
0F
1_
0Y
0X
0W
0V
0'"
0&"
0%"
0$"
1~!
1!"
1\"
1["
1Z"
0R!
0Q!
0P!
0O!
0M!
0L!
0K!
0J!
0T"
1S"
1/"
10"
02"
03"
14"
0i
0h
0g
0d
0?
0>
0=
0:
1k
0l
0m
1o
1p
1q
19
18
17
05
04
13
#200000
0A
0_
0~!
0!"
1T"
#200001
1y!
0z!
1{!
1-"
0,"
1+"
0`"
1]"
0^"
0D"
1;"
0<"
1="
1c
0b
1a
1$
0#
1"
1z
0{
1}
0~
0*
1)
0'
1&
#210000
0G
0Z
0#"
1Y"
0S!
0N!
0/"
00"
01"
04"
0k
0n
0o
0p
08
07
06
03
#220000
1A
1_
1~!
1!"
0T"
#230000
1F
1Y
1$"
0\"
1R!
1M!
0S"
1/"
12"
1m
1p
0q
09
18
15
#240000
0A
0_
0~!
0!"
1T"
#240001
0y!
0{!
0-"
0+"
1`"
1^"
1E"
0;"
0="
0c
0a
0$
0"
0z
0}
1!!
1+
0)
0&
#250000
0F
0Y
0$"
1\"
0R!
0M!
1S"
0/"
02"
0m
0p
1q
19
08
05
#260000
1A
1_
1~!
1!"
0T"
#270000
1I
0J
1K
1^
0]
1\
1)"
0("
1""
0U"
1X"
0W"
1I!
0H!
1G!
05"
16"
08"
19"
1s
0t
1v
0w
01
10
0.
1-
#280000
0A
0_
0~!
0!"
1T"
#300000
1A
1_
1~!
1!"
0T"
#320000
0A
0_
0~!
0!"
1T"
#340000
1A
1_
1~!
1!"
0T"
#360000
0A
0_
0~!
0!"
1T"
#380000
1A
1_
1~!
1!"
0T"
#400000
0A
0_
0~!
0!"
1T"
#420000
1A
1_
1~!
1!"
0T"
#440000
0A
0_
0~!
0!"
1T"
#460000
1A
1_
1~!
1!"
0T"
#480000
0A
0_
0~!
0!"
1T"
#500000
1A
1_
1~!
1!"
0T"
#520000
0A
0_
0~!
0!"
1T"
#540000
1A
1_
1~!
1!"
0T"
#560000
0A
0_
0~!
0!"
1T"
#580000
1A
1_
1~!
1!"
0T"
#600000
0A
0_
0~!
0!"
1T"
#620000
1A
1_
1~!
1!"
0T"
#640000
0A
0_
0~!
0!"
1T"
#660000
1A
1_
1~!
1!"
0T"
#680000
0A
0_
0~!
0!"
1T"
#700000
1A
1_
1~!
1!"
0T"
#720000
0A
0_
0~!
0!"
1T"
#740000
1A
1_
1~!
1!"
0T"
#760000
0A
0_
0~!
0!"
1T"
#780000
1A
1_
1~!
1!"
0T"
#800000
0A
0_
0~!
0!"
1T"
#820000
1A
1_
1~!
1!"
0T"
#840000
0A
0_
0~!
0!"
1T"
#860000
1A
1_
1~!
1!"
0T"
#880000
0A
0_
0~!
0!"
1T"
#900000
1A
1_
1~!
1!"
0T"
#920000
0A
0_
0~!
0!"
1T"
#940000
1A
1_
1~!
1!"
0T"
#960000
0A
0_
0~!
0!"
1T"
#980000
1A
1_
1~!
1!"
0T"
#1000000
