# spram
Inferred Single Port Ram

# Run Simulation
$> make sim

In GTKWave, see module top_tb>top>ebr

The same clock domain/metastability issues are not present in single port ram since there is only one clock domain to work in

