Created by          : Tang Dynasty v6.2.168116
                    : Copyright (c) 2012-2025 Anlogic Inc.
Generated           : Wed Sep 24 23:53:54 2025

Top Model           : top
Device              : EG4S20BG256
Speed               : NA
STA coverage        : 95.16%
Constraint File     : D:/Anlu/2025-Anlogic/td_project/my_project/lab_ex_5_HX4S20_OV5640/top.sdc;
Confidence          : Synthesized
Check Corner        : Both (Slow and Fast)
CRPR Enabled        : Yes
Report Scheme       : 10 end point(s) per path group, 1 path(s) per end point


Check Status
-------------

Corner   | Max      Min     
------------------------------------
Slow     | yes      yes     
Fast     | yes      yes     


Timing Status
--------------------
	SWNS: -5.291ns, STNS: -305.112ns
	HWNS: 0.471ns, HTNS: 0.000ns
	Period Check WNS: 0.000ns


Clock Summary
--------------------

       Clock-Id:       C-Freq       Fanout   Clock-Name
--------------------------------------------------------------------------------
           clk0:      125.000         3210   Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
           clk1:      125.000          730   sys_pll_m0/pll_inst.clkc[0]
           clk2:      125.000          632   Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
           clk3:      125.000          361   phy1_rgmii_rx_clk
           clk4:       66.667          312   video_pll_m0/pll_inst.clkc[0]
           clk5:      333.445           58   video_pll_m0/pll_inst.clkc[1]
           clk6:       50.000           15   clk
           clk7:      125.000            1   Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
           clk8:      125.000            1   sys_pll_m0/pll_inst.clkc[1]
--------------------------------------------------------------------------------

       Name            Type         Rise(ns)   Fall(ns)          C-Period(ns)     C-Freq(MHz)          R-Period(ns)     R-Freq(MHz)         SWNS(ns)   STNS(ns)         HWNS(ns)   HTNS(ns)         Skew(ns)           Fanout        Max-Level        CC-From    CC-To
       clk0           local            0.000      4.000                 8.000         125.000                 8.508         117.536           -0.508    -39.221            0.471      0.000            0.000             3210                8             no       no
       clk1           local            0.000      4.000                 8.000         125.000                12.586          79.453           -2.293    -75.447            0.659      0.000            0.000              730                8             no       no
       clk2           local            0.000      4.000                 8.000         125.000                 6.686         149.566            1.314      0.000            0.661      0.000            0.000              632                5             no       no
       clk3           local            0.000      4.000                 8.000         125.000                 7.274         137.476            0.726      0.000            0.606      0.000            0.000              361                6             no       no
       clk4           local            0.000      7.500                15.000          66.667                31.800          31.447           -1.120     -1.724            0.659      0.000            0.000              312                8             no       no
       clk5           local            0.000      1.499                 2.999         333.445                 2.448         408.497            0.551      0.000            0.674      0.000            0.000               58                1             no       no
       clk6           local            0.000     10.000                20.000          50.000                 4.025         248.447           15.975      0.000            1.096      0.000            0.000               15                3             no       no
       clk7           local            2.000      6.000                 8.000         125.000                 3.764         265.675            1.059      0.000            6.661      0.000            0.000                1                0             no       no
       clk8           local            4.000      0.000                 8.000         125.000                18.582          53.816           -5.291   -188.720            7.364      0.000            0.000                1                1             no       no

Notes
----------
C-Period  :  constraint period
C-Freq    :  constraint freq
R-Period  :  report min period
R-Freq    :  report fmax
CC-From   :  has path(s) from cross-domain clock
CC-To     :  has path(s) to cross-domain clock


*   Clock R-Period data only takes intra-clock timing. SWNS/STNS/HWNS/HTNS take both intra-clock and inter-clock timing.
*   If there is mismatch between R-Period and SWNS, check inter-clock timing of this clock as capture clock.
*   SWNS/STNS/HWNS/HTNS of timing exception (SMCP/SMD) only counted in global Timing Status, not counted in Clock Summary.

Intra clock domain timing
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] -> Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Self
From Clock     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     8.508ns
Fmax           :     117.536MHz

Statistics:
Max            : SWNS     -0.508ns, STNS    -39.221ns,       272 Viol Endpoints,      8570 Total Endpoints,     47706 Paths Analyzed
Min            : HWNS      0.471ns, HTNS      0.000ns,         0 Viol Endpoints,      8570 Total Endpoints,     47706 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.508ns
Begin Point         : Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_w2r_r2_reg[12].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u2_udp_loopback/STATE_reg[0].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.392ns (cell 4.118ns (49%), net 4.274ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=4  LUT5=3  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_w2r_r2_reg[12].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_w2r_r2_reg[12].q
net (fo=5)                              0.737          0.883          net: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/shifter_wr_aempty_R[12],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[0]_syn_1.d
LUT4                                    0.408    f     1.291       1  pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[0]_syn_1.o
net (fo=2)                              0.600          1.891          net: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[9],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[0]_syn_2.a
LUT5                                    0.424    f     2.315       2  pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[0]_syn_2.o
net (fo=3)                              0.651          2.966          net: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[5],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[1]_syn_1.a
LUT5                                    0.424    f     3.390       3  pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[1]_syn_1.o
net (fo=1)                              0.562          3.952          net: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[1],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sub0_syn_83.a[0]
ADDER                                   0.706    f     4.658       4  pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sub0_syn_83.fco
net (fo=1)                              0.000          4.658          net: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sub0_syn_55,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sub0_syn_86.fci
ADDER                                   0.355    f     5.013       5  pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sub0_syn_86.f[1]
net (fo=1)                              0.562          5.575          net: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo_data_cnt[4],  ../../src/udp/udp_loopback.v(43)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/lt0_syn_50.b[1]
ADDER                                   0.539    f     6.114       6  pin: Led_TOP_u0/u2_udp_loopback/lt0_syn_50.fco
net (fo=1)                              0.000          6.114          net: Led_TOP_u0/u2_udp_loopback/lt0_syn_13,  ../../src/udp/udp_loopback.v(117)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/lt0_syn_53.fci
ADDER                                   0.073    f     6.187          pin: Led_TOP_u0/u2_udp_loopback/lt0_syn_53.fco
net (fo=1)                              0.000          6.187          net: Led_TOP_u0/u2_udp_loopback/lt0_syn_17,  ../../src/udp/udp_loopback.v(117)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/lt0_syn_56.fci
ADDER                                   0.073    f     6.260          pin: Led_TOP_u0/u2_udp_loopback/lt0_syn_56.fco
net (fo=1)                              0.000          6.260          net: Led_TOP_u0/u2_udp_loopback/lt0_syn_21,  ../../src/udp/udp_loopback.v(117)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/lt0_syn_59.fci
ADDER                                   0.073    f     6.333          pin: Led_TOP_u0/u2_udp_loopback/lt0_syn_59.fco
net (fo=1)                              0.000          6.333          net: Led_TOP_u0/u2_udp_loopback/lt0_syn_25,  ../../src/udp/udp_loopback.v(117)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/lt0_syn_62.fci
ADDER                                   0.355    f     6.688       7  pin: Led_TOP_u0/u2_udp_loopback/lt0_syn_62.f[1]
net (fo=2)                              0.600          7.288          net: Led_TOP_u0/u2_udp_loopback/STATE_b4_n2,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/mux10_syn_40.a
LUT5                                    0.424    f     7.712       8  pin: Led_TOP_u0/u2_udp_loopback/mux10_syn_40.o
net (fo=1)                              0.562          8.274          net: Led_TOP_u0/u2_udp_loopback/mux10_syn_18,  ../../src/udp/udp_loopback.v(114)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/STATE_reg[0].d
SEQ (reg)                               0.118    f     8.392          net: Led_TOP_u0/u2_udp_loopback/STATE_reg_syn_1[0],  ../../src/udp/udp_loopback.v(105)
--------------------------------------------------------------------  ---------------
Arrival                                                8.392               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/STATE_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.508               

Slack               : -0.508ns
Begin Point         : Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_w2r_r2_reg[12].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u2_udp_loopback/STATE_reg[1].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.392ns (cell 4.118ns (49%), net 4.274ns (51%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=4  LUT5=3  LUT4=1 )
Max Fanout          : 5
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_w2r_r2_reg[12].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sync_w2r_r2_reg[12].q
net (fo=5)                              0.737          0.883          net: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/shifter_wr_aempty_R[12],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[0]_syn_1.d
LUT4                                    0.408    f     1.291       1  pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[0]_syn_1.o
net (fo=2)                              0.600          1.891          net: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[9],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[0]_syn_2.a
LUT5                                    0.424    f     2.315       2  pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[0]_syn_2.o
net (fo=3)                              0.651          2.966          net: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[5],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[1]_syn_1.a
LUT5                                    0.424    f     3.390       3  pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[1]_syn_1.o
net (fo=1)                              0.562          3.952          net: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/wr_data_empty_R[1],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sub0_syn_83.a[0]
ADDER                                   0.706    f     4.658       4  pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sub0_syn_83.fco
net (fo=1)                              0.000          4.658          net: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sub0_syn_55,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sub0_syn_86.fci
ADDER                                   0.355    f     5.013       5  pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/sub0_syn_86.f[1]
net (fo=1)                              0.562          5.575          net: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo_data_cnt[4],  ../../src/udp/udp_loopback.v(43)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/lt0_syn_50.b[1]
ADDER                                   0.539    f     6.114       6  pin: Led_TOP_u0/u2_udp_loopback/lt0_syn_50.fco
net (fo=1)                              0.000          6.114          net: Led_TOP_u0/u2_udp_loopback/lt0_syn_13,  ../../src/udp/udp_loopback.v(117)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/lt0_syn_53.fci
ADDER                                   0.073    f     6.187          pin: Led_TOP_u0/u2_udp_loopback/lt0_syn_53.fco
net (fo=1)                              0.000          6.187          net: Led_TOP_u0/u2_udp_loopback/lt0_syn_17,  ../../src/udp/udp_loopback.v(117)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/lt0_syn_56.fci
ADDER                                   0.073    f     6.260          pin: Led_TOP_u0/u2_udp_loopback/lt0_syn_56.fco
net (fo=1)                              0.000          6.260          net: Led_TOP_u0/u2_udp_loopback/lt0_syn_21,  ../../src/udp/udp_loopback.v(117)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/lt0_syn_59.fci
ADDER                                   0.073    f     6.333          pin: Led_TOP_u0/u2_udp_loopback/lt0_syn_59.fco
net (fo=1)                              0.000          6.333          net: Led_TOP_u0/u2_udp_loopback/lt0_syn_25,  ../../src/udp/udp_loopback.v(117)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/lt0_syn_62.fci
ADDER                                   0.355    f     6.688       7  pin: Led_TOP_u0/u2_udp_loopback/lt0_syn_62.f[1]
net (fo=2)                              0.600          7.288          net: Led_TOP_u0/u2_udp_loopback/STATE_b4_n2,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/mux2_syn_16.a
LUT5                                    0.424    f     7.712       8  pin: Led_TOP_u0/u2_udp_loopback/mux2_syn_16.o
net (fo=1)                              0.562          8.274          net: Led_TOP_u0/u2_udp_loopback/mux2_syn_11,  ../../src/udp/udp_loopback.v(114)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/STATE_reg[1].d
SEQ (reg)                               0.118    f     8.392          net: Led_TOP_u0/u2_udp_loopback/STATE_reg_syn_1[1],  ../../src/udp/udp_loopback.v(105)
--------------------------------------------------------------------  ---------------
Arrival                                                8.392               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/STATE_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.508               

Slack               : -0.457ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[0].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.341ns (cell 3.773ns (45%), net 4.568ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=3  ADDER=2  LUT4=1  LUT3=1 )
Max Fanout          : 17
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_101.b[0]
ADDER                                   0.836    f     1.679       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_101.fco
net (fo=1)                              0.000          1.679          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_102.fci
ADDER                                   0.132    f     1.811          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_102.fco
net (fo=1)                              0.000          1.811          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_103.fci
ADDER                                   0.453    f     2.264       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_103.fx[1]
net (fo=1)                              0.562          2.826          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_442.a
LUT4                                    0.408    f     3.234       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_442.o
net (fo=1)                              0.562          3.796          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_443,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_444.a
LUT5                                    0.424    f     4.220       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_444.o
net (fo=1)                              0.562          4.782          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_445,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_446.a
LUT5                                    0.424    f     5.206       5  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_446.o
net (fo=3)                              0.651          5.857          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_447,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux33_syn_120.a
LUT5                                    0.424    f     6.281       6  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux33_syn_120.o
net (fo=17)                             0.972          7.253          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux34_syn_385,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux33_syn_121.a
LUT3                                    0.408    f     7.661       7  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux33_syn_121.o
net (fo=1)                              0.562          8.223          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux33_syn_45,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[0].d
SEQ (reg)                               0.118    f     8.341          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg_syn_1[0],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.341               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.457               

Slack               : -0.429ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[0].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.313ns (cell 3.757ns (45%), net 4.556ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  ADDER=2  LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 16
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_101.b[0]
ADDER                                   0.836    f     1.679       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_101.fco
net (fo=1)                              0.000          1.679          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_102.fci
ADDER                                   0.132    f     1.811          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_102.fco
net (fo=1)                              0.000          1.811          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_103.fci
ADDER                                   0.453    f     2.264       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_103.fx[1]
net (fo=1)                              0.562          2.826          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_442.a
LUT4                                    0.408    f     3.234       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_442.o
net (fo=1)                              0.562          3.796          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_443,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_444.a
LUT5                                    0.424    f     4.220       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_444.o
net (fo=1)                              0.562          4.782          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_445,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_446.a
LUT5                                    0.424    f     5.206       5  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_446.o
net (fo=3)                              0.651          5.857          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_447,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[10]_syn_99.a
LUT3                                    0.408    f     6.265       6  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[10]_syn_99.o
net (fo=16)                             0.960          7.225          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[0]_syn_99.a
LUT2                                    0.408    f     7.633       7  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[0]_syn_99.o
net (fo=1)                              0.562          8.195          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[0],  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[0].d
SEQ (reg)                               0.118    f     8.313          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt[0],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.313               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.429               

Slack               : -0.429ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[1].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.313ns (cell 3.757ns (45%), net 4.556ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  ADDER=2  LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 16
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_101.b[0]
ADDER                                   0.836    f     1.679       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_101.fco
net (fo=1)                              0.000          1.679          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_102.fci
ADDER                                   0.132    f     1.811          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_102.fco
net (fo=1)                              0.000          1.811          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_103.fci
ADDER                                   0.453    f     2.264       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_103.fx[1]
net (fo=1)                              0.562          2.826          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_442.a
LUT4                                    0.408    f     3.234       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_442.o
net (fo=1)                              0.562          3.796          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_443,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_444.a
LUT5                                    0.424    f     4.220       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_444.o
net (fo=1)                              0.562          4.782          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_445,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_446.a
LUT5                                    0.424    f     5.206       5  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_446.o
net (fo=3)                              0.651          5.857          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_447,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[10]_syn_99.a
LUT3                                    0.408    f     6.265       6  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[10]_syn_99.o
net (fo=16)                             0.960          7.225          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[1]_syn_99.a
LUT2                                    0.408    f     7.633       7  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[1]_syn_99.o
net (fo=1)                              0.562          8.195          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[1],  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[1].d
SEQ (reg)                               0.118    f     8.313          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt[1],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.313               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.429               

Slack               : -0.429ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[2].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.313ns (cell 3.757ns (45%), net 4.556ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  ADDER=2  LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 16
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_101.b[0]
ADDER                                   0.836    f     1.679       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_101.fco
net (fo=1)                              0.000          1.679          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_102.fci
ADDER                                   0.132    f     1.811          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_102.fco
net (fo=1)                              0.000          1.811          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_103.fci
ADDER                                   0.453    f     2.264       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_103.fx[1]
net (fo=1)                              0.562          2.826          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_442.a
LUT4                                    0.408    f     3.234       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_442.o
net (fo=1)                              0.562          3.796          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_443,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_444.a
LUT5                                    0.424    f     4.220       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_444.o
net (fo=1)                              0.562          4.782          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_445,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_446.a
LUT5                                    0.424    f     5.206       5  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_446.o
net (fo=3)                              0.651          5.857          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_447,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[10]_syn_99.a
LUT3                                    0.408    f     6.265       6  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[10]_syn_99.o
net (fo=16)                             0.960          7.225          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[2]_syn_99.a
LUT2                                    0.408    f     7.633       7  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[2]_syn_99.o
net (fo=1)                              0.562          8.195          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[2],  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[2].d
SEQ (reg)                               0.118    f     8.313          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt[2],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.313               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.429               

Slack               : -0.429ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[3].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.313ns (cell 3.757ns (45%), net 4.556ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  ADDER=2  LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 16
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_101.b[0]
ADDER                                   0.836    f     1.679       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_101.fco
net (fo=1)                              0.000          1.679          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_102.fci
ADDER                                   0.132    f     1.811          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_102.fco
net (fo=1)                              0.000          1.811          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_103.fci
ADDER                                   0.453    f     2.264       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_103.fx[1]
net (fo=1)                              0.562          2.826          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_442.a
LUT4                                    0.408    f     3.234       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_442.o
net (fo=1)                              0.562          3.796          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_443,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_444.a
LUT5                                    0.424    f     4.220       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_444.o
net (fo=1)                              0.562          4.782          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_445,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_446.a
LUT5                                    0.424    f     5.206       5  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_446.o
net (fo=3)                              0.651          5.857          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_447,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[10]_syn_99.a
LUT3                                    0.408    f     6.265       6  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[10]_syn_99.o
net (fo=16)                             0.960          7.225          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[3]_syn_99.a
LUT2                                    0.408    f     7.633       7  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[3]_syn_99.o
net (fo=1)                              0.562          8.195          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[3],  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[3].d
SEQ (reg)                               0.118    f     8.313          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt[3],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.313               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.429               

Slack               : -0.429ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[4].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.313ns (cell 3.757ns (45%), net 4.556ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  ADDER=2  LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 16
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_101.b[0]
ADDER                                   0.836    f     1.679       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_101.fco
net (fo=1)                              0.000          1.679          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_102.fci
ADDER                                   0.132    f     1.811          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_102.fco
net (fo=1)                              0.000          1.811          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_103.fci
ADDER                                   0.453    f     2.264       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_103.fx[1]
net (fo=1)                              0.562          2.826          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_442.a
LUT4                                    0.408    f     3.234       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_442.o
net (fo=1)                              0.562          3.796          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_443,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_444.a
LUT5                                    0.424    f     4.220       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_444.o
net (fo=1)                              0.562          4.782          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_445,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_446.a
LUT5                                    0.424    f     5.206       5  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_446.o
net (fo=3)                              0.651          5.857          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_447,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[10]_syn_99.a
LUT3                                    0.408    f     6.265       6  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[10]_syn_99.o
net (fo=16)                             0.960          7.225          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[4]_syn_99.a
LUT2                                    0.408    f     7.633       7  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[4]_syn_99.o
net (fo=1)                              0.562          8.195          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[4],  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[4].d
SEQ (reg)                               0.118    f     8.313          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt[4],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.313               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.429               

Slack               : -0.429ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[5].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.313ns (cell 3.757ns (45%), net 4.556ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  ADDER=2  LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 16
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_101.b[0]
ADDER                                   0.836    f     1.679       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_101.fco
net (fo=1)                              0.000          1.679          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_102.fci
ADDER                                   0.132    f     1.811          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_102.fco
net (fo=1)                              0.000          1.811          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_103.fci
ADDER                                   0.453    f     2.264       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_103.fx[1]
net (fo=1)                              0.562          2.826          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_442.a
LUT4                                    0.408    f     3.234       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_442.o
net (fo=1)                              0.562          3.796          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_443,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_444.a
LUT5                                    0.424    f     4.220       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_444.o
net (fo=1)                              0.562          4.782          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_445,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_446.a
LUT5                                    0.424    f     5.206       5  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_446.o
net (fo=3)                              0.651          5.857          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_447,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[10]_syn_99.a
LUT3                                    0.408    f     6.265       6  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[10]_syn_99.o
net (fo=16)                             0.960          7.225          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[5]_syn_99.a
LUT2                                    0.408    f     7.633       7  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[5]_syn_99.o
net (fo=1)                              0.562          8.195          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[5],  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[5].d
SEQ (reg)                               0.118    f     8.313          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt[5],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.313               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[5].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.429               

Slack               : -0.429ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[6].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 8.313ns (cell 3.757ns (45%), net 4.556ns (55%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT5=2  ADDER=2  LUT4=1  LUT3=1  LUT2=1 )
Max Fanout          : 16
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length_reg[2].q
net (fo=4)                              0.697          0.843          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/ip_data_length[2],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_101.b[0]
ADDER                                   0.836    f     1.679       1  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_101.fco
net (fo=1)                              0.000          1.679          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_89,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_102.fci
ADDER                                   0.132    f     1.811          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_102.fco
net (fo=1)                              0.000          1.811          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_93,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_103.fci
ADDER                                   0.453    f     2.264       2  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_103.fx[1]
net (fo=1)                              0.562          2.826          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/sub0_syn_2[10],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_442.a
LUT4                                    0.408    f     3.234       3  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_442.o
net (fo=1)                              0.562          3.796          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_443,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_444.a
LUT5                                    0.424    f     4.220       4  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_444.o
net (fo=1)                              0.562          4.782          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_445,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_446.a
LUT5                                    0.424    f     5.206       5  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_446.o
net (fo=3)                              0.651          5.857          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/mux32_syn_447,  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[10]_syn_99.a
LUT3                                    0.408    f     6.265       6  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[10]_syn_99.o
net (fo=16)                             0.960          7.225          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/STATE_b2_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[6]_syn_99.a
LUT2                                    0.408    f     7.633       7  pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[6]_syn_99.o
net (fo=1)                              0.562          8.195          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_b1[6],  NOFILE(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[6].d
SEQ (reg)                               0.118    f     8.313          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt[6],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.313               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_send_module/trans_data_cnt_reg[6].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.429               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.471ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[0].q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data[0],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[0]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.471ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[4].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.dia[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data_reg[4].q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/ip_receive_module/icmp_packet_process_module/icmp_ping_echo_data[4],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.dia[0]
EMB (reg)                               0.000    f     0.671       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.471               

Slack               : 0.606ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[0].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[2] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[0].q
net (fo=4)                              0.697          0.806          net: Led_TOP_u0/u0_led/app_rx_data[0],  ../../src/led&seg/led.v(3)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.dia[2]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[2].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_4.dia[2] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/udp_layer/udp_receive_module/app_data_out_reg[2].q
net (fo=4)                              0.697          0.806          net: Led_TOP_u0/u0_led/app_rx_data[2],  ../../src/led&seg/led.v(3)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_4.dia[2]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u2_udp_loopback/udp_packet_fifo/u_anlogic_soft_async_fifo/inst_syn_4.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.addra[12] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.q[1]
net (fo=4)                              0.697          0.806          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress[10],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.addra[12]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[12] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress_reg[10]_syn_4.q[1]
net (fo=4)                              0.697          0.806          net: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/wraddress[10],  ../../src/udp/udp_ip_protocol_stack_merge.enc.v(0)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.addra[12]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/ip_layer/icmp_echo_data_fifo/u_anlogic_soft_async_fifo/inst_syn_6.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.dia[7] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: Led_TOP_u0/u6_tx_fifo/wr_data_bram[7],  ../../src/udp/tx_client_fifo.v(75)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.dia[7] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: Led_TOP_u0/u6_tx_fifo/wr_data_bram[7],  ../../src/udp/tx_client_fifo.v(75)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_l/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_1.dia[7] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: Led_TOP_u0/u6_tx_fifo/wr_data_bram[7],  ../../src/udp/tx_client_fifo.v(75)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_1.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.dia[7] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: Led_TOP_u0/u6_tx_fifo/wr_data_bram[7],  ../../src/udp/tx_client_fifo.v(75)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               


----------------------------------------------------------------------------------------------------
Path Group     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Self
From Clock     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     6.686ns
Fmax           :     149.566MHz

Statistics:
Max            : SWNS      1.314ns, STNS      0.000ns,         0 Viol Endpoints,      1118 Total Endpoints,      2575 Paths Analyzed
Min            : HWNS      0.661ns, HTNS      0.000ns,         0 Viol Endpoints,      1118 Total Endpoints,      2575 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.314ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.570ns (cell 2.320ns (35%), net 4.250ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT5=1  LUT3=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg.q
net (fo=12)                             0.904          1.050          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_3.c
LUT4                                    0.408    f     1.458       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_3.o
net (fo=11)                             0.887          2.345          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_4,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_11.a
LUT4                                    0.408    f     2.753       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_11.o
net (fo=2)                              0.600          3.353          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_13.a
LUT5                                    0.424    f     3.777       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_13.o
net (fo=4)                              0.697          4.474          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/mux52_syn_2[10],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_14.a
LUT4                                    0.408    f     4.882       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_14.o
net (fo=2)                              0.600          5.482          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_15,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_3.a
LUT3                                    0.408    f     5.890       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_3.o
net (fo=1)                              0.562          6.452          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13]_syn_2,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13].d
SEQ (reg)                               0.118    f     6.570          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[13],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.570               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[13].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.314               

Slack               : 1.314ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.570ns (cell 2.320ns (35%), net 4.250ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=4  LUT5=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg.q
net (fo=12)                             0.904          1.050          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_3.c
LUT4                                    0.408    f     1.458       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_3.o
net (fo=11)                             0.887          2.345          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_4,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_11.a
LUT4                                    0.408    f     2.753       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_11.o
net (fo=2)                              0.600          3.353          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_13.a
LUT5                                    0.424    f     3.777       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_13.o
net (fo=4)                              0.697          4.474          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/mux52_syn_2[10],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_14.a
LUT4                                    0.408    f     4.882       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_14.o
net (fo=2)                              0.600          5.482          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_15,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_16.a
LUT4                                    0.408    f     5.890       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_16.o
net (fo=1)                              0.562          6.452          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_2,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14].d
SEQ (reg)                               0.118    f     6.570          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[14],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.570               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.314               

Slack               : 1.536ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.348ns (cell 2.320ns (36%), net 4.028ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=2  LUT5=1  LUT3=1  LUT2=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg.q
net (fo=12)                             0.904          1.050          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_5.a
LUT2                                    0.408    f     1.458       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_5.o
net (fo=7)                              0.800          2.258          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102__7dkwJRC,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_6.a
LUT4                                    0.408    f     2.666       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_6.o
net (fo=2)                              0.600          3.266          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_BQ0kt7e1,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_9.a
LUT3                                    0.408    f     3.674       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_9.o
net (fo=2)                              0.600          4.274          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_10,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0]_syn_5.a
LUT5                                    0.424    f     4.698       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0]_syn_5.o
net (fo=1)                              0.562          5.260          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0]_syn_6,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0]_syn_7.a
LUT4                                    0.408    f     5.668       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0]_syn_7.o
net (fo=1)                              0.562          6.230          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0]_syn_4,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0].d
SEQ (reg)                               0.118    f     6.348          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_JjCyqwSS,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.348               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.536               

Slack               : 1.552ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.332ns (cell 2.304ns (36%), net 4.028ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=3  LUT3=1  LUT2=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi_reg.q
net (fo=12)                             0.904          1.050          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_b4CvjaAi,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_5.a
LUT2                                    0.408    f     1.458       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_5.o
net (fo=7)                              0.800          2.258          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102__7dkwJRC,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_6.a
LUT4                                    0.408    f     2.666       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_6.o
net (fo=2)                              0.600          3.266          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_BQ0kt7e1,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_9.a
LUT3                                    0.408    f     3.674       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_9.o
net (fo=2)                              0.600          4.274          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_10,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_11.a
LUT4                                    0.408    f     4.682       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_11.o
net (fo=1)                              0.562          5.244          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_13.a
LUT4                                    0.408    f     5.652       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_13.o
net (fo=1)                              0.562          6.214          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2]_syn_4,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2].d
SEQ (reg)                               0.118    f     6.332          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd[2],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                6.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_LOhHHNug_aead6cd6dadd/al102_XVMSYJHd_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.552               

Slack               : 2.019ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_1.clkb (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_reg.d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.865ns (cell 4.179ns (71%), net 1.686ns (29%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT4=2 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_1.clkb
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
EMB (clk2q)                             3.245    f     3.245          pin: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_1.dob[8]
net (fo=1)                              0.562          3.807          net: Led_TOP_u0/u6_tx_fifo/ramgen_u/inst_syn_10,  ../../src/udp/RAMB16_S9_S9.v(45)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_n2_syn_1.a
LUT4                                    0.408    f     4.215       1  pin: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_n2_syn_1.o
net (fo=1)                              0.562          4.777          net: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_n2_syn_2,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_n2_syn_3.c
LUT4                                    0.408    f     5.185       2  pin: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_n2_syn_3.o
net (fo=1)                              0.562          5.747          net: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_n2,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_reg.d
SEQ (reg)                               0.118    f     5.865          net: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe,  ../../src/udp/tx_client_fifo.v(97)
--------------------------------------------------------------------  ---------------
Arrival                                                5.865               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_eof_pipe_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.019               

Slack               : 2.306ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[12].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.578ns (cell 1.928ns (34%), net 3.650ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT5=2  LUT4=2 )
Max Fanout          : 12
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg.q
net (fo=12)                             0.904          1.050          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_3.c
LUT4                                    0.408    f     1.458       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_3.o
net (fo=11)                             0.887          2.345          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_4,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_11.a
LUT4                                    0.408    f     2.753       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_11.o
net (fo=2)                              0.600          3.353          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_13.a
LUT5                                    0.424    f     3.777       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_13.o
net (fo=4)                              0.697          4.474          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/mux52_syn_2[10],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[12]_syn_3.a
LUT5                                    0.424    f     4.898       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[12]_syn_3.o
net (fo=1)                              0.562          5.460          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[12]_syn_2,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[12].d
SEQ (reg)                               0.118    f     5.578          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[12],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.578               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[12].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.306               

Slack               : 2.322ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[10].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.562ns (cell 1.912ns (34%), net 3.650ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT5=1  LUT3=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg.q
net (fo=12)                             0.904          1.050          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_3.c
LUT4                                    0.408    f     1.458       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_3.o
net (fo=11)                             0.887          2.345          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_4,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_11.a
LUT4                                    0.408    f     2.753       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_11.o
net (fo=2)                              0.600          3.353          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_13.a
LUT5                                    0.424    f     3.777       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_13.o
net (fo=4)                              0.697          4.474          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/mux52_syn_2[10],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[10]_syn_3.a
LUT3                                    0.408    f     4.882       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[10]_syn_3.o
net (fo=1)                              0.562          5.444          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[10]_syn_2,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[10].d
SEQ (reg)                               0.118    f     5.562          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[10],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.562               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[10].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.322               

Slack               : 2.322ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.562ns (cell 1.912ns (34%), net 3.650ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=3  LUT5=1 )
Max Fanout          : 12
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd_reg.q
net (fo=12)                             0.904          1.050          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_LOhHHNug_aead6cd6dadd,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_3.c
LUT4                                    0.408    f     1.458       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_3.o
net (fo=11)                             0.887          2.345          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_4,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_11.a
LUT4                                    0.408    f     2.753       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_11.o
net (fo=2)                              0.600          3.353          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_13.a
LUT5                                    0.424    f     3.777       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[14]_syn_13.o
net (fo=4)                              0.697          4.474          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/mux52_syn_2[10],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11]_syn_3.a
LUT4                                    0.408    f     4.882       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11]_syn_3.o
net (fo=1)                              0.562          5.444          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11]_syn_2,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11].d
SEQ (reg)                               0.118    f     5.562          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa[11],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.562               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_6KjBLuws/al102_BrbRRXKu/al102_gR4MUiLa_reg[11].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.322               

Slack               : 2.499ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_state_reg[6].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_addr_reg[0].ce (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.343ns (cell 1.473ns (27%), net 3.870ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 42
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_state_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_state_reg[6].q
net (fo=13)                             0.920          1.066          net: Led_TOP_u0/u6_tx_fifo/rd_state_reg_syn_1[6],  ../../src/udp/tx_client_fifo.v(314)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr[10]_syn_19.e
LUT5                                    0.424    f     1.490       1  pin: Led_TOP_u0/u6_tx_fifo/rd_addr[10]_syn_19.o
net (fo=12)                             0.904          2.394          net: Led_TOP_u0/u6_tx_fifo/sel1_syn_219,  ../../src/udp/tx_client_fifo.v(330)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr[10]_syn_20.a
LUT4                                    0.408    f     2.802       2  pin: Led_TOP_u0/u6_tx_fifo/rd_addr[10]_syn_20.o
net (fo=42)                             1.142          3.944          net: Led_TOP_u0/u6_tx_fifo/rd_en_bram,  ../../src/udp/tx_client_fifo.v(109)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/mux18_syn_34.a
LUT3                                    0.408    f     4.352       3  pin: Led_TOP_u0/u6_tx_fifo/mux18_syn_34.o
net (fo=12)                             0.904          5.256          net: Led_TOP_u0/u6_tx_fifo/mux18_syn_2[0],  ../../src/udp/tx_client_fifo.v(834)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[0].ce
SEQ (reg)                               0.087    r     5.343               
--------------------------------------------------------------------  ---------------
Arrival                                                5.343               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                  2.499               

Slack               : 2.499ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_state_reg[6].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_addr_reg[1].ce (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 5.343ns (cell 1.473ns (27%), net 3.870ns (73%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT5=1  LUT4=1  LUT3=1 )
Max Fanout          : 42
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_state_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_state_reg[6].q
net (fo=13)                             0.920          1.066          net: Led_TOP_u0/u6_tx_fifo/rd_state_reg_syn_1[6],  ../../src/udp/tx_client_fifo.v(314)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr[10]_syn_19.e
LUT5                                    0.424    f     1.490       1  pin: Led_TOP_u0/u6_tx_fifo/rd_addr[10]_syn_19.o
net (fo=12)                             0.904          2.394          net: Led_TOP_u0/u6_tx_fifo/sel1_syn_219,  ../../src/udp/tx_client_fifo.v(330)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr[10]_syn_20.a
LUT4                                    0.408    f     2.802       2  pin: Led_TOP_u0/u6_tx_fifo/rd_addr[10]_syn_20.o
net (fo=42)                             1.142          3.944          net: Led_TOP_u0/u6_tx_fifo/rd_en_bram,  ../../src/udp/tx_client_fifo.v(109)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/mux18_syn_34.a
LUT3                                    0.408    f     4.352       3  pin: Led_TOP_u0/u6_tx_fifo/mux18_syn_34.o
net (fo=12)                             0.904          5.256          net: Led_TOP_u0/u6_tx_fifo/mux18_syn_2[0],  ../../src/udp/tx_client_fifo.v(834)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[1].ce
SEQ (reg)                               0.087    r     5.343               
--------------------------------------------------------------------  ---------------
Arrival                                                5.343               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.158          7.842               
clock uncertainty                       0.000          7.842               
clock pessimism                         0.000          7.842               
--------------------------------------------------------------------  ---------------
Required                                               7.842               
--------------------------------------------------------------------  ---------------
Slack                                                  2.499               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.661ns
Begin Point         : Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_ctl_syn_2.rst (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../src/udp/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_ctl_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_ctl_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.661               

Slack               : 0.661ns
Begin Point         : Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[3]_syn_2.rst (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../src/udp/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[3]_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[3]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.661               

Slack               : 0.661ns
Begin Point         : Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[2]_syn_2.rst (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../src/udp/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.661               

Slack               : 0.661ns
Begin Point         : Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[1]_syn_2.rst (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../src/udp/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.661               

Slack               : 0.661ns
Begin Point         : Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[0]_syn_2.rst (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../src/udp/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_data[0]_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[0]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292          0.292               
clock uncertainty                       0.000          0.292               
clock pessimism                         0.000          0.292               
--------------------------------------------------------------------  ---------------
Required                                               0.292               
--------------------------------------------------------------------  ---------------
Slack                                                  0.661               

Slack               : 0.674ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[3].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[3]_syn_2.do[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[3].q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy[3],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: phy1_rgmii_tx_data[3]_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: phy1_rgmii_tx_data[3]phy1_rgmii_tx_data[3],  ../../src/top.v(35)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[3]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[2]_syn_2.do[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[2].q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy[2],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: phy1_rgmii_tx_data[2]phy1_rgmii_tx_data[2],  ../../src/top.v(35)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[2]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[1].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[1]_syn_2.do[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[1].q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy[1],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: phy1_rgmii_tx_data[1]phy1_rgmii_tx_data[1],  ../../src/top.v(35)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[1]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[0].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_data[0]_syn_2.do[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy_reg[0].q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_hCEWm4Xy[0],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: phy1_rgmii_tx_data[0]_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: phy1_rgmii_tx_data[0]phy1_rgmii_tx_data[0],  ../../src/top.v(35)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: phy1_rgmii_tx_data[0]_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.694ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_mpvBBKel_reg.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_UjAYpMop_reg.d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_mpvBBKel_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_mpvBBKel_reg.q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_mpvBBKel,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_UjAYpMop_reg.d
SEQ (reg)                               0.084    r     0.755          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_UjAYpMop,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_gfc619z4/al102_UjAYpMop_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     sys_pll_m0/pll_inst.clkc[0] -> sys_pll_m0/pll_inst.clkc[0]
Type           :     Self
From Clock     :     sys_pll_m0/pll_inst.clkc[0]
To Clock       :     sys_pll_m0/pll_inst.clkc[0]
Min Period     :     8.393ns
Fmax           :     119.147MHz

Statistics:
Max            : SWNS     -0.393ns, STNS     -2.071ns,         6 Viol Endpoints,       926 Total Endpoints,      1941 Paths Analyzed
Min            : HWNS      0.659ns, HTNS      0.000ns,         0 Viol Endpoints,       926 Total Endpoints,      1941 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -0.393ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg.d (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.277ns (cell 4.430ns (53%), net 3.847ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.651          6.098          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_161.a
LUT5                                    0.424    f     6.522       7  pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_161.o
net (fo=3)                              0.651          7.173          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_4.a
LUT5                                    0.424    f     7.597       8  pin: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_4.o
net (fo=1)                              0.562          8.159          net: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg_syn_3,  ../../src/frame_fifo_read.v(159)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg.d
SEQ (reg)                               0.118    f     8.277          net: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r,  ../../src/frame_fifo_read.v(67)
--------------------------------------------------------------------  ---------------
Arrival                                                8.277               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/App_rd_en_r_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.393               

Slack               : -0.377ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/state_reg[2].d (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.261ns (cell 4.414ns (53%), net 3.847ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.651          6.098          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_161.a
LUT5                                    0.424    f     6.522       7  pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_161.o
net (fo=3)                              0.651          7.173          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_168.a
LUT4                                    0.408    f     7.581       8  pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_168.o
net (fo=1)                              0.562          8.143          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_106,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2].d
SEQ (reg)                               0.118    f     8.261          net: frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[2],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                8.261               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.377               

Slack               : -0.377ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/state_reg[3].d (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.261ns (cell 4.414ns (53%), net 3.847ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.651          6.098          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_161.a
LUT5                                    0.424    f     6.522       7  pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_161.o
net (fo=3)                              0.651          7.173          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_162,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_165.a
LUT4                                    0.408    f     7.581       8  pin: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_165.o
net (fo=1)                              0.562          8.143          net: frame_read_write_m0/frame_fifo_read_m0/sel2_syn_130,  ../../src/frame_fifo_read.v(174)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[3].d
SEQ (reg)                               0.118    f     8.261          net: frame_read_write_m0/frame_fifo_read_m0/state_reg_syn_1[3],  ../../src/frame_fifo_read.v(159)
--------------------------------------------------------------------  ---------------
Arrival                                                8.261               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/state_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.377               

Slack               : -0.326ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg.d (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.210ns (cell 4.414ns (53%), net 3.796ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.651          6.098          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_154.a
LUT4                                    0.408    f     6.506       7  pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_154.o
net (fo=2)                              0.600          7.106          net: frame_read_write_m0/frame_fifo_write_m0/O_wr_busy_n1,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_5.a
LUT5                                    0.424    f     7.530       8  pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_5.o
net (fo=1)                              0.562          8.092          net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg_syn_3,  ../../src/frame_fifo_write.v(146)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg.d
SEQ (reg)                               0.118    f     8.210          net: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r,  ../../src/frame_fifo_write.v(66)
--------------------------------------------------------------------  ---------------
Arrival                                                8.210               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/App_wr_en_r_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.326               

Slack               : -0.310ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/state_reg[3].d (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.194ns (cell 4.398ns (53%), net 3.796ns (47%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT4=2 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.651          6.098          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_154.a
LUT4                                    0.408    f     6.506       7  pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_154.o
net (fo=2)                              0.600          7.106          net: frame_read_write_m0/frame_fifo_write_m0/O_wr_busy_n1,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_155.a
LUT4                                    0.408    f     7.514       8  pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_155.o
net (fo=1)                              0.562          8.076          net: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_131,  ../../src/frame_fifo_write.v(163)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[3].d
SEQ (reg)                               0.118    f     8.194          net: frame_read_write_m0/frame_fifo_write_m0/state_reg_syn_1[3],  ../../src/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                8.194               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.310               

Slack               : -0.288ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/frame_fifo_write_m0/state_reg[2].d (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.172ns (cell 4.414ns (54%), net 3.758ns (46%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( ADDER=6  LUT5=1  LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.355    f     1.810       2  pin: frame_read_write_m0/write_buf/sub1_syn_64.f[1]
net (fo=3)                              0.651          2.461          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[2],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.b[1]
ADDER                                   0.770    f     3.231       3  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_127.fco
net (fo=1)                              0.000          3.231          net: frame_read_write_m0/frame_fifo_write_m0/add1_syn_108,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fci
ADDER                                   0.387    f     3.618       4  pin: frame_read_write_m0/frame_fifo_write_m0/add1_syn_128.fx[0]
net (fo=1)                              0.562          4.180          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.b[1]
ADDER                                   0.539    f     4.719       5  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_77.fco
net (fo=1)                              0.000          4.719          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_13,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fci
ADDER                                   0.073    f     4.792          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_80.fco
net (fo=1)                              0.000          4.792          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_17,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fci
ADDER                                   0.073    f     4.865          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_83.fco
net (fo=1)                              0.000          4.865          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_21,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fci
ADDER                                   0.073    f     4.938          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_86.fco
net (fo=1)                              0.000          4.938          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_25,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fci
ADDER                                   0.073    f     5.011          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_89.fco
net (fo=1)                              0.000          5.011          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_29,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fci
ADDER                                   0.073    f     5.084          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_92.fco
net (fo=1)                              0.000          5.084          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_33,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fci
ADDER                                   0.073    f     5.157          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_95.fco
net (fo=1)                              0.000          5.157          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_37,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fci
ADDER                                   0.073    f     5.230          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_98.fco
net (fo=1)                              0.000          5.230          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_41,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fci
ADDER                                   0.073    f     5.303          pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_101.fco
net (fo=1)                              0.000          5.303          net: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_45,  ../../src/frame_fifo_write.v(70)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.fci
ADDER                                   0.144    f     5.447       6  pin: frame_read_write_m0/frame_fifo_write_m0/lt2_syn_103.f[0]
net (fo=3)                              0.651          6.098          net: frame_read_write_m0/frame_fifo_write_m0/into_burst_n3,  NOFILE(0)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_159.a
LUT4                                    0.408    f     6.506       7  pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_159.o
net (fo=1)                              0.562          7.068          net: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_160,  ../../src/frame_fifo_write.v(163)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_161.a
LUT5                                    0.424    f     7.492       8  pin: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_161.o
net (fo=1)                              0.562          8.054          net: frame_read_write_m0/frame_fifo_write_m0/sel2_syn_107,  ../../src/frame_fifo_write.v(163)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[2].d
SEQ (reg)                               0.118    f     8.172          net: frame_read_write_m0/frame_fifo_write_m0/state_reg_syn_1[2],  ../../src/frame_fifo_write.v(146)
--------------------------------------------------------------------  ---------------
Arrival                                                8.172               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/state_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.288               

Slack               : 0.908ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[8].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0].d (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.976ns (cell 2.712ns (38%), net 4.264ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT2=4  LUT3=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync_reg[8].q
net (fo=3)                              0.651          0.797          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_sync[8],  ../../al_ip/afifo_32_16_256.v(265)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_1.c
LUT3                                    0.408    f     1.205       1  pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_1.o
net (fo=2)                              0.600          1.805          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[6],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_2.a
LUT2                                    0.408    f     2.213       2  pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_2.o
net (fo=2)                              0.600          2.813          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[5],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_3.a
LUT2                                    0.408    f     3.221       3  pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_3.o
net (fo=3)                              0.651          3.872          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_4.a
LUT3                                    0.408    f     4.280       4  pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_4.o
net (fo=2)                              0.600          4.880          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[2],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_5.a
LUT2                                    0.408    f     5.288       5  pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_5.o
net (fo=2)                              0.600          5.888          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[1],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_6.a
LUT2                                    0.408    f     6.296       6  pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0]_syn_6.o
net (fo=1)                              0.562          6.858          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_b[0],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0].d
SEQ (reg)                               0.118    f     6.976          net: frame_read_write_m0/read_buf/shift_rdaddr[0],  ../../al_ip/afifo_32_16_256.v(57)
--------------------------------------------------------------------  ---------------
Arrival                                                6.976               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/secondary_addr_o_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.908               

Slack               : 0.908ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].d (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.976ns (cell 2.712ns (38%), net 4.264ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT2=4  LUT3=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].q
net (fo=3)                              0.651          0.797          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[8],  ../../al_ip/afifo_16_32_256.v(265)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_1.c
LUT3                                    0.408    f     1.205       1  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_1.o
net (fo=2)                              0.600          1.805          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[6],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_2.a
LUT2                                    0.408    f     2.213       2  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_2.o
net (fo=2)                              0.600          2.813          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[5],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_3.a
LUT2                                    0.408    f     3.221       3  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_3.o
net (fo=3)                              0.651          3.872          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_4.a
LUT3                                    0.408    f     4.280       4  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_4.o
net (fo=2)                              0.600          4.880          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[2],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_5.a
LUT2                                    0.408    f     5.288       5  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_5.o
net (fo=2)                              0.600          5.888          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[1],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_6.a
LUT2                                    0.408    f     6.296       6  pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_6.o
net (fo=1)                              0.562          6.858          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].d
SEQ (reg)                               0.118    f     6.976          net: frame_read_write_m0/write_buf/shift_wraddr[0],  ../../al_ip/afifo_16_32_256.v(58)
--------------------------------------------------------------------  ---------------
Arrival                                                6.976               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.908               

Slack               : 1.720ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addrb[12] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.030ns (cell 2.499ns (41%), net 3.531ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT3=2  ADDER=2  LUT5=1  EMB=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.073    f     1.528          pin: frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.528          net: frame_read_write_m0/write_buf/sub1_syn_42,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER                                   0.073    f     1.601          pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.601          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER                                   0.073    f     1.674          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.674          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER                                   0.355    f     2.029       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.651          2.680          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_3.a
LUT5                                    0.424    f     3.104       3  pin: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_3.o
net (fo=1)                              0.562          3.666          net: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_4,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_5.a
LUT3                                    0.408    f     4.074       4  pin: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_5.o
net (fo=15)                             0.948          5.022          net: frame_read_write_m0/write_buf/rd_en_s,  ../../al_ip/afifo_16_32_256.v(56)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_b[8]_syn_1.a
LUT3                                    0.408    f     5.430       5  pin: frame_read_write_m0/write_buf/rd_addr_b[8]_syn_1.o
net (fo=2)                              0.600          6.030          net: frame_read_write_m0/write_buf/rd_addr_b[8],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.addrb[12]
EMB (reg)                               0.000    f     6.030       6       
--------------------------------------------------------------------  ---------------
Arrival                                                6.030               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_6.clkb
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          7.750               
clock uncertainty                       0.000          7.750               
clock pessimism                         0.000          7.750               
--------------------------------------------------------------------  ---------------
Required                                               7.750               
--------------------------------------------------------------------  ---------------
Slack                                                  1.720               

Slack               : 1.720ns
Begin Point         : frame_read_write_m0/write_buf/rd_addr_reg[0].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addrb[12] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 6.030ns (cell 2.499ns (41%), net 3.531ns (59%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT3=2  ADDER=2  LUT5=1  EMB=1 )
Max Fanout          : 15
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_addr_reg[0].q
net (fo=6)                              0.770          0.916          net: frame_read_write_m0/write_buf/rd_addr[0],  ../../al_ip/afifo_16_32_256.v(54)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_61.b[1]
ADDER                                   0.539    f     1.455       1  pin: frame_read_write_m0/write_buf/sub1_syn_61.fco
net (fo=1)                              0.000          1.455          net: frame_read_write_m0/write_buf/sub1_syn_40,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_64.fci
ADDER                                   0.073    f     1.528          pin: frame_read_write_m0/write_buf/sub1_syn_64.fco
net (fo=1)                              0.000          1.528          net: frame_read_write_m0/write_buf/sub1_syn_42,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_67.fci
ADDER                                   0.073    f     1.601          pin: frame_read_write_m0/write_buf/sub1_syn_67.fco
net (fo=1)                              0.000          1.601          net: frame_read_write_m0/write_buf/sub1_syn_44,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_70.fci
ADDER                                   0.073    f     1.674          pin: frame_read_write_m0/write_buf/sub1_syn_70.fco
net (fo=1)                              0.000          1.674          net: frame_read_write_m0/write_buf/sub1_syn_46,  ../../al_ip/afifo_16_32_256.v(149)
                                                                      pin: frame_read_write_m0/write_buf/sub1_syn_73.fci
ADDER                                   0.355    f     2.029       2  pin: frame_read_write_m0/write_buf/sub1_syn_73.f[1]
net (fo=3)                              0.651          2.680          net: frame_read_write_m0/frame_fifo_write_m0/rdusedw[8],  ../../src/frame_fifo_write.v(38)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_3.a
LUT5                                    0.424    f     3.104       3  pin: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_3.o
net (fo=1)                              0.562          3.666          net: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_4,  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_5.a
LUT3                                    0.408    f     4.074       4  pin: frame_read_write_m0/write_buf/rd_addr_b[7]_syn_5.o
net (fo=15)                             0.948          5.022          net: frame_read_write_m0/write_buf/rd_en_s,  ../../al_ip/afifo_16_32_256.v(56)
                                                                      pin: frame_read_write_m0/write_buf/rd_addr_b[8]_syn_1.a
LUT3                                    0.408    f     5.430       5  pin: frame_read_write_m0/write_buf/rd_addr_b[8]_syn_1.o
net (fo=2)                              0.600          6.030          net: frame_read_write_m0/write_buf/rd_addr_b[8],  NOFILE(0)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.addrb[12]
EMB (reg)                               0.000    f     6.030       6       
--------------------------------------------------------------------  ---------------
Arrival                                                6.030               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/ram_inst/ramread0_syn_25.clkb
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.250          7.750               
clock uncertainty                       0.000          7.750               
clock pessimism                         0.000          7.750               
--------------------------------------------------------------------  ---------------
Required                                               7.750               
--------------------------------------------------------------------  ---------------
Slack                                                  1.720               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.659ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_w_rst0_reg.sr (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.959ns (cell 0.189ns (19%), net 0.770ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770          0.898          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst0_reg.sr
SEQ (reg)                               0.061    f     0.959               
--------------------------------------------------------------------  ---------------
Arrival                                                0.959               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.659               

Slack               : 0.659ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_w_rst1_reg.sr (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.959ns (cell 0.189ns (19%), net 0.770ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770          0.898          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst1_reg.sr
SEQ (reg)                               0.061    f     0.959               
--------------------------------------------------------------------  ---------------
Arrival                                                0.959               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/asy_w_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.659               

Slack               : 0.659ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_r_rst0_reg.sr (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.959ns (cell 0.189ns (19%), net 0.770ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=6)                              0.770          0.898          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst0_reg.sr
SEQ (reg)                               0.061    f     0.959               
--------------------------------------------------------------------  ---------------
Arrival                                                0.959               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.659               

Slack               : 0.659ns
Begin Point         : frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/asy_r_rst1_reg.sr (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.959ns (cell 0.189ns (19%), net 0.770ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr_reg.q
net (fo=6)                              0.770          0.898          net: frame_read_write_m0/frame_fifo_write_m0/fifo_aclr,  ../../src/frame_fifo_write.v(37)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst1_reg.sr
SEQ (reg)                               0.061    f     0.959               
--------------------------------------------------------------------  ---------------
Arrival                                                0.959               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/asy_r_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.659               

Slack               : 0.674ns
Begin Point         : U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[0].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_1.do[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[0].q
net (fo=1)                              0.562          0.671          net: U3/u2_ram/u2_wrrd/app_wr_din_6d[0],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_1.do[0]
PAD (reg)                               0.000    f     0.671          net: dq[0],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_1.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[6].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_2.do[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[6].q
net (fo=1)                              0.562          0.671          net: U3/u2_ram/u2_wrrd/app_wr_din_6d[6],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: dq[6],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[7].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_3.do[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[7].q
net (fo=1)                              0.562          0.671          net: U3/u2_ram/u2_wrrd/app_wr_din_6d[7],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_3.do[0]
PAD (reg)                               0.000    f     0.671          net: dq[7],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_3.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[1].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_7.do[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: U3/u2_ram/u2_wrrd/app_wr_din_6d_reg[1].q
net (fo=1)                              0.562          0.671          net: U3/u2_ram/u2_wrrd/app_wr_din_6d[1],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_7.do[0]
PAD (reg)                               0.000    f     0.671          net: dq[1],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_7.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : U3/u2_ram/u2_wrrd/addr_reg[7].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_13.do[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/addr_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: U3/u2_ram/u2_wrrd/addr_reg[7].q
net (fo=1)                              0.562          0.671          net: U3/u2_ram/u2_wrrd/addr[7],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_13.do[0]
PAD (reg)                               0.000    f     0.671          net: addr[7],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_13.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : U3/u2_ram/u2_wrrd/addr_reg[6].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_14.do[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/addr_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: U3/u2_ram/u2_wrrd/addr_reg[6].q
net (fo=1)                              0.562          0.671          net: U3/u2_ram/u2_wrrd/addr[6],  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_14.do[0]
PAD (reg)                               0.000    f     0.671          net: addr[6],  NOFILE(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_14.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               


----------------------------------------------------------------------------------------------------
Path Group     :     phy1_rgmii_rx_clk -> phy1_rgmii_rx_clk
Type           :     Self
From Clock     :     phy1_rgmii_rx_clk
To Clock       :     phy1_rgmii_rx_clk
Min Period     :     7.274ns
Fmax           :     137.476MHz

Statistics:
Max            : SWNS      0.726ns, STNS      0.000ns,         0 Viol Endpoints,       845 Total Endpoints,      1438 Paths Analyzed
Min            : HWNS      0.606ns, HTNS      0.000ns,         0 Viol Endpoints,       845 Total Endpoints,      1438 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.726ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 7.158ns (cell 2.712ns (37%), net 4.446ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT3=3  LUT4=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=2)                              0.600          1.979          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT3                                    0.408    f     2.387       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=2)                              0.600          2.987          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.a
LUT2                                    0.408    f     3.395       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.o
net (fo=4)                              0.697          4.092          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_13.a
LUT3                                    0.408    f     4.500       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_13.o
net (fo=2)                              0.600          5.100          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_i1_syn_8,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_8.a
LUT3                                    0.408    f     5.508       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_8.o
net (fo=1)                              0.562          6.070          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_10.a
LUT4                                    0.408    f     6.478       6  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_10.o
net (fo=1)                              0.562          7.040          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg_syn_5,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg.d
SEQ (reg)                               0.118    f     7.158          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.158               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.726               

Slack               : 0.726ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 7.158ns (cell 2.712ns (37%), net 4.446ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT3=3  LUT4=2  LUT2=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=2)                              0.600          1.979          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT3                                    0.408    f     2.387       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=2)                              0.600          2.987          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.a
LUT2                                    0.408    f     3.395       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.o
net (fo=4)                              0.697          4.092          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_13.a
LUT3                                    0.408    f     4.500       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_13.o
net (fo=2)                              0.600          5.100          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_FNzCU4pB_i1_syn_8,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_14.a
LUT3                                    0.408    f     5.508       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_14.o
net (fo=1)                              0.562          6.070          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_i1_syn_2,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_15.a
LUT4                                    0.408    f     6.478       6  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_15.o
net (fo=1)                              0.562          7.040          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_5,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg.d
SEQ (reg)                               0.118    f     7.158          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.158               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.726               

Slack               : 1.398ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0].sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 6.415ns (cell 2.272ns (35%), net 4.143ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT3=2  LUT2=2  LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=2)                              0.600          1.979          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT3                                    0.408    f     2.387       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=2)                              0.600          2.987          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.a
LUT2                                    0.408    f     3.395       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.o
net (fo=4)                              0.697          4.092          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.a
LUT3                                    0.408    f     4.500       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.o
net (fo=3)                              0.651          5.151          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     5.559       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=6)                              0.770          6.329          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0].sr
SEQ (reg)                               0.086    r     6.415               
--------------------------------------------------------------------  ---------------
Arrival                                                6.415               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.398               

Slack               : 1.398ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 6.415ns (cell 2.272ns (35%), net 4.143ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT3=2  LUT2=2  LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=2)                              0.600          1.979          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT3                                    0.408    f     2.387       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=2)                              0.600          2.987          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.a
LUT2                                    0.408    f     3.395       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.o
net (fo=4)                              0.697          4.092          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.a
LUT3                                    0.408    f     4.500       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.o
net (fo=3)                              0.651          5.151          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     5.559       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=6)                              0.770          6.329          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2]_syn_4.sr
ADDER (reg)                             0.086    r     6.415               
--------------------------------------------------------------------  ---------------
Arrival                                                6.415               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[2]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.398               

Slack               : 1.398ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 6.415ns (cell 2.272ns (35%), net 4.143ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT3=2  LUT2=2  LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=2)                              0.600          1.979          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT3                                    0.408    f     2.387       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=2)                              0.600          2.987          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.a
LUT2                                    0.408    f     3.395       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.o
net (fo=4)                              0.697          4.092          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.a
LUT3                                    0.408    f     4.500       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.o
net (fo=3)                              0.651          5.151          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     5.559       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=6)                              0.770          6.329          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4]_syn_4.sr
ADDER (reg)                             0.086    r     6.415               
--------------------------------------------------------------------  ---------------
Arrival                                                6.415               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[4]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.398               

Slack               : 1.398ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[6]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 6.415ns (cell 2.272ns (35%), net 4.143ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT3=2  LUT2=2  LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=2)                              0.600          1.979          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT3                                    0.408    f     2.387       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=2)                              0.600          2.987          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.a
LUT2                                    0.408    f     3.395       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.o
net (fo=4)                              0.697          4.092          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.a
LUT3                                    0.408    f     4.500       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.o
net (fo=3)                              0.651          5.151          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     5.559       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=6)                              0.770          6.329          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[6]_syn_4.sr
ADDER (reg)                             0.086    r     6.415               
--------------------------------------------------------------------  ---------------
Arrival                                                6.415               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[6]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.398               

Slack               : 1.398ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 6.415ns (cell 2.272ns (35%), net 4.143ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT3=2  LUT2=2  LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=2)                              0.600          1.979          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT3                                    0.408    f     2.387       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=2)                              0.600          2.987          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.a
LUT2                                    0.408    f     3.395       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.o
net (fo=4)                              0.697          4.092          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.a
LUT3                                    0.408    f     4.500       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.o
net (fo=3)                              0.651          5.151          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     5.559       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=6)                              0.770          6.329          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.sr
ADDER (reg)                             0.086    r     6.415               
--------------------------------------------------------------------  ---------------
Arrival                                                6.415               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[8]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.398               

Slack               : 1.398ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[9]_syn_4.sr (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 6.415ns (cell 2.272ns (35%), net 4.143ns (65%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT3=2  LUT2=2  LUT4=1 )
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_qrpH6pV1_reg.q
net (fo=8)                              0.825          0.971          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_YUh2952y,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.d
LUT4                                    0.408    f     1.379       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_6.o
net (fo=2)                              0.600          1.979          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_7,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.a
LUT3                                    0.408    f     2.387       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_8.o
net (fo=2)                              0.600          2.987          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_9,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.a
LUT2                                    0.408    f     3.395       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_10.o
net (fo=4)                              0.697          4.092          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_f9IuwC_z,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.a
LUT3                                    0.408    f     4.500       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_11.o
net (fo=3)                              0.651          5.151          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_XeYY7GUJ_reg_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.a
LUT2                                    0.408    f     5.559       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_38.o
net (fo=6)                              0.770          6.329          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/mux4_syn_2[9],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[9]_syn_4.sr
ADDER (reg)                             0.086    r     6.415               
--------------------------------------------------------------------  ---------------
Arrival                                                6.415               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_yKqPCjEw/al102_HP1qu49R_reg[9]_syn_4.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  1.398               

Slack               : 1.946ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.938ns (cell 2.304ns (38%), net 3.634ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 5 ( LUT4=5 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R_reg[2].q
net (fo=4)                              0.697          0.843          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_UYd_BhtE/al102_SCxeNf1R[2],  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_1.c
LUT4                                    0.408    f     1.251       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_1.o
net (fo=1)                              0.562          1.813          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_2,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_3.a
LUT4                                    0.408    f     2.221       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_3.o
net (fo=2)                              0.600          2.821          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_4,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_6.a
LUT4                                    0.408    f     3.229       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_6.o
net (fo=3)                              0.651          3.880          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_hTRAnbrn,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_9.b
LUT4                                    0.408    f     4.288       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_9.o
net (fo=1)                              0.562          4.850          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_10,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_11.a
LUT4                                    0.408    f     5.258       5  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5_syn_11.o
net (fo=1)                              0.562          5.820          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_n5,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_reg.d
SEQ (reg)                               0.118    f     5.938          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_CWOYsM5J,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.938               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_HkfeOSG6_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  1.946               

Slack               : 2.005ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_1jUStvGI_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { phy1_rgmii_rx_clk rising@8.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 5.879ns (cell 1.896ns (32%), net 3.983ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 4 ( LUT4=2  LUT3=1  LUT2=1 )
Max Fanout          : 36
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_1jUStvGI_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_0_I1BBbU/al102_1jUStvGI_reg.q
net (fo=8)                              0.825          0.971          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_g1ATwMJP,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_6.b
LUT2                                    0.408    f     1.379       1  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_6.o
net (fo=36)                             1.114          2.493          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_At79pO36,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_7.a
LUT3                                    0.408    f     2.901       2  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_7.o
net (fo=13)                             0.920          3.821          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_BPr5qYlU_i_syn_2,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_11.a
LUT4                                    0.408    f     4.229       3  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_11.o
net (fo=1)                              0.562          4.791          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_12,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_15.a
LUT4                                    0.408    f     5.199       4  pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_15.o
net (fo=1)                              0.562          5.761          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg_syn_5,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg.d
SEQ (reg)                               0.118    f     5.879          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_5pG3Fxfg,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.879               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_tubZOSG6/al102_4mdWKhhV_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  2.005               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.606ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_1.dia[7] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u7_rx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: Led_TOP_u0/u7_rx_fifo/wr_data_bram[7],  ../../src/udp/rx_client_fifo.v(81)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_1.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_11.dia[7] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u7_rx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: Led_TOP_u0/u7_rx_fifo/wr_data_bram[7],  ../../src/udp/rx_client_fifo.v(81)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_11.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_l/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_1.dia[7] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u7_rx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: Led_TOP_u0/u7_rx_fifo/wr_data_bram[7],  ../../src/udp/rx_client_fifo.v(81)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_1.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_1.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.606ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/wr_data_bram_reg[7].clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_11.dia[7] (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.806ns (cell 0.109ns (13%), net 0.697ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/wr_data_bram_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u7_rx_fifo/wr_data_bram_reg[7].q
net (fo=4)                              0.697          0.806          net: Led_TOP_u0/u7_rx_fifo/wr_data_bram[7],  ../../src/udp/rx_client_fifo.v(81)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_11.dia[7]
EMB (reg)                               0.000    f     0.806       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.806               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/ramgen_u/inst_syn_11.clka
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.606               

Slack               : 0.694ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC_reg.q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_MgqyrRPC,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.d
SEQ (reg)                               0.084    r     0.755          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN_reg.q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_qNes26Dr/al102_cFwQjSxN,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.d
SEQ (reg)                               0.084    r     0.755          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS_reg.q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_KtkNKrpS,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg.d
SEQ (reg)                               0.084    r     0.755          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_cFwQjSxN_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD_reg.q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_FcOGvvVD,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe_reg.d
SEQ (reg)                               0.084    r     0.755          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_qi5wPCJe_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_rMF3txoO_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102__aZ9R_sM_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_rMF3txoO_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102_rMF3txoO_reg.q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_3J80Reqk_aead6cd6dadd/al102_BmCJCz9w,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102__aZ9R_sM_reg.d
SEQ (reg)                               0.084    r     0.755          net: Led_TOP_u0/u4_trimac_block/rx_error_frame,  ../../src/udp/temac_block.v(19)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102__aZ9R_sM_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102__7dkwJRC_reg.clk (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_ckfXIT_d_reg.d (rising edge triggered by clock phy1_rgmii_rx_clk  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { phy1_rgmii_rx_clk rising@0.000ns - phy1_rgmii_rx_clk rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102__7dkwJRC_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_f4biXjlA/al102__7dkwJRC_reg.q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_sDbIJ3II,  ../../al_ip/udp/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(0)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_ckfXIT_d_reg.d
SEQ (reg)                               0.084    r     0.755          net: Led_TOP_u0/u4_trimac_block/rx_data_valid,  ../../src/udp/temac_block.v(17)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                T14                 0.000          0.000          pin: phy1_rgmii_rx_clk
hierarchy                               0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.ipad
PAD                                     0.000          0.000          pin: phy1_rgmii_rx_clk_syn_2.di
net (fo=1)                              0.000          0.000          net: phy1_rgmii_rx_clk_dup_1,  ../../src/top.v(30)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/u_LOGIC_BUFG.clko
net (fo=361)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/rx_clk,  ../../src/udp/temac_block.v(14)
                                                                      pin: Led_TOP_u0/u4_trimac_block/trimac_core/mac_core_aead6cd6dadd_Inst/TEMAC_CORE_INST/al102_vfhtA8Nz/al102_jlblKL3I/al102_ckfXIT_d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     video_pll_m0/pll_inst.clkc[0] -> video_pll_m0/pll_inst.clkc[0]
Type           :     Self
From Clock     :     video_pll_m0/pll_inst.clkc[0]
To Clock       :     video_pll_m0/pll_inst.clkc[0]
Min Period     :     9.515ns
Fmax           :     105.097MHz

Statistics:
Max            : SWNS      5.485ns, STNS      0.000ns,         0 Viol Endpoints,       403 Total Endpoints,      1139 Paths Analyzed
Min            : HWNS      0.679ns, HTNS      0.000ns,         0 Viol Endpoints,       403 Total Endpoints,      1139 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.485ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.399ns (cell 3.544ns (37%), net 5.855ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT3=3  LUT2=3  LUT5=1  LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].q
net (fo=6)                              0.770          0.916          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_10.a
LUT5                                    0.424    f     1.340       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_10.o
net (fo=6)                              0.770          2.110          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.a
LUT2                                    0.408    f     2.518       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.o
net (fo=3)                              0.651          3.169          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_14,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_16.a
LUT2                                    0.408    f     3.577       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_16.o
net (fo=2)                              0.600          4.177          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_17,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_20.a
LUT3                                    0.408    f     4.585       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_20.o
net (fo=2)                              0.600          5.185          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.a
LUT3                                    0.408    f     5.593       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.o
net (fo=3)                              0.651          6.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_27,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_28.a
LUT4                                    0.408    f     6.652       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_28.o
net (fo=3)                              0.651          7.303          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_31.a
LUT3                                    0.408    f     7.711       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_31.o
net (fo=2)                              0.600          8.311          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/sub0_syn_28,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[2]_syn_1.a
LUT2                                    0.408    f     8.719       8  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[2]_syn_1.o
net (fo=1)                              0.562          9.281          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[2],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2].d
SEQ (reg)                               0.118    f     9.399          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.399               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[2].clk
capture edge                           15.000    r    15.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         14.884               
clock uncertainty                       0.000         14.884               
clock pessimism                         0.000         14.884               
--------------------------------------------------------------------  ---------------
Required                                              14.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.485               

Slack               : 5.485ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.399ns (cell 3.544ns (37%), net 5.855ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT3=4  LUT2=2  LUT5=1  LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].q
net (fo=6)                              0.770          0.916          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_10.a
LUT5                                    0.424    f     1.340       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_10.o
net (fo=6)                              0.770          2.110          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.a
LUT2                                    0.408    f     2.518       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.o
net (fo=3)                              0.651          3.169          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_14,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_16.a
LUT2                                    0.408    f     3.577       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_16.o
net (fo=2)                              0.600          4.177          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_17,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_20.a
LUT3                                    0.408    f     4.585       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_20.o
net (fo=2)                              0.600          5.185          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.a
LUT3                                    0.408    f     5.593       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.o
net (fo=3)                              0.651          6.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_27,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_28.a
LUT4                                    0.408    f     6.652       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_28.o
net (fo=3)                              0.651          7.303          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_31.a
LUT3                                    0.408    f     7.711       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_31.o
net (fo=2)                              0.600          8.311          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/sub0_syn_28,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_32.a
LUT3                                    0.408    f     8.719       8  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_32.o
net (fo=1)                              0.562          9.281          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3].d
SEQ (reg)                               0.118    f     9.399          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                9.399               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[3].clk
capture edge                           15.000    r    15.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         14.884               
clock uncertainty                       0.000         14.884               
clock pessimism                         0.000         14.884               
--------------------------------------------------------------------  ---------------
Required                                              14.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.485               

Slack               : 5.994ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.890ns (cell 3.528ns (39%), net 5.362ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 8 ( LUT2=8 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].q
net (fo=2)                              0.600          0.746          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[8],  ../../al_ip/afifo_32_16_256.v(265)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_1.b
LUT2                                    0.408    f     1.154       1  pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_1.o
net (fo=2)                              0.600          1.754          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[7],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_2.a
LUT2                                    0.408    f     2.162       2  pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_2.o
net (fo=2)                              0.600          2.762          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[6],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_3.a
LUT2                                    0.408    f     3.170       3  pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_3.o
net (fo=2)                              0.600          3.770          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[5],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_4.a
LUT2                                    0.408    f     4.178       4  pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_4.o
net (fo=2)                              0.600          4.778          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_5.a
LUT2                                    0.408    f     5.186       5  pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_5.o
net (fo=2)                              0.600          5.786          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[3],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_6.a
LUT2                                    0.408    f     6.194       6  pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_6.o
net (fo=2)                              0.600          6.794          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[2],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_7.a
LUT2                                    0.408    f     7.202       7  pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_7.o
net (fo=2)                              0.600          7.802          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[1],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_8.a
LUT2                                    0.408    f     8.210       8  pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_8.o
net (fo=1)                              0.562          8.772          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].d
SEQ (reg)                               0.118    f     8.890          net: frame_read_write_m0/read_buf/shift_wraddr[0],  ../../al_ip/afifo_32_16_256.v(58)
--------------------------------------------------------------------  ---------------
Arrival                                                8.890               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[0].clk
capture edge                           15.000    r    15.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         14.884               
clock uncertainty                       0.000         14.884               
clock pessimism                         0.000         14.884               
--------------------------------------------------------------------  ---------------
Required                                              14.884               
--------------------------------------------------------------------  ---------------
Slack                                                  5.994               

Slack               : 6.463ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.421ns (cell 3.136ns (37%), net 5.285ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT3=4  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].q
net (fo=6)                              0.770          0.916          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_12.a
LUT5                                    0.424    f     1.340       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_12.o
net (fo=7)                              0.800          2.140          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_13.a
LUT3                                    0.408    f     2.548       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_13.o
net (fo=3)                              0.651          3.199          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_14.a
LUT3                                    0.408    f     3.607       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_14.o
net (fo=2)                              0.600          4.207          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_23.a
LUT3                                    0.408    f     4.615       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_23.o
net (fo=3)                              0.651          5.266          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_24,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_28.a
LUT4                                    0.408    f     5.674       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_28.o
net (fo=3)                              0.651          6.325          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_31.a
LUT3                                    0.408    f     6.733       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_31.o
net (fo=2)                              0.600          7.333          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub0_syn_28,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[2]_syn_1.a
LUT2                                    0.408    f     7.741       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[2]_syn_1.o
net (fo=1)                              0.562          8.303          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[2],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2].d
SEQ (reg)                               0.118    f     8.421          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.421               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[2].clk
capture edge                           15.000    r    15.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         14.884               
clock uncertainty                       0.000         14.884               
clock pessimism                         0.000         14.884               
--------------------------------------------------------------------  ---------------
Required                                              14.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.463               

Slack               : 6.463ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.421ns (cell 3.136ns (37%), net 5.285ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT3=5  LUT5=1  LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/d_d_reg[0].q
net (fo=6)                              0.770          0.916          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_12.a
LUT5                                    0.424    f     1.340       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_12.o
net (fo=7)                              0.800          2.140          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_13.a
LUT3                                    0.408    f     2.548       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_13.o
net (fo=3)                              0.651          3.199          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_14.a
LUT3                                    0.408    f     3.607       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_14.o
net (fo=2)                              0.600          4.207          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_23.a
LUT3                                    0.408    f     4.615       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_23.o
net (fo=3)                              0.651          5.266          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_24,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_28.a
LUT4                                    0.408    f     5.674       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_28.o
net (fo=3)                              0.651          6.325          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_31.a
LUT3                                    0.408    f     6.733       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_31.o
net (fo=2)                              0.600          7.333          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/sub0_syn_28,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_32.a
LUT3                                    0.408    f     7.741       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3]_syn_32.o
net (fo=1)                              0.562          8.303          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_b[3],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3].d
SEQ (reg)                               0.118    f     8.421          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.421               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/n0_q_m_reg[3].clk
capture edge                           15.000    r    15.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         14.884               
clock uncertainty                       0.000         14.884               
clock pessimism                         0.000         14.884               
--------------------------------------------------------------------  ---------------
Required                                              14.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.463               

Slack               : 6.463ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.421ns (cell 3.136ns (37%), net 5.285ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT3=4  LUT5=1  LUT4=1  LUT2=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].q
net (fo=6)                              0.770          0.916          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_12.a
LUT5                                    0.424    f     1.340       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_12.o
net (fo=7)                              0.800          2.140          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_13.a
LUT3                                    0.408    f     2.548       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_13.o
net (fo=3)                              0.651          3.199          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_14.a
LUT3                                    0.408    f     3.607       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_14.o
net (fo=2)                              0.600          4.207          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_23.a
LUT3                                    0.408    f     4.615       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_23.o
net (fo=3)                              0.651          5.266          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_24,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_27.a
LUT4                                    0.408    f     5.674       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_27.o
net (fo=3)                              0.651          6.325          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.a
LUT3                                    0.408    f     6.733       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.o
net (fo=2)                              0.600          7.333          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub0_syn_28,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2]_syn_1.a
LUT2                                    0.408    f     7.741       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2]_syn_1.o
net (fo=1)                              0.562          8.303          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[2],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2].d
SEQ (reg)                               0.118    f     8.421          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[2],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.421               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[2].clk
capture edge                           15.000    r    15.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         14.884               
clock uncertainty                       0.000         14.884               
clock pessimism                         0.000         14.884               
--------------------------------------------------------------------  ---------------
Required                                              14.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.463               

Slack               : 6.463ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.421ns (cell 3.136ns (37%), net 5.285ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT3=5  LUT5=1  LUT4=1 )
Max Fanout          : 7
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/d_d_reg[0].q
net (fo=6)                              0.770          0.916          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_12.a
LUT5                                    0.424    f     1.340       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_12.o
net (fo=7)                              0.800          2.140          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_13.a
LUT3                                    0.408    f     2.548       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_13.o
net (fo=3)                              0.651          3.199          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_14.a
LUT3                                    0.408    f     3.607       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_14.o
net (fo=2)                              0.600          4.207          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_23.a
LUT3                                    0.408    f     4.615       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_23.o
net (fo=3)                              0.651          5.266          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_24,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_27.a
LUT4                                    0.408    f     5.674       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_27.o
net (fo=3)                              0.651          6.325          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.a
LUT3                                    0.408    f     6.733       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_30.o
net (fo=2)                              0.600          7.333          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/sub0_syn_28,  D:\Anlogic\TD_6.2.1_Engineer_6.2.168.116\packages/std_logic_arith.vhd(1071)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_31.a
LUT3                                    0.408    f     7.741       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3]_syn_31.o
net (fo=1)                              0.562          8.303          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_b[3],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3].d
SEQ (reg)                               0.118    f     8.421          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m[3],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.421               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/n0_q_m_reg[3].clk
capture edge                           15.000    r    15.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         14.884               
clock uncertainty                       0.000         14.884               
clock pessimism                         0.000         14.884               
--------------------------------------------------------------------  ---------------
Required                                              14.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.463               

Slack               : 6.493ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 8.391ns (cell 3.136ns (37%), net 5.255ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT3=3  LUT2=2  LUT5=1  LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].q
net (fo=6)                              0.770          0.916          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_10.a
LUT5                                    0.424    f     1.340       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_10.o
net (fo=6)                              0.770          2.110          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.a
LUT2                                    0.408    f     2.518       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.o
net (fo=3)                              0.651          3.169          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_14,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_16.a
LUT2                                    0.408    f     3.577       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_16.o
net (fo=2)                              0.600          4.177          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_17,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_20.a
LUT3                                    0.408    f     4.585       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_20.o
net (fo=2)                              0.600          5.185          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.a
LUT3                                    0.408    f     5.593       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.o
net (fo=3)                              0.651          6.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_27,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_28.a
LUT4                                    0.408    f     6.652       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_28.o
net (fo=3)                              0.651          7.303          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[1]_syn_1.a
LUT3                                    0.408    f     7.711       7  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[1]_syn_1.o
net (fo=1)                              0.562          8.273          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[1],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1].d
SEQ (reg)                               0.118    f     8.391          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                8.391               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_reg[1].clk
capture edge                           15.000    r    15.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         14.884               
clock uncertainty                       0.000         14.884               
clock pessimism                         0.000         14.884               
--------------------------------------------------------------------  ---------------
Required                                              14.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.493               

Slack               : 6.964ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.920ns (cell 3.120ns (39%), net 4.800ns (61%))
Clock Skew          : 0.000ns
Logic Level         : 7 ( LUT2=7 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync_reg[8].q
net (fo=2)                              0.600          0.746          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_sync[8],  ../../al_ip/afifo_32_16_256.v(265)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_1.b
LUT2                                    0.408    f     1.154       1  pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_1.o
net (fo=2)                              0.600          1.754          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[7],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_2.a
LUT2                                    0.408    f     2.162       2  pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_2.o
net (fo=2)                              0.600          2.762          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[6],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_3.a
LUT2                                    0.408    f     3.170       3  pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_3.o
net (fo=2)                              0.600          3.770          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[5],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_4.a
LUT2                                    0.408    f     4.178       4  pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_4.o
net (fo=2)                              0.600          4.778          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[4],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_5.a
LUT2                                    0.408    f     5.186       5  pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_5.o
net (fo=2)                              0.600          5.786          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[3],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_6.a
LUT2                                    0.408    f     6.194       6  pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_6.o
net (fo=2)                              0.600          6.794          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[2],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_7.a
LUT2                                    0.408    f     7.202       7  pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[0]_syn_7.o
net (fo=2)                              0.600          7.802          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_b[1],  NOFILE(0)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1].d
SEQ (reg)                               0.118    f     7.920          net: frame_read_write_m0/read_buf/shift_wraddr[1],  ../../al_ip/afifo_32_16_256.v(58)
--------------------------------------------------------------------  ---------------
Arrival                                                7.920               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/secondary_addr_o_reg[1].clk
capture edge                           15.000    r    15.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         14.884               
clock uncertainty                       0.000         14.884               
clock pessimism                         0.000         14.884               
--------------------------------------------------------------------  ---------------
Required                                              14.884               
--------------------------------------------------------------------  ---------------
Slack                                                  6.964               

Slack               : 7.463ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 15.000ns { video_pll_m0/pll_inst.clkc[0] rising@15.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 7.421ns (cell 2.728ns (36%), net 4.693ns (64%))
Clock Skew          : 0.000ns
Logic Level         : 6 ( LUT3=2  LUT2=2  LUT5=1  LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_reg[0].q
net (fo=6)                              0.770          0.916          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_xnor[0],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_10.a
LUT5                                    0.424    f     1.340       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_10.o
net (fo=6)                              0.770          2.110          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_b_n_syn_2,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.a
LUT2                                    0.408    f     2.518       2  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_13.o
net (fo=3)                              0.651          3.169          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_14,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_16.a
LUT2                                    0.408    f     3.577       3  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_16.o
net (fo=2)                              0.600          4.177          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_17,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_20.a
LUT3                                    0.408    f     4.585       4  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_20.o
net (fo=2)                              0.600          5.185          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m[7],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.a
LUT3                                    0.408    f     5.593       5  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_26.o
net (fo=3)                              0.651          6.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_27,  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_28.a
LUT4                                    0.408    f     6.652       6  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n0_q_m_b[3]_syn_28.o
net (fo=3)                              0.651          7.303          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/int_n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1].d
SEQ (reg)                               0.118    f     7.421          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m[1],  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                7.421               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/n1_q_m_reg[1].clk
capture edge                           15.000    r    15.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         14.884               
clock uncertainty                       0.000         14.884               
clock pessimism                         0.000         14.884               
--------------------------------------------------------------------  ---------------
Required                                              14.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.463               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.679ns
Begin Point         : frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addrb[12] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.q[1]
net (fo=6)                              0.770          0.879          net: frame_read_write_m0/read_buf/rd_addr[8],  ../../al_ip/afifo_32_16_256.v(54)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.addrb[12]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_7.clkb
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.679ns
Begin Point         : frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addrb[11] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.879ns (cell 0.109ns (12%), net 0.770ns (88%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( EMB=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: frame_read_write_m0/read_buf/rd_addr_reg[8]_syn_4.q[1]
net (fo=6)                              0.770          0.879          net: frame_read_write_m0/read_buf/rd_addr[8],  ../../al_ip/afifo_32_16_256.v(54)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.addrb[11]
EMB (reg)                               0.000    f     0.879       1       
--------------------------------------------------------------------  ---------------
Arrival                                                0.879               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/ram_inst/ramread0_syn_26.clkb
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.200          0.200               
clock uncertainty                       0.000          0.200               
clock pessimism                         0.000          0.200               
--------------------------------------------------------------------  ---------------
Required                                               0.200               
--------------------------------------------------------------------  ---------------
Slack                                                  0.679               

Slack               : 0.694ns
Begin Point         : frame_read_write_m0/read_buf/asy_r_rst0_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst1_reg.d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst0_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/read_buf/asy_r_rst0_reg.q
net (fo=1)                              0.562          0.671          net: frame_read_write_m0/read_buf/asy_r_rst0,  ../../al_ip/afifo_32_16_256.v(47)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg.d
SEQ (reg)                               0.084    r     0.755          net: frame_read_write_m0/read_buf/ram_inst/rstb,  ../../al_ip/afifo_32_16_256.v(383)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : video_delay_m0/hs_d_reg[20].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/hs_d_reg[20].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: video_delay_m0/hs_d_reg[20].q
net (fo=1)                              0.562          0.671          net: vga_out_hs_dup_7,  ../../src/top.v(9)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg.d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d_reg.q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg.d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c0_dd_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : video_delay_m0/vs_d_reg[20].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/vs_d_reg[20].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: video_delay_m0/vs_d_reg[20].q
net (fo=1)                              0.562          0.671          net: vga_out_vs_dup_7,  ../../src/top.v(10)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg.d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d_reg.q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg.d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/c1_dd_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : video_delay_m0/de_d_reg[20].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_delay_m0/de_d_reg[20].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: video_delay_m0/de_d_reg[20].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/VDE_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(21)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg.d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d_reg.q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_d,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg.d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd,  ../../src/hdmi/enc_file/TMDSEncoder.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/de_dd_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : video_timing_data_m0/color_bar_m0/video_active_d0_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : video_timing_data_m0/video_de_d0_reg.d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/color_bar_m0/video_active_d0_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: video_timing_data_m0/color_bar_m0/video_active_d0_reg.q
net (fo=1)                              0.562          0.671          net: video_timing_data_m0/video_de,  ../../src/video_timing_data.v(20)
                                                                      pin: video_timing_data_m0/video_de_d0_reg.d
SEQ (reg)                               0.084    r     0.755          net: video_timing_data_m0/video_de_d0,  ../../src/video_timing_data.v(24)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/video_de_d0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] -> Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
To Clock       :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
Min Period     :     5.234ns
Fmax           :     191.058MHz

Statistics:
Max            : SWNS      2.766ns, STNS      0.000ns,         0 Viol Endpoints,        95 Total Endpoints,        95 Paths Analyzed
Min            : HWNS      0.732ns, HTNS      0.000ns,         0 Viol Endpoints,        95 Total Endpoints,        95 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 2.766ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[0].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_bram_u_reg1.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.047ns (cell 1.753ns (34%), net 3.294ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 3145
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: Led_TOP_u0/soft_reset_cnt[0],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_32.b[1]
ADDER                                   0.539    f     1.336       1  pin: Led_TOP_u0/lt0_syn_32.fco
net (fo=1)                              0.000          1.336          net: Led_TOP_u0/lt0_syn_5,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_35.fci
ADDER                                   0.073    f     1.409          pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          1.409          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER                                   0.073    f     1.482          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          1.482          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER                                   0.073    f     1.555          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.555          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER                                   0.355    f     1.910       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=6)                              0.770          2.680          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.a
LUT3                                    0.408    f     3.088       3  pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.o
net (fo=3145)                           1.873          4.961          net: Led_TOP_u0/u7_rx_fifo/wr_sreset,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_bram_u_reg1.sr
SEQ (reg)                               0.086    r     5.047               
--------------------------------------------------------------------  ---------------
Arrival                                                5.047               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_bram_u_reg1.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.766               

Slack               : 2.766ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[0].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_bram_u_reg_reg.sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.047ns (cell 1.753ns (34%), net 3.294ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 3145
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: Led_TOP_u0/soft_reset_cnt[0],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_32.b[1]
ADDER                                   0.539    f     1.336       1  pin: Led_TOP_u0/lt0_syn_32.fco
net (fo=1)                              0.000          1.336          net: Led_TOP_u0/lt0_syn_5,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_35.fci
ADDER                                   0.073    f     1.409          pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          1.409          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER                                   0.073    f     1.482          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          1.482          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER                                   0.073    f     1.555          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.555          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER                                   0.355    f     1.910       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=6)                              0.770          2.680          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.a
LUT3                                    0.408    f     3.088       3  pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.o
net (fo=3145)                           1.873          4.961          net: Led_TOP_u0/u7_rx_fifo/wr_sreset,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_bram_u_reg_reg.sr
SEQ (reg)                               0.086    r     5.047               
--------------------------------------------------------------------  ---------------
Arrival                                                5.047               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_bram_u_reg_reg.clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.766               

Slack               : 2.766ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[0].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_16_count_reg[0].sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.047ns (cell 1.753ns (34%), net 3.294ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 3145
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: Led_TOP_u0/soft_reset_cnt[0],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_32.b[1]
ADDER                                   0.539    f     1.336       1  pin: Led_TOP_u0/lt0_syn_32.fco
net (fo=1)                              0.000          1.336          net: Led_TOP_u0/lt0_syn_5,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_35.fci
ADDER                                   0.073    f     1.409          pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          1.409          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER                                   0.073    f     1.482          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          1.482          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER                                   0.073    f     1.555          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.555          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER                                   0.355    f     1.910       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=6)                              0.770          2.680          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.a
LUT3                                    0.408    f     3.088       3  pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.o
net (fo=3145)                           1.873          4.961          net: Led_TOP_u0/u7_rx_fifo/wr_sreset,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_16_count_reg[0].sr
SEQ (reg)                               0.086    r     5.047               
--------------------------------------------------------------------  ---------------
Arrival                                                5.047               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_16_count_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.766               

Slack               : 2.766ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[0].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_16_count_reg[1].sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.047ns (cell 1.753ns (34%), net 3.294ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 3145
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: Led_TOP_u0/soft_reset_cnt[0],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_32.b[1]
ADDER                                   0.539    f     1.336       1  pin: Led_TOP_u0/lt0_syn_32.fco
net (fo=1)                              0.000          1.336          net: Led_TOP_u0/lt0_syn_5,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_35.fci
ADDER                                   0.073    f     1.409          pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          1.409          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER                                   0.073    f     1.482          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          1.482          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER                                   0.073    f     1.555          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.555          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER                                   0.355    f     1.910       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=6)                              0.770          2.680          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.a
LUT3                                    0.408    f     3.088       3  pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.o
net (fo=3145)                           1.873          4.961          net: Led_TOP_u0/u7_rx_fifo/wr_sreset,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_16_count_reg[1].sr
SEQ (reg)                               0.086    r     5.047               
--------------------------------------------------------------------  ---------------
Arrival                                                5.047               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_16_count_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.766               

Slack               : 2.766ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[0].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_16_count_reg[2].sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.047ns (cell 1.753ns (34%), net 3.294ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 3145
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: Led_TOP_u0/soft_reset_cnt[0],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_32.b[1]
ADDER                                   0.539    f     1.336       1  pin: Led_TOP_u0/lt0_syn_32.fco
net (fo=1)                              0.000          1.336          net: Led_TOP_u0/lt0_syn_5,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_35.fci
ADDER                                   0.073    f     1.409          pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          1.409          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER                                   0.073    f     1.482          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          1.482          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER                                   0.073    f     1.555          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.555          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER                                   0.355    f     1.910       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=6)                              0.770          2.680          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.a
LUT3                                    0.408    f     3.088       3  pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.o
net (fo=3145)                           1.873          4.961          net: Led_TOP_u0/u7_rx_fifo/wr_sreset,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_16_count_reg[2].sr
SEQ (reg)                               0.086    r     5.047               
--------------------------------------------------------------------  ---------------
Arrival                                                5.047               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_16_count_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.766               

Slack               : 2.766ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[0].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_16_count_reg[3].sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.047ns (cell 1.753ns (34%), net 3.294ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 3145
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: Led_TOP_u0/soft_reset_cnt[0],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_32.b[1]
ADDER                                   0.539    f     1.336       1  pin: Led_TOP_u0/lt0_syn_32.fco
net (fo=1)                              0.000          1.336          net: Led_TOP_u0/lt0_syn_5,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_35.fci
ADDER                                   0.073    f     1.409          pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          1.409          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER                                   0.073    f     1.482          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          1.482          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER                                   0.073    f     1.555          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.555          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER                                   0.355    f     1.910       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=6)                              0.770          2.680          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.a
LUT3                                    0.408    f     3.088       3  pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.o
net (fo=3145)                           1.873          4.961          net: Led_TOP_u0/u7_rx_fifo/wr_sreset,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_16_count_reg[3].sr
SEQ (reg)                               0.086    r     5.047               
--------------------------------------------------------------------  ---------------
Arrival                                                5.047               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_16_count_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.766               

Slack               : 2.766ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[0].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_addr_reg[0].sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.047ns (cell 1.753ns (34%), net 3.294ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 3145
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: Led_TOP_u0/soft_reset_cnt[0],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_32.b[1]
ADDER                                   0.539    f     1.336       1  pin: Led_TOP_u0/lt0_syn_32.fco
net (fo=1)                              0.000          1.336          net: Led_TOP_u0/lt0_syn_5,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_35.fci
ADDER                                   0.073    f     1.409          pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          1.409          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER                                   0.073    f     1.482          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          1.482          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER                                   0.073    f     1.555          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.555          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER                                   0.355    f     1.910       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=6)                              0.770          2.680          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.a
LUT3                                    0.408    f     3.088       3  pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.o
net (fo=3145)                           1.873          4.961          net: Led_TOP_u0/u7_rx_fifo/wr_sreset,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[0].sr
SEQ (reg)                               0.086    r     5.047               
--------------------------------------------------------------------  ---------------
Arrival                                                5.047               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.766               

Slack               : 2.766ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[0].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_addr_reg[1].sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.047ns (cell 1.753ns (34%), net 3.294ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 3145
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: Led_TOP_u0/soft_reset_cnt[0],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_32.b[1]
ADDER                                   0.539    f     1.336       1  pin: Led_TOP_u0/lt0_syn_32.fco
net (fo=1)                              0.000          1.336          net: Led_TOP_u0/lt0_syn_5,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_35.fci
ADDER                                   0.073    f     1.409          pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          1.409          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER                                   0.073    f     1.482          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          1.482          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER                                   0.073    f     1.555          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.555          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER                                   0.355    f     1.910       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=6)                              0.770          2.680          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.a
LUT3                                    0.408    f     3.088       3  pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.o
net (fo=3145)                           1.873          4.961          net: Led_TOP_u0/u7_rx_fifo/wr_sreset,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[1].sr
SEQ (reg)                               0.086    r     5.047               
--------------------------------------------------------------------  ---------------
Arrival                                                5.047               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.766               

Slack               : 2.766ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[0].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_addr_reg[2].sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.047ns (cell 1.753ns (34%), net 3.294ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 3145
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: Led_TOP_u0/soft_reset_cnt[0],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_32.b[1]
ADDER                                   0.539    f     1.336       1  pin: Led_TOP_u0/lt0_syn_32.fco
net (fo=1)                              0.000          1.336          net: Led_TOP_u0/lt0_syn_5,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_35.fci
ADDER                                   0.073    f     1.409          pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          1.409          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER                                   0.073    f     1.482          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          1.482          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER                                   0.073    f     1.555          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.555          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER                                   0.355    f     1.910       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=6)                              0.770          2.680          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.a
LUT3                                    0.408    f     3.088       3  pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.o
net (fo=3145)                           1.873          4.961          net: Led_TOP_u0/u7_rx_fifo/wr_sreset,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[2].sr
SEQ (reg)                               0.086    r     5.047               
--------------------------------------------------------------------  ---------------
Arrival                                                5.047               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.766               

Slack               : 2.766ns
Begin Point         : Led_TOP_u0/soft_reset_cnt_reg[0].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_addr_reg[3].sr (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 5.047ns (cell 1.753ns (34%), net 3.294ns (66%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( ADDER=2  LUT3=1 )
Max Fanout          : 3145
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/soft_reset_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/soft_reset_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: Led_TOP_u0/soft_reset_cnt[0],  ../../src/udp/Led_Top.v(123)
                                                                      pin: Led_TOP_u0/lt0_syn_32.b[1]
ADDER                                   0.539    f     1.336       1  pin: Led_TOP_u0/lt0_syn_32.fco
net (fo=1)                              0.000          1.336          net: Led_TOP_u0/lt0_syn_5,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_35.fci
ADDER                                   0.073    f     1.409          pin: Led_TOP_u0/lt0_syn_35.fco
net (fo=1)                              0.000          1.409          net: Led_TOP_u0/lt0_syn_9,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_38.fci
ADDER                                   0.073    f     1.482          pin: Led_TOP_u0/lt0_syn_38.fco
net (fo=1)                              0.000          1.482          net: Led_TOP_u0/lt0_syn_13,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_41.fci
ADDER                                   0.073    f     1.555          pin: Led_TOP_u0/lt0_syn_41.fco
net (fo=1)                              0.000          1.555          net: Led_TOP_u0/lt0_syn_17,  ../../src/udp/Led_Top.v(142)
                                                                      pin: Led_TOP_u0/lt0_syn_44.fci
ADDER                                   0.355    f     1.910       2  pin: Led_TOP_u0/lt0_syn_44.f[1]
net (fo=6)                              0.770          2.680          net: Led_TOP_u0/soft_reset_cnt_b_n,  NOFILE(0)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.a
LUT3                                    0.408    f     3.088       3  pin: Led_TOP_u0/u6_tx_fifo/wr_ovflow_dst_rdy_reg_syn_6.o
net (fo=3145)                           1.873          4.961          net: Led_TOP_u0/u7_rx_fifo/wr_sreset,  ../../src/udp/rx_client_fifo.v(30)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[3].sr
SEQ (reg)                               0.086    r     5.047               
--------------------------------------------------------------------  ---------------
Arrival                                                5.047               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.187          7.813               
clock uncertainty                       0.000          7.813               
clock pessimism                         0.000          7.813               
--------------------------------------------------------------------  ---------------
Required                                               7.813               
--------------------------------------------------------------------  ---------------
Slack                                                  2.766               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.732ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[0].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_5_reg[0].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[0].q
net (fo=2)                              0.600          0.709          net: Led_TOP_u0/temac_tx_data[0],  ../../src/udp/Led_Top.v(85)
                                                                      pin: Led_TOP_u0/debug_5_reg[0].d
SEQ (reg)                               0.084    r     0.793          net: Led_TOP_u0/debug_5[0],  ../../src/udp/Led_Top.v(198)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/debug_5_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 0.732ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[1].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_5_reg[1].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[1].q
net (fo=2)                              0.600          0.709          net: Led_TOP_u0/temac_tx_data[1],  ../../src/udp/Led_Top.v(85)
                                                                      pin: Led_TOP_u0/debug_5_reg[1].d
SEQ (reg)                               0.084    r     0.793          net: Led_TOP_u0/debug_5[1],  ../../src/udp/Led_Top.v(198)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/debug_5_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 0.732ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[2].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_5_reg[2].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[2].q
net (fo=2)                              0.600          0.709          net: Led_TOP_u0/temac_tx_data[2],  ../../src/udp/Led_Top.v(85)
                                                                      pin: Led_TOP_u0/debug_5_reg[2].d
SEQ (reg)                               0.084    r     0.793          net: Led_TOP_u0/debug_5[2],  ../../src/udp/Led_Top.v(198)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/debug_5_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 0.732ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[3].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_5_reg[3].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[3].q
net (fo=2)                              0.600          0.709          net: Led_TOP_u0/temac_tx_data[3],  ../../src/udp/Led_Top.v(85)
                                                                      pin: Led_TOP_u0/debug_5_reg[3].d
SEQ (reg)                               0.084    r     0.793          net: Led_TOP_u0/debug_5[3],  ../../src/udp/Led_Top.v(198)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/debug_5_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 0.732ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[4].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_5_reg[4].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[4].q
net (fo=2)                              0.600          0.709          net: Led_TOP_u0/temac_tx_data[4],  ../../src/udp/Led_Top.v(85)
                                                                      pin: Led_TOP_u0/debug_5_reg[4].d
SEQ (reg)                               0.084    r     0.793          net: Led_TOP_u0/debug_5[4],  ../../src/udp/Led_Top.v(198)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/debug_5_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 0.732ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[5].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_5_reg[5].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[5].q
net (fo=2)                              0.600          0.709          net: Led_TOP_u0/temac_tx_data[5],  ../../src/udp/Led_Top.v(85)
                                                                      pin: Led_TOP_u0/debug_5_reg[5].d
SEQ (reg)                               0.084    r     0.793          net: Led_TOP_u0/debug_5[5],  ../../src/udp/Led_Top.v(198)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/debug_5_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 0.732ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[6].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_5_reg[6].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[6].q
net (fo=2)                              0.600          0.709          net: Led_TOP_u0/temac_tx_data[6],  ../../src/udp/Led_Top.v(85)
                                                                      pin: Led_TOP_u0/debug_5_reg[6].d
SEQ (reg)                               0.084    r     0.793          net: Led_TOP_u0/debug_5[6],  ../../src/udp/Led_Top.v(198)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/debug_5_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 0.732ns
Begin Point         : Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[7].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_5_reg[7].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u3_udp_ip_protocol_stack/temac_data_process/temac_tx_data_reg[7].q
net (fo=2)                              0.600          0.709          net: Led_TOP_u0/temac_tx_data[7],  ../../src/udp/Led_Top.v(85)
                                                                      pin: Led_TOP_u0/debug_5_reg[7].d
SEQ (reg)                               0.084    r     0.793          net: Led_TOP_u0/debug_5[7],  ../../src/udp/Led_Top.v(198)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/debug_5_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 0.732ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/rd_data_out_reg[0].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_7_reg[0].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/rd_data_out_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u7_rx_fifo/rd_data_out_reg[0].q
net (fo=2)                              0.600          0.709          net: Led_TOP_u0/temac_rx_data[0],  ../../src/udp/Led_Top.v(91)
                                                                      pin: Led_TOP_u0/debug_7_reg[0].d
SEQ (reg)                               0.084    r     0.793          net: Led_TOP_u0/debug_7[0],  ../../src/udp/Led_Top.v(200)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/debug_7_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 0.732ns
Begin Point         : Led_TOP_u0/u7_rx_fifo/rd_data_out_reg[1].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/debug_7_reg[1].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u7_rx_fifo/rd_data_out_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u7_rx_fifo/rd_data_out_reg[1].q
net (fo=2)                              0.600          0.709          net: Led_TOP_u0/temac_rx_data[1],  ../../src/udp/Led_Top.v(91)
                                                                      pin: Led_TOP_u0/debug_7_reg[1].d
SEQ (reg)                               0.084    r     0.793          net: Led_TOP_u0/debug_7[1],  ../../src/udp/Led_Top.v(200)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/debug_7_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               


----------------------------------------------------------------------------------------------------
Path Group     :     video_pll_m0/pll_inst.clkc[1] -> video_pll_m0/pll_inst.clkc[1]
Type           :     Self
From Clock     :     video_pll_m0/pll_inst.clkc[1]
To Clock       :     video_pll_m0/pll_inst.clkc[1]
Min Period     :     2.448ns
Fmax           :     408.497MHz

Statistics:
Max            : SWNS      0.551ns, STNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        88 Paths Analyzed
Min            : HWNS      0.674ns, HTNS      0.000ns,         0 Viol Endpoints,        59 Total Endpoints,        88 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.551ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          2.214          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     2.332          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  0.551               

Slack               : 0.551ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          2.214          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     2.332          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  0.551               

Slack               : 0.551ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.o
net (fo=1)                              0.562          2.214          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d
SEQ (reg)                               0.118    f     2.332          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  0.551               

Slack               : 0.551ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.o
net (fo=1)                              0.562          2.214          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d
SEQ (reg)                               0.118    f     2.332          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  0.551               

Slack               : 0.551ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.o
net (fo=1)                              0.562          2.214          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d
SEQ (reg)                               0.118    f     2.332          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  0.551               

Slack               : 0.551ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.o
net (fo=1)                              0.562          2.214          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d
SEQ (reg)                               0.118    f     2.332          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  0.551               

Slack               : 0.551ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.o
net (fo=1)                              0.562          2.214          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d
SEQ (reg)                               0.118    f     2.332          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  0.551               

Slack               : 0.551ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.o
net (fo=1)                              0.562          2.214          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d
SEQ (reg)                               0.118    f     2.332          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  0.551               

Slack               : 0.551ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          2.214          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     2.332          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  0.551               

Slack               : 0.551ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 2.332ns (cell 0.672ns (28%), net 1.660ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.q
net (fo=33)                             1.098          1.244          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.a
LUT3                                    0.408    f     1.652       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          2.214          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     2.332          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                2.332               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  0.551               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.674ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : HDMI_CLK_P_syn_2.do[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d_reg[0].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_clk_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(0)
                                                                      pin: HDMI_CLK_P_syn_2.do[1]
PAD (reg)                               0.000    f     0.671          net: HDMI_CLK_PHDMI_CLK_P,  ../../src/top.v(15)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_CLK_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : HDMI_D0_P_syn_2.do[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D0_P_syn_2.do[1]
PAD (reg)                               0.000    f     0.671          net: HDMI_D0_PHDMI_D0_P,  ../../src/top.v(18)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D0_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : HDMI_D1_P_syn_2.do[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d_reg[0].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D1_P_syn_2.do[1]
PAD (reg)                               0.000    f     0.671          net: HDMI_D1_PHDMI_D1_P,  ../../src/top.v(17)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D1_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.674ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : HDMI_D2_P_syn_2.do[1] (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d_reg[0].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: HDMI_D2_P_syn_2.do[1]
PAD (reg)                               0.000    f     0.671          net: HDMI_D2_PHDMI_D2_P,  ../../src/top.v(16)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: HDMI_D2_P_syn_2.osclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -0.003               
clock uncertainty                       0.000         -0.003               
clock pessimism                         0.000         -0.003               
--------------------------------------------------------------------  ---------------
Required                                              -0.003               
--------------------------------------------------------------------  ---------------
Slack                                                  0.674               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_reg.q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d_reg.q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_1d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/sclk_dat_lat_2d_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_1d_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[1] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_sdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     video_pll_m0/pll_inst.clkc[0] -> video_pll_m0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     video_pll_m0/pll_inst.clkc[0]
To Clock       :     video_pll_m0/pll_inst.clkc[1]
Min Period     :     1.912ns
Fmax           :     523.013MHz

Statistics:
Max            : SWNS      1.087ns, STNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
Min            : HWNS      0.694ns, HTNS      0.000ns,         0 Viol Endpoints,        31 Total Endpoints,        31 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.087ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].q
net (fo=1)                              0.562          0.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          1.678          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     1.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.087               

Slack               : 1.087ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].q
net (fo=1)                              0.562          0.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          1.678          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     1.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.087               

Slack               : 1.087ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].q
net (fo=1)                              0.562          0.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.o
net (fo=1)                              0.562          1.678          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d
SEQ (reg)                               0.118    f     1.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.087               

Slack               : 1.087ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[4].q
net (fo=1)                              0.562          0.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5]_syn_1.o
net (fo=1)                              0.562          1.678          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[5],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].d
SEQ (reg)                               0.118    f     1.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[5].clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.087               

Slack               : 1.087ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[3].q
net (fo=1)                              0.562          0.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6]_syn_1.o
net (fo=1)                              0.562          1.678          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[6],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].d
SEQ (reg)                               0.118    f     1.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[6].clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.087               

Slack               : 1.087ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[2].q
net (fo=1)                              0.562          0.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7]_syn_1.o
net (fo=1)                              0.562          1.678          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[7],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].d
SEQ (reg)                               0.118    f     1.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[7].clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.087               

Slack               : 1.087ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[1].q
net (fo=1)                              0.562          0.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8]_syn_1.o
net (fo=1)                              0.562          1.678          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[8],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].d
SEQ (reg)                               0.118    f     1.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[8].clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.087               

Slack               : 1.087ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[0].q
net (fo=1)                              0.562          0.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9]_syn_1.o
net (fo=1)                              0.562          1.678          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[9],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].d
SEQ (reg)                               0.118    f     1.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[9].clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.087               

Slack               : 1.087ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[7].q
net (fo=1)                              0.562          0.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          1.678          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.118    f     1.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.087               

Slack               : 1.087ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : setup
Process             : slow
Budget              : 2.999ns { video_pll_m0/pll_inst.clkc[1] rising@2.999ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.796ns (cell 0.672ns (37%), net 1.124ns (63%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[6].q
net (fo=1)                              0.562          0.708          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.b
LUT3                                    0.408    f     1.116       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          1.678          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.118    f     1.796          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.796               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            2.999    r     2.999               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          2.883               
clock uncertainty                       0.000          2.883               
clock pessimism                         0.000          2.883               
--------------------------------------------------------------------  ---------------
Required                                               2.883               
--------------------------------------------------------------------  ---------------
Slack                                                  1.087               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[9].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[8].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[9].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_green/q_out_d_reg[8].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_green_serializer_10_1/tx_pdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[9].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[9],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[0],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_reg[8].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/DP_I[8],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat[1],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_red_serializer_10_1/tx_pdat_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.732ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg.d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_reg.q
net (fo=2)                              0.600          0.709          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg.d
SEQ (reg)                               0.084    r     0.793          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q,  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/pclk_vld_q_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               

Slack               : 1.538ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.599ns (cell 0.475ns (29%), net 1.124ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[7].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[7],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.b
LUT3                                    0.282    r     0.953       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2]_syn_1.o
net (fo=1)                              0.562          1.515          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[2],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].d
SEQ (reg)                               0.084    r     1.599          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[2],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.599               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.538               

Slack               : 1.538ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.599ns (cell 0.475ns (29%), net 1.124ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[6].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[6],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.b
LUT3                                    0.282    r     0.953       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3]_syn_1.o
net (fo=1)                              0.562          1.515          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[3],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].d
SEQ (reg)                               0.084    r     1.599          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[3],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.599               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.538               

Slack               : 1.538ns
Begin Point         : u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[1]  { rise@0.000000ns  fall@1.499000ns  period=2.999000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 1.599ns (cell 0.475ns (29%), net 1.124ns (71%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT3=1 )
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_reg[5].q
net (fo=1)                              0.562          0.671          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/DP_I[5],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.b
LUT3                                    0.282    r     0.953       1  pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4]_syn_1.o
net (fo=1)                              0.562          1.515          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_b[4],  NOFILE(0)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].d
SEQ (reg)                               0.084    r     1.599          net: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat[4],  ../../src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(0)
--------------------------------------------------------------------  ---------------
Arrival                                                1.599               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[1]
net (fo=58)                             0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(24)
                                                                      pin: u3_hdmi_tx/Inst_DVITransmitter/Inst_blue_serializer_10_1/tx_pdat_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.538               


----------------------------------------------------------------------------------------------------
Path Group     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
Min Period     :     1.000ns
Fmax           :     1000.000MHz

Statistics:
Max            : SWNS      7.020ns, STNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
Min            : HWNS      0.694ns, HTNS      0.000ns,         0 Viol Endpoints,        14 Total Endpoints,        14 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.020ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog_reg1.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog_reg_reg[0].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.864ns (cell 0.264ns (30%), net 0.600ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog_reg1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog_reg1.q
net (fo=2)                              0.600          0.746          net: Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog,  ../../src/udp/tx_client_fifo.v(114)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog_reg_reg[0].d
SEQ (reg)                               0.118    f     0.864          net: Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog_reg[0],  ../../src/udp/tx_client_fifo.v(641)
--------------------------------------------------------------------  ---------------
Arrival                                                0.864               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_tran_frame_tog_reg_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.020               

Slack               : 7.020ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg1.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg_reg[0].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.864ns (cell 0.264ns (30%), net 0.600ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg1.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg1.q
net (fo=2)                              0.600          0.746          net: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog,  ../../src/udp/tx_client_fifo.v(135)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg_reg[0].d
SEQ (reg)                               0.118    f     0.864          net: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg[0],  ../../src/udp/tx_client_fifo.v(1140)
--------------------------------------------------------------------  ---------------
Arrival                                                0.864               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_txfer_tog_reg_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.020               

Slack               : 7.058ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[0].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[0].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[0].q
net (fo=1)                              0.562          0.708          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[0],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[0].d
SEQ (reg)                               0.118    f     0.826          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[0],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[0].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[1].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1].q
net (fo=1)                              0.562          0.708          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[1],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[1].d
SEQ (reg)                               0.118    f     0.826          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[1],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[1].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2].q
net (fo=1)                              0.562          0.708          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[2],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2].d
SEQ (reg)                               0.118    f     0.826          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[2],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[3].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3].q
net (fo=1)                              0.562          0.708          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[3],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[3].d
SEQ (reg)                               0.118    f     0.826          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[3],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[3].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[4].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[4].q
net (fo=1)                              0.562          0.708          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[4],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4].d
SEQ (reg)                               0.118    f     0.826          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[4],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[5].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[5].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[5].q
net (fo=1)                              0.562          0.708          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[5],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[5].d
SEQ (reg)                               0.118    f     0.826          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[5],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[5].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[6].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[6].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[6].q
net (fo=1)                              0.562          0.708          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[6],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[6].d
SEQ (reg)                               0.118    f     0.826          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[6],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[6].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               

Slack               : 7.058ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[7].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 8.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@8.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7].q
net (fo=1)                              0.562          0.708          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[7],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[7].d
SEQ (reg)                               0.118    f     0.826          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[7],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[7].clk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.884               
clock uncertainty                       0.000          7.884               
clock pessimism                         0.000          7.884               
--------------------------------------------------------------------  ---------------
Required                                               7.884               
--------------------------------------------------------------------  ---------------
Slack                                                  7.058               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.694ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[0].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[0].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[0].q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[0],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[0].d
SEQ (reg)                               0.084    r     0.755          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[0],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[1].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[1].q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[1],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[1].d
SEQ (reg)                               0.084    r     0.755          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[1],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[1].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[2].q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[2],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2].d
SEQ (reg)                               0.084    r     0.755          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[2],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[2].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[3].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[3].q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[3],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[3].d
SEQ (reg)                               0.084    r     0.755          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[3],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[4].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[4].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[4].q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[4],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4].d
SEQ (reg)                               0.084    r     0.755          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[4],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[4].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[5].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[5].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[5].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[5].q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[5],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[5].d
SEQ (reg)                               0.084    r     0.755          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[5],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[5].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[6].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[6].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[6].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[6].q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[6],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[6].d
SEQ (reg)                               0.084    r     0.755          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[6],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[6].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[7].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[7].q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[7],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[7].d
SEQ (reg)                               0.084    r     0.755          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[7],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[7].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[8].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[8].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[8].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[8].q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[8],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[8].d
SEQ (reg)                               0.084    r     0.755          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[8],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[8].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               

Slack               : 0.694ns
Begin Point         : Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[9].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[9].d (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1] rising@0.000ns }
Data Path Delay     : 0.755ns (cell 0.193ns (25%), net 0.562ns (75%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[9].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer_reg[9].q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u6_tx_fifo/rd_addr_txfer[9],  ../../src/udp/tx_client_fifo.v(133)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[9].d
SEQ (reg)                               0.084    r     0.755          net: Led_TOP_u0/u6_tx_fifo/wr_rd_addr[9],  ../../src/udp/tx_client_fifo.v(143)
--------------------------------------------------------------------  ---------------
Arrival                                                0.755               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u5_temac_clk_gen/clk_125_in,  ../../src/udp/temac_clk_gen.v(34)
                                                                      pin: Led_TOP_u0/udp_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/udp_clk,  ../../src/udp/Led_Top.v(107)
                                                                      pin: Led_TOP_u0/udp_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/udp_clk_syn_2.o
net (fo=3210)                           0.000          0.000          net: Led_TOP_u0/u6_tx_fifo/wr_clk,  ../../src/udp/tx_client_fifo.v(33)
                                                                      pin: Led_TOP_u0/u6_tx_fifo/wr_rd_addr_reg[9].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.694               


----------------------------------------------------------------------------------------------------
Path Group     :     clk -> clk
Type           :     Self
From Clock     :     clk
To Clock       :     clk
Min Period     :     4.025ns
Fmax           :     248.447MHz

Statistics:
Max            : SWNS     15.975ns, STNS      0.000ns,         0 Viol Endpoints,        11 Total Endpoints,        25 Paths Analyzed
Min            : HWNS      1.096ns, HTNS      0.000ns,         0 Viol Endpoints,        11 Total Endpoints,        25 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 15.975ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/dri_clk_reg.d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 3.909ns (cell 1.488ns (38%), net 2.421ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.q[0]
net (fo=2)                              0.600          0.746          net: u_ov5640_dri/u_i2c_dr/clk_cnt[9],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_1.d
LUT4                                    0.408    f     1.154       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_1.o
net (fo=1)                              0.562          1.716          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_2,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_5.a
LUT4                                    0.408    f     2.124       2  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_5.o
net (fo=4)                              0.697          2.821          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b_n,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_4.a
LUT2                                    0.408    f     3.229       3  pin: u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_4.o
net (fo=1)                              0.562          3.791          net: u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_3,  ../../src/ov5640/i2c_dri.v(88)
                                                                      pin: u_ov5640_dri/u_i2c_dr/dri_clk_reg.d
SEQ (reg)                               0.118    f     3.909          net: u_ov5640_dri/u_i2c_dr/dri_clk,  ../../src/ov5640/i2c_dri.v(47)
--------------------------------------------------------------------  ---------------
Arrival                                                3.909               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/dri_clk_reg.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 15.975               

Slack               : 15.975ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 3.909ns (cell 1.488ns (38%), net 2.421ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.q[0]
net (fo=2)                              0.600          0.746          net: u_ov5640_dri/u_i2c_dr/clk_cnt[5],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_3.d
LUT4                                    0.408    f     1.154       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_3.o
net (fo=1)                              0.562          1.716          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_4,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_5.b
LUT4                                    0.408    f     2.124       2  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_5.o
net (fo=4)                              0.697          2.821          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b_n,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[0]_syn_1.a
LUT2                                    0.408    f     3.229       3  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[0]_syn_1.o
net (fo=1)                              0.562          3.791          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b[0],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].d
SEQ (reg)                               0.118    f     3.909          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                3.909               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 15.975               

Slack               : 15.975ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3].d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 3.909ns (cell 1.488ns (38%), net 2.421ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.q[0]
net (fo=2)                              0.600          0.746          net: u_ov5640_dri/u_i2c_dr/clk_cnt[9],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_1.d
LUT4                                    0.408    f     1.154       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_1.o
net (fo=1)                              0.562          1.716          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_2,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_5.a
LUT4                                    0.408    f     2.124       2  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_5.o
net (fo=4)                              0.697          2.821          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b_n,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_6.a
LUT2                                    0.408    f     3.229       3  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_6.o
net (fo=1)                              0.562          3.791          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3].d
SEQ (reg)                               0.118    f     3.909          net: u_ov5640_dri/u_i2c_dr/clk_cnt[3],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                3.909               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 15.975               

Slack               : 15.975ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4].d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 3.909ns (cell 1.488ns (38%), net 2.421ns (62%))
Clock Skew          : 0.000ns
Logic Level         : 3 ( LUT4=2  LUT2=1 )
Max Fanout          : 4
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.q[0]
net (fo=2)                              0.600          0.746          net: u_ov5640_dri/u_i2c_dr/clk_cnt[9],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_1.d
LUT4                                    0.408    f     1.154       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_1.o
net (fo=1)                              0.562          1.716          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_2,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_5.a
LUT4                                    0.408    f     2.124       2  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_5.o
net (fo=4)                              0.697          2.821          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b_n,  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[4]_syn_1.a
LUT2                                    0.408    f     3.229       3  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[4]_syn_1.o
net (fo=1)                              0.562          3.791          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b[4],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4].d
SEQ (reg)                               0.118    f     3.909          net: u_ov5640_dri/u_i2c_dr/clk_cnt[4],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                3.909               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[4].clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 15.975               

Slack               : 17.768ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.fci (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 2.116ns (cell 1.465ns (69%), net 0.651ns (31%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.a[1]
ADDER                                   0.627    f     1.424       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.fco
net (fo=1)                              0.000          1.424          net: u_ov5640_dri/u_i2c_dr/add0_syn_52,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fci
ADDER                                   0.073    f     1.497          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fco
net (fo=1)                              0.000          1.497          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fci
ADDER                                   0.073    f     1.570          pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fco
net (fo=1)                              0.000          1.570          net: u_ov5640_dri/u_i2c_dr/add0_syn_56,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci
ADDER                                   0.073    f     1.643          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fco
net (fo=1)                              0.000          1.643          net: u_ov5640_dri/u_i2c_dr/add0_syn_58,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.fci
ADDER (reg)                             0.473    f     2.116       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[8],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                2.116               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 17.768               

Slack               : 17.841ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 2.043ns (cell 1.392ns (68%), net 0.651ns (32%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.a[1]
ADDER                                   0.627    f     1.424       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.fco
net (fo=1)                              0.000          1.424          net: u_ov5640_dri/u_i2c_dr/add0_syn_52,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fci
ADDER                                   0.073    f     1.497          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fco
net (fo=1)                              0.000          1.497          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fci
ADDER                                   0.073    f     1.570          pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fco
net (fo=1)                              0.000          1.570          net: u_ov5640_dri/u_i2c_dr/add0_syn_56,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci
ADDER (reg)                             0.473    f     2.043       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[6],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                2.043               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 17.841               

Slack               : 17.906ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.fci (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.327ns (67%), net 0.651ns (33%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.a[1]
ADDER                                   0.627    f     1.424       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.fco
net (fo=1)                              0.000          1.424          net: u_ov5640_dri/u_i2c_dr/add0_syn_52,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fci
ADDER                                   0.073    f     1.497          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fco
net (fo=1)                              0.000          1.497          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fci
ADDER                                   0.073    f     1.570          pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fco
net (fo=1)                              0.000          1.570          net: u_ov5640_dri/u_i2c_dr/add0_syn_56,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci
ADDER                                   0.073    f     1.643          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fco
net (fo=1)                              0.000          1.643          net: u_ov5640_dri/u_i2c_dr/add0_syn_58,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.fci
ADDER                                   0.073    f     1.716          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.fco
net (fo=1)                              0.000          1.716          net: u_ov5640_dri/u_i2c_dr/add0_syn_60,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.fci
ADDER (reg)                             0.262    f     1.978       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[9],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 17.906               

Slack               : 17.979ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.fci (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 1.905ns (cell 1.254ns (65%), net 0.651ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.a[1]
ADDER                                   0.627    f     1.424       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.fco
net (fo=1)                              0.000          1.424          net: u_ov5640_dri/u_i2c_dr/add0_syn_52,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fci
ADDER                                   0.073    f     1.497          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fco
net (fo=1)                              0.000          1.497          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fci
ADDER                                   0.073    f     1.570          pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fco
net (fo=1)                              0.000          1.570          net: u_ov5640_dri/u_i2c_dr/add0_syn_56,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci
ADDER                                   0.073    f     1.643          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fco
net (fo=1)                              0.000          1.643          net: u_ov5640_dri/u_i2c_dr/add0_syn_58,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.fci
ADDER (reg)                             0.262    f     1.905       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[7],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.905               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 17.979               

Slack               : 17.987ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fci (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 1.897ns (cell 1.246ns (65%), net 0.651ns (35%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.a[1]
ADDER                                   0.627    f     1.424       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.fco
net (fo=1)                              0.000          1.424          net: u_ov5640_dri/u_i2c_dr/add0_syn_52,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fci
ADDER (reg)                             0.473    f     1.897       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[2],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.897               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 17.987               

Slack               : 18.052ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : setup
Process             : slow
Budget              : 20.000ns { clk rising@20.000ns - clk rising@0.000ns }
Data Path Delay     : 1.832ns (cell 1.181ns (64%), net 0.651ns (36%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( ADDER=2 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].q
net (fo=3)                              0.651          0.797          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.a[1]
ADDER                                   0.627    f     1.424       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_68.fco
net (fo=1)                              0.000          1.424          net: u_ov5640_dri/u_i2c_dr/add0_syn_52,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fci
ADDER                                   0.073    f     1.497          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.fco
net (fo=1)                              0.000          1.497          net: u_ov5640_dri/u_i2c_dr/add0_syn_54,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fci
ADDER                                   0.073    f     1.570          pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.fco
net (fo=1)                              0.000          1.570          net: u_ov5640_dri/u_i2c_dr/add0_syn_56,  ../../src/ov5640/i2c_dri.v(97)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.fci
ADDER (reg)                             0.262    f     1.832       2  net: u_ov5640_dri/u_i2c_dr/clk_cnt[5],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.832               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
capture edge                           20.000    r    20.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         19.884               
clock uncertainty                       0.000         19.884               
clock pessimism                         0.000         19.884               
--------------------------------------------------------------------  ---------------
Required                                              19.884               
--------------------------------------------------------------------  ---------------
Slack                                                 18.052               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.096ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.a[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.157ns (cell 0.557ns (48%), net 0.600ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: u_ov5640_dri/u_i2c_dr/clk_cnt[1],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.a[0]
ADDER (reg)                             0.448    r     1.157       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[1],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.157               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.096               

Slack               : 1.096ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.a[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.157ns (cell 0.557ns (48%), net 0.600ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.q[1]
net (fo=2)                              0.600          0.709          net: u_ov5640_dri/u_i2c_dr/clk_cnt[2],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.a[1]
ADDER (reg)                             0.448    r     1.157       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[2],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.157               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[2]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.096               

Slack               : 1.096ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.a[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.157ns (cell 0.557ns (48%), net 0.600ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: u_ov5640_dri/u_i2c_dr/clk_cnt[5],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.a[0]
ADDER (reg)                             0.448    r     1.157       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[5],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.157               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.096               

Slack               : 1.096ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.a[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.157ns (cell 0.557ns (48%), net 0.600ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.q[1]
net (fo=2)                              0.600          0.709          net: u_ov5640_dri/u_i2c_dr/clk_cnt[6],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.a[1]
ADDER (reg)                             0.448    r     1.157       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[6],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.157               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[6]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.096               

Slack               : 1.096ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.a[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.157ns (cell 0.557ns (48%), net 0.600ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: u_ov5640_dri/u_i2c_dr/clk_cnt[7],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.a[0]
ADDER (reg)                             0.448    r     1.157       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[7],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.157               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.096               

Slack               : 1.096ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.a[1] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.157ns (cell 0.557ns (48%), net 0.600ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.q[1]
net (fo=2)                              0.600          0.709          net: u_ov5640_dri/u_i2c_dr/clk_cnt[8],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.a[1]
ADDER (reg)                             0.448    r     1.157       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[8],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.157               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[8]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.096               

Slack               : 1.096ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.a[0] (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.157ns (cell 0.557ns (48%), net 0.600ns (52%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
ADDER (clk2q)                           0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.q[0]
net (fo=2)                              0.600          0.709          net: u_ov5640_dri/u_i2c_dr/clk_cnt[9],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.a[0]
ADDER (reg)                             0.448    r     1.157       1  net: u_ov5640_dri/u_i2c_dr/clk_cnt[9],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.157               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[9]_syn_4.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.096               

Slack               : 1.627ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 1.688ns (cell 0.475ns (28%), net 1.213ns (72%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 3
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].q
net (fo=3)                              0.651          0.760          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[0]_syn_1.b
LUT2                                    0.282    r     1.042       1  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[0]_syn_1.o
net (fo=1)                              0.562          1.604          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b[0],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].d
SEQ (reg)                               0.084    r     1.688          net: u_ov5640_dri/u_i2c_dr/clk_cnt[0],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                1.688               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[0].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.627               

Slack               : 2.192ns
Begin Point         : u_ov5640_dri/u_i2c_dr/dri_clk_reg.clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/dri_clk_reg.d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 2.253ns (cell 0.475ns (21%), net 1.778ns (79%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT2=1 )
Max Fanout          : 63
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/dri_clk_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/dri_clk_reg.q
net (fo=63)                             1.216          1.325          net: u_ov5640_dri/u_i2c_dr/dri_clk,  ../../src/ov5640/i2c_dri.v(47)
                                                                      pin: u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_4.b
LUT2                                    0.282    r     1.607       1  pin: u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_4.o
net (fo=1)                              0.562          2.169          net: u_ov5640_dri/u_i2c_dr/dri_clk_reg_syn_3,  ../../src/ov5640/i2c_dri.v(88)
                                                                      pin: u_ov5640_dri/u_i2c_dr/dri_clk_reg.d
SEQ (reg)                               0.084    r     2.253          net: u_ov5640_dri/u_i2c_dr/dri_clk,  ../../src/ov5640/i2c_dri.v(47)
--------------------------------------------------------------------  ---------------
Arrival                                                2.253               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/dri_clk_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  2.192               

Slack               : 2.502ns
Begin Point         : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3].clk (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
End Point           : u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3].d (rising edge triggered by clock clk  { rise@0.000000ns  fall@10.000000ns  period=20.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { clk rising@0.000ns - clk rising@0.000ns }
Data Path Delay     : 2.563ns (cell 0.839ns (32%), net 1.724ns (68%))
Clock Skew          : 0.000ns
Logic Level         : 2 ( LUT2=1  ADDER=1 )
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3].q
net (fo=2)                              0.600          0.709          net: u_ov5640_dri/u_i2c_dr/clk_cnt[3],  ../../src/ov5640/i2c_dri.v(71)
                                                                      pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.a[0]
ADDER                                   0.364    r     1.073       1  pin: u_ov5640_dri/u_i2c_dr/add0_syn_71.f[0]
net (fo=1)                              0.562          1.635          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b1[3],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_6.b
LUT2                                    0.282    r     1.917       2  pin: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3]_syn_6.o
net (fo=1)                              0.562          2.479          net: u_ov5640_dri/u_i2c_dr/clk_cnt_b[3],  NOFILE(0)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3].d
SEQ (reg)                               0.084    r     2.563          net: u_ov5640_dri/u_i2c_dr/clk_cnt[3],  ../../src/ov5640/i2c_dri.v(71)
--------------------------------------------------------------------  ---------------
Arrival                                                2.563               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: u_ov5640_dri/u_i2c_dr/clk_cnt_reg[3].clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  2.502               


----------------------------------------------------------------------------------------------------
Path Group     :     sys_pll_m0/pll_inst.clkc[0] -> video_pll_m0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     sys_pll_m0/pll_inst.clkc[0]
To Clock       :     video_pll_m0/pll_inst.clkc[0]
Min Period     :     31.800ns
Fmax           :     31.447MHz

Statistics:
Max            : SWNS     -1.120ns, STNS     -1.724ns,         3 Viol Endpoints,         3 Total Endpoints,         3 Paths Analyzed
Min            : HWNS      0.659ns, HTNS      0.000ns,         0 Viol Endpoints,         3 Total Endpoints,         3 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -1.120ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : video_timing_data_m0/read_req_reg.d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { video_pll_m0/pll_inst.clkc[0] rising@105.000ns - sys_pll_m0/pll_inst.clkc[0] rising@104.000ns }
Data Path Delay     : 2.004ns (cell 0.672ns (33%), net 1.332ns (67%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                           104.000    r   104.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r   104.146          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770        104.916          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_4.a
LUT4                                    0.408    f   105.324       1  pin: video_timing_data_m0/read_req_reg_syn_4.o
net (fo=1)                              0.562        105.886          net: video_timing_data_m0/read_req_reg_syn_3,  ../../src/video_timing_data.v(68)
                                                                      pin: video_timing_data_m0/read_req_reg.d
SEQ (reg)                               0.118    f   106.004          net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
--------------------------------------------------------------------  ---------------
Arrival                                              106.004               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg.clk
capture edge                          105.000    r   105.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116        104.884               
clock uncertainty                       0.000        104.884               
clock pessimism                         0.000        104.884               
--------------------------------------------------------------------  ---------------
Required                                             104.884               
--------------------------------------------------------------------  ---------------
Slack                                                 -1.120               

Slack               : -0.302ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst0_reg.sr (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { video_pll_m0/pll_inst.clkc[0] rising@105.000ns - sys_pll_m0/pll_inst.clkc[0] rising@104.000ns }
Data Path Delay     : 1.002ns (cell 0.232ns (23%), net 0.770ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                           104.000    r   104.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r   104.146          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770        104.916          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst0_reg.sr
SEQ (reg)                               0.086    r   105.002               
--------------------------------------------------------------------  ---------------
Arrival                                              105.002               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst0_reg.clk
capture edge                          105.000    r   105.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300        104.700               
clock uncertainty                       0.000        104.700               
clock pessimism                         0.000        104.700               
--------------------------------------------------------------------  ---------------
Required                                             104.700               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.302               

Slack               : -0.302ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst1_reg.sr (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : recovery
Process             : slow
Budget              : 1.000ns { video_pll_m0/pll_inst.clkc[0] rising@105.000ns - sys_pll_m0/pll_inst.clkc[0] rising@104.000ns }
Data Path Delay     : 1.002ns (cell 0.232ns (23%), net 0.770ns (77%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                           104.000    r   104.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r   104.146          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770        104.916          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg.sr
SEQ (reg)                               0.086    r   105.002               
--------------------------------------------------------------------  ---------------
Arrival                                              105.002               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg.clk
capture edge                          105.000    r   105.000               
--------------------------------------------------------------------  ---------------
recovery                               -0.300        104.700               
clock uncertainty                       0.000        104.700               
clock pessimism                         0.000        104.700               
--------------------------------------------------------------------  ---------------
Required                                             104.700               
--------------------------------------------------------------------  ---------------
Slack                                                 -0.302               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.659ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst0_reg.sr (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.959ns (cell 0.189ns (19%), net 0.770ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770          0.898          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst0_reg.sr
SEQ (reg)                               0.061    f     0.959               
--------------------------------------------------------------------  ---------------
Arrival                                                0.959               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.659               

Slack               : 0.659ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/asy_r_rst1_reg.sr (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : removal
Process             : slow
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.959ns (cell 0.189ns (19%), net 0.770ns (81%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770          0.898          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg.sr
SEQ (reg)                               0.061    f     0.959               
--------------------------------------------------------------------  ---------------
Arrival                                                0.959               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/asy_r_rst1_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
removal                                 0.300          0.300               
clock uncertainty                       0.000          0.300               
clock pessimism                         0.000          0.300               
--------------------------------------------------------------------  ---------------
Required                                               0.300               
--------------------------------------------------------------------  ---------------
Slack                                                  0.659               

Slack               : 1.746ns
Begin Point         : frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : video_timing_data_m0/read_req_reg.d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.807ns (cell 0.475ns (26%), net 1.332ns (74%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( LUT4=1 )
Max Fanout          : 6
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr_reg.q
net (fo=6)                              0.770          0.879          net: frame_read_write_m0/frame_fifo_read_m0/fifo_aclr,  ../../src/frame_fifo_read.v(39)
                                                                      pin: video_timing_data_m0/read_req_reg_syn_4.a
LUT4                                    0.282    r     1.161       1  pin: video_timing_data_m0/read_req_reg_syn_4.o
net (fo=1)                              0.562          1.723          net: video_timing_data_m0/read_req_reg_syn_3,  ../../src/video_timing_data.v(68)
                                                                      pin: video_timing_data_m0/read_req_reg.d
SEQ (reg)                               0.084    r     1.807          net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
--------------------------------------------------------------------  ---------------
Arrival                                                1.807               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  1.746               


----------------------------------------------------------------------------------------------------
Path Group     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] -> Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
Type           :     Same Domain
From Clock     :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
To Clock       :     Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
Min Period     :     3.764ns
Fmax           :     265.675MHz

Statistics:
Max            : SWNS      1.059ns, STNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
Min            : HWNS      6.661ns, HTNS      0.000ns,         0 Viol Endpoints,         2 Total Endpoints,         2 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 1.059ns
Begin Point         : Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : recovery
Process             : slow
Budget              : 2.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.971ns (cell 0.146ns (15%), net 0.825ns (85%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.971          net: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../src/udp/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)                               0.000    f     0.971               
--------------------------------------------------------------------  ---------------
Arrival                                                0.971               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../src/udp/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
recovery                                0.030          2.030               
clock uncertainty                       0.000          2.030               
clock pessimism                         0.000          2.030               
--------------------------------------------------------------------  ---------------
Required                                               2.030               
--------------------------------------------------------------------  ---------------
Slack                                                  1.059               

Slack               : 1.231ns
Begin Point         : Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 2.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@2.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.708ns (cell 0.146ns (20%), net 0.562ns (80%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.q
net (fo=1)                              0.562          0.708          net: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../src/udp/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)                               0.000    f     0.708          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../src/top.v(33)
--------------------------------------------------------------------  ---------------
Arrival                                                0.708               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../src/udp/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                            2.000    r     2.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.061          1.939               
clock uncertainty                       0.000          1.939               
clock pessimism                         0.000          1.939               
--------------------------------------------------------------------  ---------------
Required                                               1.939               
--------------------------------------------------------------------  ---------------
Slack                                                  1.231               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.661ns
Begin Point         : Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.rst (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : removal
Process             : slow
Budget              : 6.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.953ns (cell 0.128ns (13%), net 0.825ns (87%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 8
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.128    f     0.128          pin: Led_TOP_u0/u4_trimac_block/reset_reg2_reg[1].q
net (fo=8)                              0.825          0.953          net: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/reset,  ../../src/udp/tx_clk_en_gen.v(18)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.rst
PAD (reg)                               0.000    f     0.953               
--------------------------------------------------------------------  ---------------
Arrival                                                0.953               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../src/udp/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
removal                                 0.292         -5.708               
clock uncertainty                       0.000         -5.708               
clock pessimism                         0.000         -5.708               
--------------------------------------------------------------------  ---------------
Required                                              -5.708               
--------------------------------------------------------------------  ---------------
Slack                                                  6.661               

Slack               : 6.674ns
Begin Point         : Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.clk (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : phy1_rgmii_tx_clk_syn_2.do[0] (rising edge triggered by clock Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]  { rise@2.000000ns  fall@6.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 6.000ns { Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0] rising@0.000ns - Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4] rising@-6.000ns }
Data Path Delay     : 0.671ns (cell 0.109ns (16%), net 0.562ns (84%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_buf,  ../../al_ip/udp/pll_gen.v(46)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/bufg_feedback.clko
net (fo=2)                              0.000          0.000          net: Led_TOP_u0/u_clk_gen/u_pll_0/clk0_out,  ../../al_ip/udp/pll_gen.v(40)
                                                                      pin: Led_TOP_u0/temac_clk_syn_1.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_1.o
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/temac_clk,  ../../src/udp/Led_Top.v(106)
                                                                      pin: Led_TOP_u0/temac_clk_syn_2.i
BUFKEEP                                 0.000          0.000          pin: Led_TOP_u0/temac_clk_syn_2.o
net (fo=632)                            0.000          0.000          net: Led_TOP_u0/u4_trimac_block/gtx_clk,  ../../src/udp/temac_block.v(10)
                                                                      pin: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: Led_TOP_u0/u4_trimac_block/u_tx_clk_en_gen/rgmii_txc_en_shift_reg.q
net (fo=1)                              0.562          0.671          net: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/d0,  ../../src/udp/ODDR.v(33)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.do[0]
PAD (reg)                               0.000    f     0.671          net: phy1_rgmii_tx_clkphy1_rgmii_tx_clk,  ../../src/top.v(33)
--------------------------------------------------------------------  ---------------
Arrival                                                0.671               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.refclk
PLL                                     0.000          0.000          pin: Led_TOP_u0/u_clk_gen/u_pll_0/pll_inst.clkc[4]
net (fo=1)                              0.000          0.000          net: Led_TOP_u0/u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk,  ../../src/udp/ODDR.v(31)
                                                                      pin: phy1_rgmii_tx_clk_syn_2.osclk
capture edge                           -6.000    r    -6.000               
--------------------------------------------------------------------  ---------------
hold                                   -0.003         -6.003               
clock uncertainty                       0.000         -6.003               
clock pessimism                         0.000         -6.003               
--------------------------------------------------------------------  ---------------
Required                                              -6.003               
--------------------------------------------------------------------  ---------------
Slack                                                  6.674               


----------------------------------------------------------------------------------------------------
Path Group     :     video_pll_m0/pll_inst.clkc[0] -> sys_pll_m0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     video_pll_m0/pll_inst.clkc[0]
To Clock       :     sys_pll_m0/pll_inst.clkc[0]
Min Period     :     7.840ns
Fmax           :     127.551MHz

Statistics:
Max            : SWNS      0.020ns, STNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
Min            : HWNS      0.732ns, HTNS      0.000ns,         0 Viol Endpoints,         1 Total Endpoints,         1 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.020ns
Begin Point         : video_timing_data_m0/read_req_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.d (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 1.000ns { sys_pll_m0/pll_inst.clkc[0] rising@16.000ns - video_pll_m0/pll_inst.clkc[0] rising@15.000ns }
Data Path Delay     : 0.864ns (cell 0.264ns (30%), net 0.600ns (70%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg.clk
launch edge                            15.000    r    15.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r    15.146          pin: video_timing_data_m0/read_req_reg.q
net (fo=2)                              0.600         15.746          net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.d
SEQ (reg)                               0.118    f    15.864          net: frame_read_write_m0/frame_fifo_read_m0/read_req_d0,  ../../src/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                               15.864               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.clk
capture edge                           16.000    r    16.000               
--------------------------------------------------------------------  ---------------
setup                                  -0.116         15.884               
clock uncertainty                       0.000         15.884               
clock pessimism                         0.000         15.884               
--------------------------------------------------------------------  ---------------
Required                                              15.884               
--------------------------------------------------------------------  ---------------
Slack                                                  0.020               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 0.732ns
Begin Point         : video_timing_data_m0/read_req_reg.clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.d (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 0.000ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.793ns (cell 0.193ns (24%), net 0.600ns (76%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 2
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: video_timing_data_m0/read_req_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.109    f     0.109          pin: video_timing_data_m0/read_req_reg.q
net (fo=2)                              0.600          0.709          net: video_timing_data_m0/read_req,  ../../src/video_timing_data.v(8)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.d
SEQ (reg)                               0.084    r     0.793          net: frame_read_write_m0/frame_fifo_read_m0/read_req_d0,  ../../src/frame_fifo_read.v(53)
--------------------------------------------------------------------  ---------------
Arrival                                                0.793               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/frame_fifo_read_m0/read_req_d0_reg.clk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.061          0.061               
clock uncertainty                       0.000          0.061               
clock pessimism                         0.000          0.061               
--------------------------------------------------------------------  ---------------
Required                                               0.061               
--------------------------------------------------------------------  ---------------
Slack                                                  0.732               


Inter clock domain timing
--------------------------------------------------

IP timing
--------------------------------------------------

Timing details for EG_PHY_SDRAM_2M_32
------------------------------

Timing details for U3/sdram
------------------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     sys_pll_m0/pll_inst.clkc[0] -> sys_pll_m0/pll_inst.clkc[1]
Type           :     Same Domain
From Clock     :     sys_pll_m0/pll_inst.clkc[0]
To Clock       :     sys_pll_m0/pll_inst.clkc[1]
Min Period     :     18.582ns
Fmax           :     53.816MHz

Statistics:
Max            : SWNS     -5.291ns, STNS   -188.720ns,        48 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
Min            : HWNS      7.364ns, HTNS      0.000ns,         0 Viol Endpoints,        48 Total Endpoints,        48 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -5.291ns
Begin Point         : U3/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_1.ts
PAD                                     3.047    f     4.291       1  pin: U3/sdram_syn_1.bpad
net (fo=0)                              0.000          4.291          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.291               

Slack               : -5.291ns
Begin Point         : U3/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_2.ts
PAD                                     3.047    f     4.291       1  pin: U3/sdram_syn_2.bpad
net (fo=0)                              0.000          4.291          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.291               

Slack               : -5.291ns
Begin Point         : U3/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_3.ts
PAD                                     3.047    f     4.291       1  pin: U3/sdram_syn_3.bpad
net (fo=0)                              0.000          4.291          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.291               

Slack               : -5.291ns
Begin Point         : U3/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_7.ts
PAD                                     3.047    f     4.291       1  pin: U3/sdram_syn_7.bpad
net (fo=0)                              0.000          4.291          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.291               

Slack               : -5.291ns
Begin Point         : U3/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[23] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_18.ts
PAD                                     3.047    f     4.291       1  pin: U3/sdram_syn_18.bpad
net (fo=0)                              0.000          4.291          net: dq[23],  NOFILE(0)
                                                                      pin: U3/sdram.dq[23]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.291               

Slack               : -5.291ns
Begin Point         : U3/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[22] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_19.ts
PAD                                     3.047    f     4.291       1  pin: U3/sdram_syn_19.bpad
net (fo=0)                              0.000          4.291          net: dq[22],  NOFILE(0)
                                                                      pin: U3/sdram.dq[22]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.291               

Slack               : -5.291ns
Begin Point         : U3/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[21] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_20.ts
PAD                                     3.047    f     4.291       1  pin: U3/sdram_syn_20.bpad
net (fo=0)                              0.000          4.291          net: dq[21],  NOFILE(0)
                                                                      pin: U3/sdram.dq[21]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.291               

Slack               : -5.291ns
Begin Point         : U3/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[20] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_21.ts
PAD                                     3.047    f     4.291       1  pin: U3/sdram_syn_21.bpad
net (fo=0)                              0.000          4.291          net: dq[20],  NOFILE(0)
                                                                      pin: U3/sdram.dq[20]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.291               

Slack               : -5.291ns
Begin Point         : U3/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[19] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_22.ts
PAD                                     3.047    f     4.291       1  pin: U3/sdram_syn_22.bpad
net (fo=0)                              0.000          4.291          net: dq[19],  NOFILE(0)
                                                                      pin: U3/sdram.dq[19]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.291               

Slack               : -5.291ns
Begin Point         : U3/u2_ram/u2_wrrd/sdr_t_reg.clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[18] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 9.291ns (cell 8.193ns (88%), net 1.098ns (12%))
Clock Skew          : 0.000ns
Logic Level         : 1 ( PAD=1 )
Max Fanout          : 33
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/u2_ram/u2_wrrd/sdr_t_reg.clk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: U3/u2_ram/u2_wrrd/sdr_t_reg.q
net (fo=33)                             1.098          1.244          net: U3/u2_ram/u2_wrrd/sdr_t,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
                                                                      pin: U3/sdram_syn_23.ts
PAD                                     3.047    f     4.291       1  pin: U3/sdram_syn_23.bpad
net (fo=0)                              0.000          4.291          net: dq[18],  NOFILE(0)
                                                                      pin: U3/sdram.dq[18]
--------------------------------------------------------------------  ---------------
Arrival                                                4.291               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                            4.000    r     4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -5.000         -1.000               
clock uncertainty                       0.000         -1.000               
clock pessimism                         0.000         -1.000               
--------------------------------------------------------------------  ---------------
Required                                              -1.000               
--------------------------------------------------------------------  ---------------
Slack                                                 -5.291               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 7.364ns
Begin Point         : U3/sdram_syn_1.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_1.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: U3/sdram_syn_1.bpad
net (fo=0)                              0.000          2.364          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram.dq[0]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_2.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_2.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: U3/sdram_syn_2.bpad
net (fo=0)                              0.000          2.364          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram.dq[6]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_3.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_3.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: U3/sdram_syn_3.bpad
net (fo=0)                              0.000          2.364          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram.dq[7]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_6.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.we_n (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_6.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: U3/sdram_syn_6.opad
net (fo=1)                              0.000          2.364          net: we_n,  NOFILE(0)
                                                                      pin: U3/sdram.we_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_7.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_7.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: U3/sdram_syn_7.bpad
net (fo=0)                              0.000          2.364          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram.dq[1]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_8.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.cas_n (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_8.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: U3/sdram_syn_8.opad
net (fo=1)                              0.000          2.364          net: cas_n,  NOFILE(0)
                                                                      pin: U3/sdram.cas_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_9.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.ras_n (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_9.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: U3/sdram_syn_9.opad
net (fo=1)                              0.000          2.364          net: ras_n,  NOFILE(0)
                                                                      pin: U3/sdram.ras_n
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_11.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[9] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_11.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: U3/sdram_syn_11.opad
net (fo=1)                              0.000          2.364          net: addr[9],  NOFILE(0)
                                                                      pin: U3/sdram.addr[9]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_12.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[8] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_12.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: U3/sdram_syn_12.opad
net (fo=1)                              0.000          2.364          net: addr[8],  NOFILE(0)
                                                                      pin: U3/sdram.addr[8]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               

Slack               : 7.364ns
Begin Point         : U3/sdram_syn_13.osclk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : U3/sdram.addr[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[1] rising@-4.000ns }
Data Path Delay     : 3.364ns (cell 3.364ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_13.osclk
launch edge                             0.000    r     0.000               
--------------------------------------------------------------------  ---------------
PAD (clk2q)                             2.364    r     2.364          pin: U3/sdram_syn_13.opad
net (fo=1)                              0.000          2.364          net: addr[7],  NOFILE(0)
                                                                      pin: U3/sdram.addr[7]
--------------------------------------------------------------------  ---------------
Arrival                                                2.364               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
capture edge                           -4.000    r    -4.000               
--------------------------------------------------------------------  ---------------
output (hard ip)                       -1.000         -5.000               
clock uncertainty                       0.000         -5.000               
clock pessimism                         0.000         -5.000               
--------------------------------------------------------------------  ---------------
Required                                              -5.000               
--------------------------------------------------------------------  ---------------
Slack                                                  7.364               


----------------------------------------------------------------------------------------------------
Path Group     :     sys_pll_m0/pll_inst.clkc[1] -> sys_pll_m0/pll_inst.clkc[0]
Type           :     Same Domain
From Clock     :     sys_pll_m0/pll_inst.clkc[1]
To Clock       :     sys_pll_m0/pll_inst.clkc[0]
Min Period     :     12.586ns
Fmax           :     79.453MHz

Statistics:
Max            : SWNS     -2.293ns, STNS    -73.376ns,        32 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
Min            : HWNS      5.817ns, HTNS      0.000ns,         0 Viol Endpoints,        32 Total Endpoints,        32 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : -2.293ns
Begin Point         : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_1.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          9.000          pin: U3/sdram.dq[0]
net (fo=0)                              0.000          9.000          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram_syn_1.bpad
PAD (reg)                               1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[0]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_1.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_2.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          9.000          pin: U3/sdram.dq[6]
net (fo=0)                              0.000          9.000          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram_syn_2.bpad
PAD (reg)                               1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[6]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_2.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_3.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          9.000          pin: U3/sdram.dq[7]
net (fo=0)                              0.000          9.000          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram_syn_3.bpad
PAD (reg)                               1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[7]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_3.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_7.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          9.000          pin: U3/sdram.dq[1]
net (fo=0)                              0.000          9.000          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram_syn_7.bpad
PAD (reg)                               1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[1]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_7.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[23] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_18.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          9.000          pin: U3/sdram.dq[23]
net (fo=0)                              0.000          9.000          net: dq[23],  NOFILE(0)
                                                                      pin: U3/sdram_syn_18.bpad
PAD (reg)                               1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[23]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_18.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[22] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_19.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          9.000          pin: U3/sdram.dq[22]
net (fo=0)                              0.000          9.000          net: dq[22],  NOFILE(0)
                                                                      pin: U3/sdram_syn_19.bpad
PAD (reg)                               1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[22]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_19.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[21] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_20.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          9.000          pin: U3/sdram.dq[21]
net (fo=0)                              0.000          9.000          net: dq[21],  NOFILE(0)
                                                                      pin: U3/sdram_syn_20.bpad
PAD (reg)                               1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[21]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_20.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[20] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_21.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          9.000          pin: U3/sdram.dq[20]
net (fo=0)                              0.000          9.000          net: dq[20],  NOFILE(0)
                                                                      pin: U3/sdram_syn_21.bpad
PAD (reg)                               1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[20]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_21.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[19] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_22.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          9.000          pin: U3/sdram.dq[19]
net (fo=0)                              0.000          9.000          net: dq[19],  NOFILE(0)
                                                                      pin: U3/sdram_syn_22.bpad
PAD (reg)                               1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[19]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_22.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               

Slack               : -2.293ns
Begin Point         : U3/sdram.dq[18] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_23.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[0] rising@8.000ns - sys_pll_m0/pll_inst.clkc[1] rising@4.000ns }
Data Path Delay     : 6.453ns (cell 6.453ns (100%), net 0.000ns (0%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         5.000          9.000          pin: U3/sdram.dq[18]
net (fo=0)                              0.000          9.000          net: dq[18],  NOFILE(0)
                                                                      pin: U3/sdram_syn_23.bpad
PAD (reg)                               1.453    f    10.453          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[18]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                               10.453               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_23.ipclk
capture edge                            8.000    r     8.000               
--------------------------------------------------------------------  ---------------
setup                                   0.160          8.160               
clock uncertainty                       0.000          8.160               
clock pessimism                         0.000          8.160               
--------------------------------------------------------------------  ---------------
Required                                               8.160               
--------------------------------------------------------------------  ---------------
Slack                                                 -2.293               



Min Paths
----------------------------------------------------------------------------------------------------
Slack               : 5.817ns
Begin Point         : U3/sdram.dq[0] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_1.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          5.000          pin: U3/sdram.dq[0]
net (fo=0)                              0.000          5.000          net: dq[0],  NOFILE(0)
                                                                      pin: U3/sdram_syn_1.bpad
PAD (reg)                               0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[0]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_1.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[6] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_2.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          5.000          pin: U3/sdram.dq[6]
net (fo=0)                              0.000          5.000          net: dq[6],  NOFILE(0)
                                                                      pin: U3/sdram_syn_2.bpad
PAD (reg)                               0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[6]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_2.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[7] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_3.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          5.000          pin: U3/sdram.dq[7]
net (fo=0)                              0.000          5.000          net: dq[7],  NOFILE(0)
                                                                      pin: U3/sdram_syn_3.bpad
PAD (reg)                               0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[7]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_3.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[1] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_7.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          5.000          pin: U3/sdram.dq[1]
net (fo=0)                              0.000          5.000          net: dq[1],  NOFILE(0)
                                                                      pin: U3/sdram_syn_7.bpad
PAD (reg)                               0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[1]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_7.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[23] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_18.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          5.000          pin: U3/sdram.dq[23]
net (fo=0)                              0.000          5.000          net: dq[23],  NOFILE(0)
                                                                      pin: U3/sdram_syn_18.bpad
PAD (reg)                               0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[23]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_18.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[22] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_19.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          5.000          pin: U3/sdram.dq[22]
net (fo=0)                              0.000          5.000          net: dq[22],  NOFILE(0)
                                                                      pin: U3/sdram_syn_19.bpad
PAD (reg)                               0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[22]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_19.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[21] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_20.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          5.000          pin: U3/sdram.dq[21]
net (fo=0)                              0.000          5.000          net: dq[21],  NOFILE(0)
                                                                      pin: U3/sdram_syn_20.bpad
PAD (reg)                               0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[21]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_20.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[20] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_21.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          5.000          pin: U3/sdram.dq[20]
net (fo=0)                              0.000          5.000          net: dq[20],  NOFILE(0)
                                                                      pin: U3/sdram_syn_21.bpad
PAD (reg)                               0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[20]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_21.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[19] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_22.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          5.000          pin: U3/sdram.dq[19]
net (fo=0)                              0.000          5.000          net: dq[19],  NOFILE(0)
                                                                      pin: U3/sdram_syn_22.bpad
PAD (reg)                               0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[19]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_22.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               

Slack               : 5.817ns
Begin Point         : U3/sdram.dq[18] (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[1]  { rise@4.000000ns  fall@0.000000ns  period=8.000000 })
End Point           : U3/sdram_syn_23.bpad (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : hold
Process             : fast
Budget              : 4.000ns { sys_pll_m0/pll_inst.clkc[1] rising@4.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 1.978ns (cell 1.978ns (99%), net 0.000ns (1%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 0
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[1]
net (fo=1)                              0.000          0.000          net: U3/u2_ram/Sdr_clk_sft,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(15)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_1.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_1.o
net (fo=1)                              0.000          0.000          net: U3/u2_ram/SDRAM_CLK,  ../../src/sdram/enc_file/sdr_as_ram.enc.v(35)
                                                                      pin: U3/u2_ram/SDRAM_CLK_syn_2.i
BUFKEEP                                 0.000          0.000          pin: U3/u2_ram/SDRAM_CLK_syn_2.o
net (fo=1)                              0.000          0.000          net: U3/SDRAM_CLK,  ../../src/sdram/sdram.v(46)
                                                                      pin: U3/sdram_syn_45.do[0]
PAD                                     0.000          0.000          pin: U3/sdram_syn_45.opad
net (fo=1)                              0.000          0.000          net: clk0,  NOFILE(0)
                                                                      pin: U3/sdram.clk
launch edge                             4.000    r     4.000               
--------------------------------------------------------------------  ---------------
input (hard ip)                         1.000          5.000          pin: U3/sdram.dq[18]
net (fo=0)                              0.000          5.000          net: dq[18],  NOFILE(0)
                                                                      pin: U3/sdram_syn_23.bpad
PAD (reg)                               0.978    r     5.978          net: U3/u2_ram/u2_wrrd/Sdr_rd_dout[18]_syn_3,  ../../src/sdram/enc_file/sdr_wrrd.enc.v(0)
--------------------------------------------------------------------  ---------------
Arrival                                                5.978               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: U3/sdram_syn_23.ipclk
capture edge                            0.000    r     0.000               
--------------------------------------------------------------------  ---------------
hold                                    0.161          0.161               
clock uncertainty                       0.000          0.161               
clock pessimism                         0.000          0.161               
--------------------------------------------------------------------  ---------------
Required                                               0.161               
--------------------------------------------------------------------  ---------------
Slack                                                  5.817               





Timing details for FRAME_READ_WRITE_M0/READ_BUF
------------------------------

Timing details for frame_read_write_m0/read_buf
------------------------------------------------------------

Timing details for constraint:
	set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700

Type           :     SMD

Statistics:
Max            : SWNS      6.758ns, STNS      0.000ns,         0 Viol Endpoints,        18 Total Endpoints,        18 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.758ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_3,  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[0].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_3,  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[1].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_3,  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[2].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_3,  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[3].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_3,  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[4].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_3,  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[5].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_3,  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[6].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_3,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_4,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[7]_syn_3,  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[7].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
End Point           : frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { sys_pll_m0/pll_inst.clkc[0] rising@0.000ns - video_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_3,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_4,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1[8]_syn_3,  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/rd_to_wr_cross_inst/sync_r1_reg[8].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock video_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@7.500000ns  period=15.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns { video_pll_m0/pll_inst.clkc[0] rising@0.000ns - sys_pll_m0/pll_inst.clkc[0] rising@0.000ns }
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../al_ip/afifo_32_16_256.v(263)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_3,  ../../al_ip/afifo_32_16_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: video_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: video_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: video_pll_m0/clk0_buf,  ../../al_ip/video_pll.v(35)
                                                                      pin: video_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: video_pll_m0/bufg_feedback.clko
net (fo=313)                            0.000          0.000          net: u3_hdmi_tx/Inst_DVITransmitter/PCLK_I,  ../../src/hdmi/enc_file/DVITransmitter.enc.vhd(23)
                                                                      pin: frame_read_write_m0/read_buf/wr_to_rd_cross_inst/sync_r1_reg[0].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               



Min Paths
----------------------------------------------------------------------------------------------------





Timing details for FRAME_READ_WRITE_M0/WRITE_BUF
------------------------------

Timing details for frame_read_write_m0/write_buf
------------------------------------------------------------

Timing details for constraint:
	set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700
--------------------------------------------------

----------------------------------------------------------------------------------------------------
Path Group     :     
set_max_delay -from [get_regs -nowarn {*/primary_addr_gray_reg[*]}] -to [get_regs -nowarn {*/sync_r1[*]}] -datapath_only 7.700

Type           :     SMD

Statistics:
Max            : SWNS      6.758ns, STNS      0.000ns,         0 Viol Endpoints,        18 Total Endpoints,        18 Paths Analyzed
Min            : HWNS      0.000ns, HTNS      0.000ns,         0 Viol Endpoints,         0 Total Endpoints,         0 Paths Analyzed
----------------------------------------------------------------------------------------------------

Max Paths
----------------------------------------------------------------------------------------------------
Slack               : 6.758ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[0]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[1].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_3,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_4,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[1].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[1]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[2].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_3,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_4,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[2].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[2]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[3].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_3,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_4,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[3].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[3]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[4].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_3,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_4,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[4].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[4]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[5].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_3,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_4,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[5].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[5]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[6].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_3,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_4,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[6].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[6]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[7].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_3,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_4,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[7].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[7]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
End Point           : frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].clk
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg_reg[8].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_3,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_4,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1_reg[8].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/write_buf/rd_to_wr_cross_inst/sync_r1[8]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               

Slack               : 6.758ns
Begin Point         : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].clk
End Point           : frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d (rising edge triggered by clock sys_pll_m0/pll_inst.clkc[0]  { rise@0.000000ns  fall@4.000000ns  period=8.000000 })
Check Type          : setup
Process             : slow
Budget              : 7.700ns
Data Path Delay     : 0.826ns (cell 0.264ns (31%), net 0.562ns (69%))
Clock Skew          : 0.000ns
Logic Level         : 0
Max Fanout          : 1
Clock Uncertainty   : 0.000ns (sdc uncertainty: 0.000ns, default uncertainty: 0.000ns)

Delay Type          Location             Incr           Path   Level  Netlist Info
--------------------------------------------------------------------  ---------------
--------------------------------------------------------------------  ---------------
SEQ (clk2q)                             0.146    r     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg_reg[0].q
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_3,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_1.o
net (fo=1)                              0.000          0.146          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0],  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.i
BUFKEEP                                 0.000    f     0.146          pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_2.o
net (fo=1)                              0.562          0.708          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_4,  ../../al_ip/afifo_16_32_256.v(263)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].d
SEQ (reg)                               0.118    f     0.826          net: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1[0]_syn_3,  ../../al_ip/afifo_16_32_256.v(264)
--------------------------------------------------------------------  ---------------
Arrival                                                0.826               

source latency                          0.000          0.000               
port                R7                  0.000          0.000          pin: clk
hierarchy                               0.000          0.000          pin: clk_syn_2.ipad
PAD                                     0.000          0.000          pin: clk_syn_2.di
net (fo=11)                             0.000          0.000          net: clk_dup_1,  ../../src/top.v(4)
                                                                      pin: sys_pll_m0/pll_inst.refclk
PLL                                     0.000          0.000          pin: sys_pll_m0/pll_inst.clkc[0]
net (fo=1)                              0.000          0.000          net: sys_pll_m0/clk0_buf,  ../../al_ip/sys_pll.v(35)
                                                                      pin: sys_pll_m0/bufg_feedback.clki
GCLK                                    0.000          0.000          pin: sys_pll_m0/bufg_feedback.clko
net (fo=731)                            0.000          0.000          net: U3/u2_ram/u1_init_ref/Sdr_clk,  ../../src/sdram/enc_file/sdr_init_ref.enc.v(16)
                                                                      pin: frame_read_write_m0/write_buf/wr_to_rd_cross_inst/sync_r1_reg[0].clk
constraint delay                        7.700          7.700               
--------------------------------------------------------------------  ---------------
setup                                  -0.116          7.584               
clock uncertainty                       0.000          7.584               
clock pessimism                         0.000          7.584               
--------------------------------------------------------------------  ---------------
Required                                               7.584               
--------------------------------------------------------------------  ---------------
Slack                                                  6.758               



Min Paths
----------------------------------------------------------------------------------------------------




