

================================================================
== Vivado HLS Report for 'SMM_1u_800u_64u_s'
================================================================
* Date:           Mon Jan  6 15:37:02 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR_10
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    12.592|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-------+-------+----------+-----------+-----------+-------+----------+
        |            |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1    |  51200|  51200|         2|          1|          1|  51200|    yes   |
        |- Loop 2    |      ?|      ?|         ?|          -|          -|      ?|    no    |
        | + L1       |      ?|      ?|         ?|          -|          -|      ?|    no    |
        |  ++ L1.1   |    800|    800|         2|          1|          1|    800|    yes   |
        |  ++ L2_L3  |      ?|      ?|         7|          1|          1|      ?|    yes   |
        |- Loop 3    |      ?|      ?|         2|          1|          1|      ?|    yes   |
        +------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 7
  * Pipeline-3: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 4
  Pipeline-0 : II = 1, D = 2, States = { 11 12 }
  Pipeline-1 : II = 1, D = 2, States = { 16 17 }
  Pipeline-2 : II = 1, D = 7, States = { 19 20 21 22 23 24 25 }
  Pipeline-3 : II = 1, D = 2, States = { 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	27  / (tmp_s)
	9  / (!tmp_s & !tmp_48)
	14  / (!tmp_s & tmp_48)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	13  / (exitcond3)
	12  / (!exitcond3)
12 --> 
	11  / true
13 --> 
14 --> 
	15  / (!exitcond)
	13  / (exitcond)
15 --> 
	16  / (tmp_52)
	14  / (!tmp_52)
16 --> 
	18  / (tmp_53)
	17  / (!tmp_53)
17 --> 
	16  / true
18 --> 
	19  / true
19 --> 
	26  / (exitcond_flatten8)
	20  / (!exitcond_flatten8)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	19  / true
26 --> 
	15  / true
27 --> 
	28  / true
28 --> 
	30  / (exitcond_flatten)
	29  / (!exitcond_flatten)
29 --> 
	28  / true
30 --> 
	13  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 31 [1/1] (3.63ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:26]   --->   Operation 31 'read' 'tmp_V' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 32 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V)" [./../hw_library/fixed_point_stream_convolution.h:28]   --->   Operation 32 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 7.26>
ST_2 : Operation 33 [1/1] (3.63ns)   --->   "%tmp_V_57 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:30]   --->   Operation 33 'read' 'tmp_V_57' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 34 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_57)" [./../hw_library/fixed_point_stream_convolution.h:32]   --->   Operation 34 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 35 [1/1] (3.63ns)   --->   "%tmp_V_59 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:34]   --->   Operation 35 'read' 'tmp_V_59' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 36 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_59)" [./../hw_library/fixed_point_stream_convolution.h:36]   --->   Operation 36 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 7.26>
ST_4 : Operation 37 [1/1] (3.63ns)   --->   "%tmp_V_61 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:38]   --->   Operation 37 'read' 'tmp_V_61' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 38 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_61)" [./../hw_library/fixed_point_stream_convolution.h:40]   --->   Operation 38 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 7.26>
ST_5 : Operation 39 [1/1] (3.63ns)   --->   "%tmp_V_63 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:42]   --->   Operation 39 'read' 'tmp_V_63' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 40 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_63)" [./../hw_library/fixed_point_stream_convolution.h:44]   --->   Operation 40 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 7.26>
ST_6 : Operation 41 [1/1] (3.63ns)   --->   "%tmp_V_65 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:46]   --->   Operation 41 'read' 'tmp_V_65' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 42 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_65)" [./../hw_library/fixed_point_stream_convolution.h:48]   --->   Operation 42 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 7.26>
ST_7 : Operation 43 [1/1] (3.63ns)   --->   "%tmp_V_67 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:50]   --->   Operation 43 'read' 'tmp_V_67' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 44 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_67)" [./../hw_library/fixed_point_stream_convolution.h:52]   --->   Operation 44 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

State 8 <SV = 7> <Delay = 12.5>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str190, i32 0, i32 0, [1 x i8]* @p_str191, [1 x i8]* @p_str192, [1 x i8]* @p_str193, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str194, [1 x i8]* @p_str195)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_a_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str183, i32 0, i32 0, [1 x i8]* @p_str184, [1 x i8]* @p_str185, [1 x i8]* @p_str186, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str187, [1 x i8]* @p_str188)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([32 x i16]* @A_V_4_0, [32 x i16]* @A_V_4_1, [32 x i16]* @A_V_4_2, [32 x i16]* @A_V_4_3, [32 x i16]* @A_V_4_4, [32 x i16]* @A_V_4_5, [32 x i16]* @A_V_4_6, [32 x i16]* @A_V_4_7, [32 x i16]* @A_V_4_8, [32 x i16]* @A_V_4_9, [32 x i16]* @A_V_4_10, [32 x i16]* @A_V_4_11, [32 x i16]* @A_V_4_12, [32 x i16]* @A_V_4_13, [32 x i16]* @A_V_4_14, [32 x i16]* @A_V_4_15, [32 x i16]* @A_V_4_16, [32 x i16]* @A_V_4_17, [32 x i16]* @A_V_4_18, [32 x i16]* @A_V_4_19, [32 x i16]* @A_V_4_20, [32 x i16]* @A_V_4_21, [32 x i16]* @A_V_4_22, [32 x i16]* @A_V_4_23, [32 x i16]* @A_V_4_24, [1 x i8]* @p_str1, [15 x i8]* @p_str13, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/fixed_point_stream_convolution.h:17]   --->   Operation 47 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([2048 x i16]* @B_V_4_0, [2048 x i16]* @B_V_4_1, [2048 x i16]* @B_V_4_2, [2048 x i16]* @B_V_4_3, [2048 x i16]* @B_V_4_4, [2048 x i16]* @B_V_4_5, [2048 x i16]* @B_V_4_6, [2048 x i16]* @B_V_4_7, [2048 x i16]* @B_V_4_8, [2048 x i16]* @B_V_4_9, [2048 x i16]* @B_V_4_10, [2048 x i16]* @B_V_4_11, [2048 x i16]* @B_V_4_12, [2048 x i16]* @B_V_4_13, [2048 x i16]* @B_V_4_14, [2048 x i16]* @B_V_4_15, [2048 x i16]* @B_V_4_16, [2048 x i16]* @B_V_4_17, [2048 x i16]* @B_V_4_18, [2048 x i16]* @B_V_4_19, [2048 x i16]* @B_V_4_20, [2048 x i16]* @B_V_4_21, [2048 x i16]* @B_V_4_22, [2048 x i16]* @B_V_4_23, [2048 x i16]* @B_V_4_24, [1 x i8]* @p_str1, [13 x i8]* @p_str14, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/fixed_point_stream_convolution.h:18]   --->   Operation 48 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (3.63ns)   --->   "%tmp_V_69 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:54]   --->   Operation 49 'read' 'tmp_V_69' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 50 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_69)" [./../hw_library/fixed_point_stream_convolution.h:56]   --->   Operation 50 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_8 : Operation 51 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %tmp_V, 3" [./../hw_library/fixed_point_stream_convolution.h:72]   --->   Operation 51 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%B_COL_load = load i32* @B_COL, align 4" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 52 'load' 'B_COL_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%B_ROW_load = load i32* @B_ROW, align 4" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 53 'load' 'B_ROW_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %0, label %6" [./../hw_library/fixed_point_stream_convolution.h:72]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (2.47ns)   --->   "%tmp_48 = icmp eq i32 %tmp_V, 0" [./../hw_library/fixed_point_stream_convolution.h:95]   --->   Operation 55 'icmp' 'tmp_48' <Predicate = (!tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %tmp_48, label %.preheader319.preheader, label %16" [./../hw_library/fixed_point_stream_convolution.h:95]   --->   Operation 56 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (12.5ns)   --->   "%KER_size_0 = mul i32 %tmp_V_65, %tmp_V_59" [./../hw_library/fixed_point_stream_convolution.h:143]   --->   Operation 57 'mul' 'KER_size_0' <Predicate = (!tmp_s & !tmp_48)> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_95 = call i37 @_ssdm_op_BitConcatenate.i37.i32.i5(i32 %B_COL_load, i5 0)" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 58 'bitconcatenate' 'tmp_95' <Predicate = (!tmp_s & tmp_48)> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (1.76ns)   --->   "br label %.preheader319" [./../hw_library/fixed_point_stream_convolution.h:96]   --->   Operation 59 'br' <Predicate = (!tmp_s & tmp_48)> <Delay = 1.76>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %tmp_V_65, i32* @B_COL, align 4" [./../hw_library/fixed_point_stream_convolution.h:74]   --->   Operation 60 'store' <Predicate = (tmp_s)> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp_V_59, %tmp_V_61" [./../hw_library/fixed_point_stream_convolution.h:75]   --->   Operation 61 'mul' 'tmp1' <Predicate = (tmp_s)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "store i32 %tmp_V_67, i32* @OFMDim_current, align 4" [./../hw_library/fixed_point_stream_convolution.h:76]   --->   Operation 62 'store' <Predicate = (tmp_s)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 12.5>
ST_9 : Operation 63 [1/1] (12.5ns)   --->   "%KER_size_1 = mul i32 %tmp_V_59, %KER_size_0" [./../hw_library/fixed_point_stream_convolution.h:144]   --->   Operation 63 'mul' 'KER_size_1' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_0, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/fixed_point_stream_convolution.h:146]   --->   Operation 64 'specfucore' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 12.5>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str38)" [./../hw_library/fixed_point_stream_convolution.h:142]   --->   Operation 65 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (12.5ns)   --->   "%KER_bound = mul i32 %tmp_V_61, %KER_size_1" [./../hw_library/fixed_point_stream_convolution.h:145]   --->   Operation 66 'mul' 'KER_bound' <Predicate = true> <Delay = 12.5> <Core = "Mul_LUT">   --->   Core 83 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 12.5> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_size_1, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/fixed_point_stream_convolution.h:147]   --->   Operation 67 'specfucore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %KER_bound, [1 x i8]* @p_str1, [8 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [./../hw_library/fixed_point_stream_convolution.h:148]   --->   Operation 68 'specfucore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 69 [1/1] (1.76ns)   --->   "br label %17" [./../hw_library/fixed_point_stream_convolution.h:149]   --->   Operation 69 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 10> <Delay = 2.55>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "%i3 = phi i32 [ 0, %16 ], [ %i_1, %18 ]"   --->   Operation 70 'phi' 'i3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (2.47ns)   --->   "%exitcond3 = icmp eq i32 %i3, %KER_bound" [./../hw_library/fixed_point_stream_convolution.h:149]   --->   Operation 71 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/1] (2.55ns)   --->   "%i_1 = add i32 %i3, 1" [./../hw_library/fixed_point_stream_convolution.h:149]   --->   Operation 72 'add' 'i_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %19, label %18" [./../hw_library/fixed_point_stream_convolution.h:149]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.26>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)" [./../hw_library/fixed_point_stream_convolution.h:149]   --->   Operation 74 'specregionbegin' 'tmp_42' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/fixed_point_stream_convolution.h:150]   --->   Operation 75 'specpipeline' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (3.63ns)   --->   "%tmp_V_72 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:151]   --->   Operation 76 'read' 'tmp_V_72' <Predicate = (!exitcond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_12 : Operation 77 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_72)" [./../hw_library/fixed_point_stream_convolution.h:152]   --->   Operation 77 'write' <Predicate = (!exitcond3)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_42)" [./../hw_library/fixed_point_stream_convolution.h:153]   --->   Operation 78 'specregionend' 'empty_120' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "br label %17" [./../hw_library/fixed_point_stream_convolution.h:149]   --->   Operation 79 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%empty_121 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str38, i32 %tmp)" [./../hw_library/fixed_point_stream_convolution.h:154]   --->   Operation 80 'specregionend' 'empty_121' <Predicate = (!tmp_s & !tmp_48)> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 81 'br' <Predicate = (!tmp_s & !tmp_48)> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "br label %.loopexit321"   --->   Operation 82 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_13 : Operation 83 [1/1] (0.00ns)   --->   "ret void" [./../hw_library/fixed_point_stream_convolution.h:155]   --->   Operation 83 'ret' <Predicate = true> <Delay = 0.00>

State 14 <SV = 8> <Delay = 8.51>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%num_imag = phi i32 [ 0, %.preheader319.preheader ], [ %num_imag_1, %.preheader319.loopexit ]"   --->   Operation 84 'phi' 'num_imag' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (2.47ns)   --->   "%exitcond = icmp eq i32 %num_imag, %tmp_V_57" [./../hw_library/fixed_point_stream_convolution.h:96]   --->   Operation 85 'icmp' 'exitcond' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 86 [1/1] (2.55ns)   --->   "%num_imag_1 = add nsw i32 %num_imag, 1" [./../hw_library/fixed_point_stream_convolution.h:96]   --->   Operation 86 'add' 'num_imag_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %7" [./../hw_library/fixed_point_stream_convolution.h:96]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%OFMDim_current_load = load i32* @OFMDim_current, align 4" [./../hw_library/fixed_point_stream_convolution.h:98]   --->   Operation 88 'load' 'OFMDim_current_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 89 [1/1] (8.51ns)   --->   "%A_COL_ITER = mul i32 %OFMDim_current_load, %OFMDim_current_load" [./../hw_library/fixed_point_stream_convolution.h:98]   --->   Operation 89 'mul' 'A_COL_ITER' <Predicate = (!exitcond)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "store i32 %B_ROW_load, i32* @A_ROW, align 4" [./../hw_library/fixed_point_stream_convolution.h:99]   --->   Operation 90 'store' <Predicate = (!exitcond)> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (1.76ns)   --->   "br label %8" [./../hw_library/fixed_point_stream_convolution.h:102]   --->   Operation 91 'br' <Predicate = (!exitcond)> <Delay = 1.76>
ST_14 : Operation 92 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 92 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 15 <SV = 9> <Delay = 3.45>
ST_15 : Operation 93 [1/1] (0.00ns)   --->   "%iter = phi i31 [ 0, %7 ], [ %iter_1, %.critedge ]" [./../hw_library/fixed_point_stream_convolution.h:102]   --->   Operation 93 'phi' 'iter' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%iter_cast = zext i31 %iter to i32" [./../hw_library/fixed_point_stream_convolution.h:102]   --->   Operation 94 'zext' 'iter_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 95 [1/1] (2.47ns)   --->   "%tmp_52 = icmp slt i32 %iter_cast, %A_COL_ITER" [./../hw_library/fixed_point_stream_convolution.h:102]   --->   Operation 95 'icmp' 'tmp_52' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 96 [1/1] (2.52ns)   --->   "%iter_1 = add i31 %iter, 1" [./../hw_library/fixed_point_stream_convolution.h:102]   --->   Operation 96 'add' 'iter_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %tmp_52, label %.preheader317.preheader, label %.preheader319.loopexit" [./../hw_library/fixed_point_stream_convolution.h:102]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (1.76ns)   --->   "br label %.preheader317" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 98 'br' <Predicate = (tmp_52)> <Delay = 1.76>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "br label %.preheader319"   --->   Operation 99 'br' <Predicate = (!tmp_52)> <Delay = 0.00>

State 16 <SV = 10> <Delay = 2.47>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "%j2 = phi i10 [ %j_5, %14 ], [ 0, %.preheader317.preheader ]"   --->   Operation 100 'phi' 'j2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (1.77ns)   --->   "%tmp_53 = icmp eq i10 %j2, -224" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 101 'icmp' 'tmp_53' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 102 [1/1] (0.00ns)   --->   "%empty_116 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 800, i64 800, i64 800)"   --->   Operation 102 'speclooptripcount' 'empty_116' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 103 [1/1] (1.73ns)   --->   "%j_5 = add i10 %j2, 1" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 103 'add' 'j_5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %tmp_53, label %.preheader.preheader.critedge, label %9" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "%j2_cast = zext i10 %j2 to i32" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 105 'zext' 'j2_cast' <Predicate = (!tmp_53)> <Delay = 0.00>
ST_16 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str37)" [./../hw_library/fixed_point_stream_convolution.h:106]   --->   Operation 106 'specregionbegin' 'tmp_45' <Predicate = (!tmp_53)> <Delay = 0.00>
ST_16 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/fixed_point_stream_convolution.h:107]   --->   Operation 107 'specpipeline' <Predicate = (!tmp_53)> <Delay = 0.00>
ST_16 : Operation 108 [1/1] (0.00ns)   --->   "%A_ROW_load = load i32* @A_ROW, align 4" [./../hw_library/fixed_point_stream_convolution.h:108]   --->   Operation 108 'load' 'A_ROW_load' <Predicate = (!tmp_53)> <Delay = 0.00>
ST_16 : Operation 109 [1/1] (2.47ns)   --->   "%tmp_54 = icmp ult i32 %j2_cast, %A_ROW_load" [./../hw_library/fixed_point_stream_convolution.h:108]   --->   Operation 109 'icmp' 'tmp_54' <Predicate = (!tmp_53)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 110 [1/1] (0.00ns)   --->   "br i1 %tmp_54, label %10, label %12" [./../hw_library/fixed_point_stream_convolution.h:108]   --->   Operation 110 'br' <Predicate = (!tmp_53)> <Delay = 0.00>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_107 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %j2, i32 5, i32 9)" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 111 'partselect' 'tmp_107' <Predicate = (!tmp_53 & !tmp_54)> <Delay = 0.00>
ST_16 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_108 = trunc i10 %j2 to i5" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 112 'trunc' 'tmp_108' <Predicate = (!tmp_53 & !tmp_54)> <Delay = 0.00>
ST_16 : Operation 113 [1/1] (1.42ns)   --->   "switch i5 %tmp_107, label %branch49 [
    i5 0, label %branch25
    i5 1, label %branch26
    i5 2, label %branch27
    i5 3, label %branch28
    i5 4, label %branch29
    i5 5, label %branch30
    i5 6, label %branch31
    i5 7, label %branch32
    i5 8, label %branch33
    i5 9, label %branch34
    i5 10, label %branch35
    i5 11, label %branch36
    i5 12, label %branch37
    i5 13, label %branch38
    i5 14, label %branch39
    i5 15, label %branch40
    i5 -16, label %branch41
    i5 -15, label %branch42
    i5 -14, label %branch43
    i5 -13, label %branch44
    i5 -12, label %branch45
    i5 -11, label %branch46
    i5 -10, label %branch47
    i5 -9, label %branch48
  ]" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 113 'switch' <Predicate = (!tmp_53 & !tmp_54)> <Delay = 1.42>
ST_16 : Operation 114 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 114 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 23)> <Delay = 0.00>
ST_16 : Operation 115 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 115 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 22)> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 116 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 21)> <Delay = 0.00>
ST_16 : Operation 117 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 117 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 20)> <Delay = 0.00>
ST_16 : Operation 118 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 118 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 19)> <Delay = 0.00>
ST_16 : Operation 119 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 119 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 18)> <Delay = 0.00>
ST_16 : Operation 120 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 120 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 17)> <Delay = 0.00>
ST_16 : Operation 121 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 121 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 16)> <Delay = 0.00>
ST_16 : Operation 122 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 122 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 15)> <Delay = 0.00>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 123 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 14)> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 124 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 13)> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 125 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 12)> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 126 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 11)> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 127 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 10)> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 128 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 9)> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 129 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 8)> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 130 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 7)> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 131 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 6)> <Delay = 0.00>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 132 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 5)> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 133 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 4)> <Delay = 0.00>
ST_16 : Operation 134 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 134 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 3)> <Delay = 0.00>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 135 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 2)> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 136 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 1)> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 137 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 0)> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "br label %13" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 138 'br' <Predicate = (!tmp_53 & !tmp_54 & tmp_107 == 31) | (!tmp_53 & !tmp_54 & tmp_107 == 30) | (!tmp_53 & !tmp_54 & tmp_107 == 29) | (!tmp_53 & !tmp_54 & tmp_107 == 28) | (!tmp_53 & !tmp_54 & tmp_107 == 27) | (!tmp_53 & !tmp_54 & tmp_107 == 26) | (!tmp_53 & !tmp_54 & tmp_107 == 25) | (!tmp_53 & !tmp_54 & tmp_107 == 24)> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_105 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %j2, i32 5, i32 9)" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 139 'partselect' 'tmp_105' <Predicate = (!tmp_53 & tmp_54)> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_106 = trunc i10 %j2 to i5" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 140 'trunc' 'tmp_106' <Predicate = (!tmp_53 & tmp_54)> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (1.42ns)   --->   "switch i5 %tmp_105, label %branch24 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
    i5 -9, label %branch23
  ]" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 141 'switch' <Predicate = (!tmp_53 & tmp_54)> <Delay = 1.42>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 142 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 23)> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 143 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 22)> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 144 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 21)> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 145 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 20)> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 146 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 19)> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 147 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 18)> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 148 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 17)> <Delay = 0.00>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 149 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 16)> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 150 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 15)> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 151 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 14)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 152 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 13)> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 153 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 12)> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 154 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 11)> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 155 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 10)> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 156 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 9)> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 157 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 8)> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 158 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 7)> <Delay = 0.00>
ST_16 : Operation 159 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 159 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 6)> <Delay = 0.00>
ST_16 : Operation 160 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 160 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 5)> <Delay = 0.00>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 161 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 4)> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 162 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 3)> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 163 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 2)> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 164 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 1)> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 165 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 0)> <Delay = 0.00>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "br label %11" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 166 'br' <Predicate = (!tmp_53 & tmp_54 & tmp_105 == 31) | (!tmp_53 & tmp_54 & tmp_105 == 30) | (!tmp_53 & tmp_54 & tmp_105 == 29) | (!tmp_53 & tmp_54 & tmp_105 == 28) | (!tmp_53 & tmp_54 & tmp_105 == 27) | (!tmp_53 & tmp_54 & tmp_105 == 26) | (!tmp_53 & tmp_54 & tmp_105 == 25) | (!tmp_53 & tmp_54 & tmp_105 == 24)> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (0.00ns)   --->   "%empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str37, i32 %tmp_45)" [./../hw_library/fixed_point_stream_convolution.h:115]   --->   Operation 167 'specregionend' 'empty_117' <Predicate = (!tmp_53)> <Delay = 0.00>
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "br label %.preheader317" [./../hw_library/fixed_point_stream_convolution.h:105]   --->   Operation 168 'br' <Predicate = (!tmp_53)> <Delay = 0.00>

State 17 <SV = 11> <Delay = 5.95>
ST_17 : Operation 169 [1/1] (0.00ns)   --->   "%newIndex3 = zext i5 %tmp_108 to i64" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 169 'zext' 'newIndex3' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%A_V_4_0_addr_1 = getelementptr [32 x i16]* @A_V_4_0, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 170 'getelementptr' 'A_V_4_0_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 171 [1/1] (0.00ns)   --->   "%A_V_4_1_addr_1 = getelementptr [32 x i16]* @A_V_4_1, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 171 'getelementptr' 'A_V_4_1_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%A_V_4_10_addr_1 = getelementptr [32 x i16]* @A_V_4_10, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 172 'getelementptr' 'A_V_4_10_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 173 [1/1] (0.00ns)   --->   "%A_V_4_11_addr_1 = getelementptr [32 x i16]* @A_V_4_11, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 173 'getelementptr' 'A_V_4_11_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 174 [1/1] (0.00ns)   --->   "%A_V_4_12_addr_1 = getelementptr [32 x i16]* @A_V_4_12, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 174 'getelementptr' 'A_V_4_12_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%A_V_4_13_addr_1 = getelementptr [32 x i16]* @A_V_4_13, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 175 'getelementptr' 'A_V_4_13_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%A_V_4_14_addr_1 = getelementptr [32 x i16]* @A_V_4_14, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 176 'getelementptr' 'A_V_4_14_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%A_V_4_15_addr_1 = getelementptr [32 x i16]* @A_V_4_15, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 177 'getelementptr' 'A_V_4_15_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%A_V_4_16_addr_1 = getelementptr [32 x i16]* @A_V_4_16, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 178 'getelementptr' 'A_V_4_16_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%A_V_4_17_addr_1 = getelementptr [32 x i16]* @A_V_4_17, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 179 'getelementptr' 'A_V_4_17_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%A_V_4_18_addr_1 = getelementptr [32 x i16]* @A_V_4_18, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 180 'getelementptr' 'A_V_4_18_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%A_V_4_19_addr_1 = getelementptr [32 x i16]* @A_V_4_19, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 181 'getelementptr' 'A_V_4_19_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (0.00ns)   --->   "%A_V_4_2_addr_1 = getelementptr [32 x i16]* @A_V_4_2, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 182 'getelementptr' 'A_V_4_2_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%A_V_4_20_addr_1 = getelementptr [32 x i16]* @A_V_4_20, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 183 'getelementptr' 'A_V_4_20_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%A_V_4_21_addr_1 = getelementptr [32 x i16]* @A_V_4_21, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 184 'getelementptr' 'A_V_4_21_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 185 [1/1] (0.00ns)   --->   "%A_V_4_22_addr_1 = getelementptr [32 x i16]* @A_V_4_22, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 185 'getelementptr' 'A_V_4_22_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 186 [1/1] (0.00ns)   --->   "%A_V_4_23_addr_1 = getelementptr [32 x i16]* @A_V_4_23, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 186 'getelementptr' 'A_V_4_23_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 187 [1/1] (0.00ns)   --->   "%A_V_4_24_addr_1 = getelementptr [32 x i16]* @A_V_4_24, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 187 'getelementptr' 'A_V_4_24_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%A_V_4_3_addr_1 = getelementptr [32 x i16]* @A_V_4_3, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 188 'getelementptr' 'A_V_4_3_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%A_V_4_4_addr_1 = getelementptr [32 x i16]* @A_V_4_4, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 189 'getelementptr' 'A_V_4_4_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%A_V_4_5_addr_1 = getelementptr [32 x i16]* @A_V_4_5, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 190 'getelementptr' 'A_V_4_5_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%A_V_4_6_addr_1 = getelementptr [32 x i16]* @A_V_4_6, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 191 'getelementptr' 'A_V_4_6_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%A_V_4_7_addr_1 = getelementptr [32 x i16]* @A_V_4_7, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 192 'getelementptr' 'A_V_4_7_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%A_V_4_8_addr_1 = getelementptr [32 x i16]* @A_V_4_8, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 193 'getelementptr' 'A_V_4_8_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%A_V_4_9_addr_1 = getelementptr [32 x i16]* @A_V_4_9, i64 0, i64 %newIndex3" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 194 'getelementptr' 'A_V_4_9_addr_1' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_23_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 195 'store' <Predicate = (!tmp_54 & tmp_107 == 23)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 196 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_22_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 196 'store' <Predicate = (!tmp_54 & tmp_107 == 22)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 197 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_21_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 197 'store' <Predicate = (!tmp_54 & tmp_107 == 21)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 198 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_20_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 198 'store' <Predicate = (!tmp_54 & tmp_107 == 20)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 199 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_19_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 199 'store' <Predicate = (!tmp_54 & tmp_107 == 19)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 200 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_18_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 200 'store' <Predicate = (!tmp_54 & tmp_107 == 18)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 201 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_17_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 201 'store' <Predicate = (!tmp_54 & tmp_107 == 17)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 202 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_16_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 202 'store' <Predicate = (!tmp_54 & tmp_107 == 16)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 203 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_15_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 203 'store' <Predicate = (!tmp_54 & tmp_107 == 15)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 204 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_14_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 204 'store' <Predicate = (!tmp_54 & tmp_107 == 14)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 205 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_13_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 205 'store' <Predicate = (!tmp_54 & tmp_107 == 13)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 206 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_12_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 206 'store' <Predicate = (!tmp_54 & tmp_107 == 12)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 207 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_11_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 207 'store' <Predicate = (!tmp_54 & tmp_107 == 11)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 208 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_10_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 208 'store' <Predicate = (!tmp_54 & tmp_107 == 10)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 209 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_9_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 209 'store' <Predicate = (!tmp_54 & tmp_107 == 9)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 210 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_8_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 210 'store' <Predicate = (!tmp_54 & tmp_107 == 8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 211 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_7_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 211 'store' <Predicate = (!tmp_54 & tmp_107 == 7)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 212 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_6_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 212 'store' <Predicate = (!tmp_54 & tmp_107 == 6)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 213 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_5_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 213 'store' <Predicate = (!tmp_54 & tmp_107 == 5)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 214 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_4_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 214 'store' <Predicate = (!tmp_54 & tmp_107 == 4)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 215 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_3_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 215 'store' <Predicate = (!tmp_54 & tmp_107 == 3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 216 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_2_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 216 'store' <Predicate = (!tmp_54 & tmp_107 == 2)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 217 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_1_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 217 'store' <Predicate = (!tmp_54 & tmp_107 == 1)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 218 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_0_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 218 'store' <Predicate = (!tmp_54 & tmp_107 == 0)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 219 [1/1] (2.32ns)   --->   "store i16 0, i16* %A_V_4_24_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:113]   --->   Operation 219 'store' <Predicate = (!tmp_54 & tmp_107 == 31) | (!tmp_54 & tmp_107 == 30) | (!tmp_54 & tmp_107 == 29) | (!tmp_54 & tmp_107 == 28) | (!tmp_54 & tmp_107 == 27) | (!tmp_54 & tmp_107 == 26) | (!tmp_54 & tmp_107 == 25) | (!tmp_54 & tmp_107 == 24)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 220 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 220 'br' <Predicate = (!tmp_54)> <Delay = 0.00>
ST_17 : Operation 221 [1/1] (3.63ns)   --->   "%tmp_V_77 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:109]   --->   Operation 221 'read' 'tmp_V_77' <Predicate = (tmp_54)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_104 = trunc i32 %tmp_V_77 to i16" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 222 'trunc' 'tmp_104' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%newIndex2 = zext i5 %tmp_106 to i64" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 223 'zext' 'newIndex2' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%A_V_4_0_addr = getelementptr [32 x i16]* @A_V_4_0, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 224 'getelementptr' 'A_V_4_0_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%A_V_4_1_addr = getelementptr [32 x i16]* @A_V_4_1, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 225 'getelementptr' 'A_V_4_1_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 226 [1/1] (0.00ns)   --->   "%A_V_4_10_addr = getelementptr [32 x i16]* @A_V_4_10, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 226 'getelementptr' 'A_V_4_10_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 227 [1/1] (0.00ns)   --->   "%A_V_4_11_addr = getelementptr [32 x i16]* @A_V_4_11, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 227 'getelementptr' 'A_V_4_11_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 228 [1/1] (0.00ns)   --->   "%A_V_4_12_addr = getelementptr [32 x i16]* @A_V_4_12, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 228 'getelementptr' 'A_V_4_12_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%A_V_4_13_addr = getelementptr [32 x i16]* @A_V_4_13, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 229 'getelementptr' 'A_V_4_13_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%A_V_4_14_addr = getelementptr [32 x i16]* @A_V_4_14, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 230 'getelementptr' 'A_V_4_14_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%A_V_4_15_addr = getelementptr [32 x i16]* @A_V_4_15, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 231 'getelementptr' 'A_V_4_15_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%A_V_4_16_addr = getelementptr [32 x i16]* @A_V_4_16, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 232 'getelementptr' 'A_V_4_16_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%A_V_4_17_addr = getelementptr [32 x i16]* @A_V_4_17, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 233 'getelementptr' 'A_V_4_17_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 234 [1/1] (0.00ns)   --->   "%A_V_4_18_addr = getelementptr [32 x i16]* @A_V_4_18, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 234 'getelementptr' 'A_V_4_18_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%A_V_4_19_addr = getelementptr [32 x i16]* @A_V_4_19, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 235 'getelementptr' 'A_V_4_19_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (0.00ns)   --->   "%A_V_4_2_addr = getelementptr [32 x i16]* @A_V_4_2, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 236 'getelementptr' 'A_V_4_2_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%A_V_4_20_addr = getelementptr [32 x i16]* @A_V_4_20, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 237 'getelementptr' 'A_V_4_20_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (0.00ns)   --->   "%A_V_4_21_addr = getelementptr [32 x i16]* @A_V_4_21, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 238 'getelementptr' 'A_V_4_21_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%A_V_4_22_addr = getelementptr [32 x i16]* @A_V_4_22, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 239 'getelementptr' 'A_V_4_22_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (0.00ns)   --->   "%A_V_4_23_addr = getelementptr [32 x i16]* @A_V_4_23, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 240 'getelementptr' 'A_V_4_23_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%A_V_4_24_addr = getelementptr [32 x i16]* @A_V_4_24, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 241 'getelementptr' 'A_V_4_24_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (0.00ns)   --->   "%A_V_4_3_addr = getelementptr [32 x i16]* @A_V_4_3, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 242 'getelementptr' 'A_V_4_3_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%A_V_4_4_addr = getelementptr [32 x i16]* @A_V_4_4, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 243 'getelementptr' 'A_V_4_4_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns)   --->   "%A_V_4_5_addr = getelementptr [32 x i16]* @A_V_4_5, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 244 'getelementptr' 'A_V_4_5_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%A_V_4_6_addr = getelementptr [32 x i16]* @A_V_4_6, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 245 'getelementptr' 'A_V_4_6_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "%A_V_4_7_addr = getelementptr [32 x i16]* @A_V_4_7, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 246 'getelementptr' 'A_V_4_7_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%A_V_4_8_addr = getelementptr [32 x i16]* @A_V_4_8, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 247 'getelementptr' 'A_V_4_8_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 248 [1/1] (0.00ns)   --->   "%A_V_4_9_addr = getelementptr [32 x i16]* @A_V_4_9, i64 0, i64 %newIndex2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 248 'getelementptr' 'A_V_4_9_addr' <Predicate = (tmp_54)> <Delay = 0.00>
ST_17 : Operation 249 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_23_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 249 'store' <Predicate = (tmp_54 & tmp_105 == 23)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 250 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_22_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 250 'store' <Predicate = (tmp_54 & tmp_105 == 22)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 251 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_21_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 251 'store' <Predicate = (tmp_54 & tmp_105 == 21)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 252 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_20_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 252 'store' <Predicate = (tmp_54 & tmp_105 == 20)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 253 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_19_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 253 'store' <Predicate = (tmp_54 & tmp_105 == 19)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 254 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_18_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 254 'store' <Predicate = (tmp_54 & tmp_105 == 18)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 255 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_17_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 255 'store' <Predicate = (tmp_54 & tmp_105 == 17)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 256 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_16_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 256 'store' <Predicate = (tmp_54 & tmp_105 == 16)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 257 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_15_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 257 'store' <Predicate = (tmp_54 & tmp_105 == 15)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 258 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_14_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 258 'store' <Predicate = (tmp_54 & tmp_105 == 14)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 259 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_13_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 259 'store' <Predicate = (tmp_54 & tmp_105 == 13)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 260 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_12_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 260 'store' <Predicate = (tmp_54 & tmp_105 == 12)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 261 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_11_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 261 'store' <Predicate = (tmp_54 & tmp_105 == 11)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 262 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_10_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 262 'store' <Predicate = (tmp_54 & tmp_105 == 10)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 263 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_9_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 263 'store' <Predicate = (tmp_54 & tmp_105 == 9)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 264 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_8_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 264 'store' <Predicate = (tmp_54 & tmp_105 == 8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 265 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_7_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 265 'store' <Predicate = (tmp_54 & tmp_105 == 7)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 266 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_6_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 266 'store' <Predicate = (tmp_54 & tmp_105 == 6)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 267 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_5_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 267 'store' <Predicate = (tmp_54 & tmp_105 == 5)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 268 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_4_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 268 'store' <Predicate = (tmp_54 & tmp_105 == 4)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 269 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_3_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 269 'store' <Predicate = (tmp_54 & tmp_105 == 3)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 270 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_2_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 270 'store' <Predicate = (tmp_54 & tmp_105 == 2)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 271 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_1_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 271 'store' <Predicate = (tmp_54 & tmp_105 == 1)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 272 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_0_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 272 'store' <Predicate = (tmp_54 & tmp_105 == 0)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 273 [1/1] (2.32ns)   --->   "store i16 %tmp_104, i16* %A_V_4_24_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:110]   --->   Operation 273 'store' <Predicate = (tmp_54 & tmp_105 == 31) | (tmp_54 & tmp_105 == 30) | (tmp_54 & tmp_105 == 29) | (tmp_54 & tmp_105 == 28) | (tmp_54 & tmp_105 == 27) | (tmp_54 & tmp_105 == 26) | (tmp_54 & tmp_105 == 25) | (tmp_54 & tmp_105 == 24)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "br label %14" [./../hw_library/fixed_point_stream_convolution.h:111]   --->   Operation 274 'br' <Predicate = (tmp_54)> <Delay = 0.00>

State 18 <SV = 11> <Delay = 1.76>
ST_18 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str18) nounwind" [./../hw_library/fixed_point_stream_convolution.h:120]   --->   Operation 275 'specloopname' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str18)" [./../hw_library/fixed_point_stream_convolution.h:120]   --->   Operation 276 'specregionbegin' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 277 [1/1] (1.76ns)   --->   "br label %15" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 277 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 12> <Delay = 8.18>
ST_19 : Operation 278 [1/1] (0.00ns)   --->   "%indvar_flatten6 = phi i37 [ 0, %.preheader.preheader.critedge ], [ %indvar_flatten_next7, %ifFalse ]"   --->   Operation 278 'phi' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 279 [1/1] (0.00ns)   --->   "%ib = phi i32 [ 0, %.preheader.preheader.critedge ], [ %tmp_59_mid2_v, %ifFalse ]" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 279 'phi' 'ib' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 280 [1/1] (0.00ns)   --->   "%p_2 = phi i32 [ 0, %.preheader.preheader.critedge ], [ %sum_V_s, %ifFalse ]" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 280 'phi' 'p_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 281 [1/1] (0.00ns)   --->   "%ic = phi i6 [ 0, %.preheader.preheader.critedge ], [ %ic_1, %ifFalse ]"   --->   Operation 281 'phi' 'ic' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 282 [1/1] (2.51ns)   --->   "%exitcond_flatten8 = icmp eq i37 %indvar_flatten6, %tmp_95" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 282 'icmp' 'exitcond_flatten8' <Predicate = true> <Delay = 2.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 283 [1/1] (2.75ns)   --->   "%indvar_flatten_next7 = add i37 %indvar_flatten6, 1"   --->   Operation 283 'add' 'indvar_flatten_next7' <Predicate = true> <Delay = 2.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 284 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten8, label %.critedge, label %.reset" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 284 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 285 [1/1] (2.55ns)   --->   "%ib_1 = add nsw i32 1, %ib" [./../hw_library/fixed_point_stream_convolution.h:121]   --->   Operation 285 'add' 'ib_1' <Predicate = (!exitcond_flatten8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 286 [1/1] (1.42ns)   --->   "%exitcond7 = icmp eq i6 %ic, -32" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 286 'icmp' 'exitcond7' <Predicate = (!exitcond_flatten8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 287 [1/1] (1.18ns)   --->   "%ic_mid2 = select i1 %exitcond7, i6 0, i6 %ic" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 287 'select' 'ic_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 288 [1/1] (0.69ns)   --->   "%tmp_59_mid2_v = select i1 %exitcond7, i32 %ib_1, i32 %ib" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 288 'select' 'tmp_59_mid2_v' <Predicate = (!exitcond_flatten8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_109 = trunc i32 %tmp_59_mid2_v to i8" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 289 'trunc' 'tmp_109' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_111_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_109, i5 0)" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 290 'bitconcatenate' 'tmp_111_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 291 [1/1] (0.00ns)   --->   "%ic1_cast = zext i6 %ic_mid2 to i13" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 291 'zext' 'ic1_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 292 [1/1] (1.67ns)   --->   "%tmp_110 = add i13 %tmp_111_cast, %ic1_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 292 'add' 'tmp_110' <Predicate = (!exitcond_flatten8)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_112_cast = sext i13 %tmp_110 to i64" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 293 'sext' 'tmp_112_cast' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 294 [1/1] (0.00ns)   --->   "%B_V_4_11_addr_2 = getelementptr [2048 x i16]* @B_V_4_11, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 294 'getelementptr' 'B_V_4_11_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 295 [1/1] (0.00ns)   --->   "%B_V_4_14_addr_2 = getelementptr [2048 x i16]* @B_V_4_14, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 295 'getelementptr' 'B_V_4_14_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 296 [1/1] (0.00ns)   --->   "%B_V_4_17_addr_2 = getelementptr [2048 x i16]* @B_V_4_17, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 296 'getelementptr' 'B_V_4_17_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 297 [1/1] (0.00ns)   --->   "%B_V_4_2_addr_2 = getelementptr [2048 x i16]* @B_V_4_2, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 297 'getelementptr' 'B_V_4_2_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 298 [1/1] (0.00ns)   --->   "%B_V_4_20_addr_2 = getelementptr [2048 x i16]* @B_V_4_20, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 298 'getelementptr' 'B_V_4_20_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "%B_V_4_22_addr_2 = getelementptr [2048 x i16]* @B_V_4_22, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 299 'getelementptr' 'B_V_4_22_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 300 [1/1] (0.00ns)   --->   "%B_V_4_24_addr_2 = getelementptr [2048 x i16]* @B_V_4_24, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 300 'getelementptr' 'B_V_4_24_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "%B_V_4_5_addr_2 = getelementptr [2048 x i16]* @B_V_4_5, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 301 'getelementptr' 'B_V_4_5_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%B_V_4_8_addr_2 = getelementptr [2048 x i16]* @B_V_4_8, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 302 'getelementptr' 'B_V_4_8_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_19 : Operation 303 [2/2] (3.25ns)   --->   "%B_V_4_2_load = load i16* %B_V_4_2_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 303 'load' 'B_V_4_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 304 [2/2] (3.25ns)   --->   "%B_V_4_5_load = load i16* %B_V_4_5_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 304 'load' 'B_V_4_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 305 [2/2] (3.25ns)   --->   "%B_V_4_8_load = load i16* %B_V_4_8_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 305 'load' 'B_V_4_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 306 [2/2] (3.25ns)   --->   "%B_V_4_11_load = load i16* %B_V_4_11_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 306 'load' 'B_V_4_11_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 307 [2/2] (3.25ns)   --->   "%B_V_4_14_load = load i16* %B_V_4_14_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 307 'load' 'B_V_4_14_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 308 [2/2] (3.25ns)   --->   "%B_V_4_17_load = load i16* %B_V_4_17_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 308 'load' 'B_V_4_17_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 309 [2/2] (3.25ns)   --->   "%B_V_4_20_load = load i16* %B_V_4_20_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 309 'load' 'B_V_4_20_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 310 [2/2] (3.25ns)   --->   "%B_V_4_22_load = load i16* %B_V_4_22_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 310 'load' 'B_V_4_22_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 311 [2/2] (3.25ns)   --->   "%B_V_4_24_load = load i16* %B_V_4_24_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 311 'load' 'B_V_4_24_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_19 : Operation 312 [1/1] (1.82ns)   --->   "%ic_1 = add i6 1, %ic_mid2" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 312 'add' 'ic_1' <Predicate = (!exitcond_flatten8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "br label %15"   --->   Operation 313 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 20 <SV = 13> <Delay = 3.25>
ST_20 : Operation 314 [1/1] (0.00ns)   --->   "%ic1 = zext i6 %ic_mid2 to i64" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 314 'zext' 'ic1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 315 [1/1] (0.00ns)   --->   "%A_V_4_1_addr_2 = getelementptr [32 x i16]* @A_V_4_1, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 315 'getelementptr' 'A_V_4_1_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 316 [1/1] (0.00ns)   --->   "%A_V_4_11_addr_2 = getelementptr [32 x i16]* @A_V_4_11, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 316 'getelementptr' 'A_V_4_11_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 317 [1/1] (0.00ns)   --->   "%A_V_4_13_addr_2 = getelementptr [32 x i16]* @A_V_4_13, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 317 'getelementptr' 'A_V_4_13_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 318 [1/1] (0.00ns)   --->   "%A_V_4_14_addr_2 = getelementptr [32 x i16]* @A_V_4_14, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 318 'getelementptr' 'A_V_4_14_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 319 [1/1] (0.00ns)   --->   "%A_V_4_16_addr_2 = getelementptr [32 x i16]* @A_V_4_16, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 319 'getelementptr' 'A_V_4_16_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 320 [1/1] (0.00ns)   --->   "%A_V_4_17_addr_2 = getelementptr [32 x i16]* @A_V_4_17, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 320 'getelementptr' 'A_V_4_17_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 321 [1/1] (0.00ns)   --->   "%A_V_4_2_addr_2 = getelementptr [32 x i16]* @A_V_4_2, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 321 'getelementptr' 'A_V_4_2_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 322 [1/1] (0.00ns)   --->   "%A_V_4_20_addr_2 = getelementptr [32 x i16]* @A_V_4_20, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 322 'getelementptr' 'A_V_4_20_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 323 [1/1] (0.00ns)   --->   "%A_V_4_22_addr_2 = getelementptr [32 x i16]* @A_V_4_22, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 323 'getelementptr' 'A_V_4_22_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 324 [1/1] (0.00ns)   --->   "%A_V_4_24_addr_2 = getelementptr [32 x i16]* @A_V_4_24, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 324 'getelementptr' 'A_V_4_24_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 325 [1/1] (0.00ns)   --->   "%A_V_4_4_addr_2 = getelementptr [32 x i16]* @A_V_4_4, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 325 'getelementptr' 'A_V_4_4_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 326 [1/1] (0.00ns)   --->   "%A_V_4_5_addr_2 = getelementptr [32 x i16]* @A_V_4_5, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 326 'getelementptr' 'A_V_4_5_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 327 [1/1] (0.00ns)   --->   "%A_V_4_8_addr_2 = getelementptr [32 x i16]* @A_V_4_8, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 327 'getelementptr' 'A_V_4_8_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 328 [1/1] (0.00ns)   --->   "%B_V_4_0_addr_2 = getelementptr [2048 x i16]* @B_V_4_0, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 328 'getelementptr' 'B_V_4_0_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 329 [1/1] (0.00ns)   --->   "%B_V_4_1_addr_2 = getelementptr [2048 x i16]* @B_V_4_1, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 329 'getelementptr' 'B_V_4_1_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 330 [1/1] (0.00ns)   --->   "%B_V_4_10_addr_2 = getelementptr [2048 x i16]* @B_V_4_10, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 330 'getelementptr' 'B_V_4_10_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 331 [1/1] (0.00ns)   --->   "%B_V_4_12_addr_2 = getelementptr [2048 x i16]* @B_V_4_12, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 331 'getelementptr' 'B_V_4_12_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 332 [1/1] (0.00ns)   --->   "%B_V_4_13_addr_2 = getelementptr [2048 x i16]* @B_V_4_13, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 332 'getelementptr' 'B_V_4_13_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 333 [1/1] (0.00ns)   --->   "%B_V_4_15_addr_2 = getelementptr [2048 x i16]* @B_V_4_15, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 333 'getelementptr' 'B_V_4_15_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 334 [1/1] (0.00ns)   --->   "%B_V_4_16_addr_2 = getelementptr [2048 x i16]* @B_V_4_16, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 334 'getelementptr' 'B_V_4_16_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 335 [1/1] (0.00ns)   --->   "%B_V_4_19_addr_2 = getelementptr [2048 x i16]* @B_V_4_19, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 335 'getelementptr' 'B_V_4_19_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 336 [1/1] (0.00ns)   --->   "%B_V_4_21_addr_2 = getelementptr [2048 x i16]* @B_V_4_21, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 336 'getelementptr' 'B_V_4_21_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 337 [1/1] (0.00ns)   --->   "%B_V_4_23_addr_2 = getelementptr [2048 x i16]* @B_V_4_23, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 337 'getelementptr' 'B_V_4_23_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 338 [1/1] (0.00ns)   --->   "%B_V_4_3_addr_2 = getelementptr [2048 x i16]* @B_V_4_3, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 338 'getelementptr' 'B_V_4_3_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 339 [1/1] (0.00ns)   --->   "%B_V_4_4_addr_2 = getelementptr [2048 x i16]* @B_V_4_4, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 339 'getelementptr' 'B_V_4_4_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 340 [1/1] (0.00ns)   --->   "%B_V_4_7_addr_2 = getelementptr [2048 x i16]* @B_V_4_7, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 340 'getelementptr' 'B_V_4_7_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_20 : Operation 341 [2/2] (3.25ns)   --->   "%B_V_4_0_load = load i16* %B_V_4_0_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 341 'load' 'B_V_4_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 342 [2/2] (2.32ns)   --->   "%A_V_4_1_load = load i16* %A_V_4_1_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 342 'load' 'A_V_4_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 343 [2/2] (3.25ns)   --->   "%B_V_4_1_load = load i16* %B_V_4_1_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 343 'load' 'B_V_4_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 344 [2/2] (2.32ns)   --->   "%A_V_4_2_load = load i16* %A_V_4_2_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 344 'load' 'A_V_4_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 345 [1/2] (3.25ns)   --->   "%B_V_4_2_load = load i16* %B_V_4_2_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 345 'load' 'B_V_4_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 346 [2/2] (3.25ns)   --->   "%B_V_4_3_load = load i16* %B_V_4_3_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 346 'load' 'B_V_4_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 347 [2/2] (2.32ns)   --->   "%A_V_4_4_load = load i16* %A_V_4_4_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 347 'load' 'A_V_4_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 348 [2/2] (3.25ns)   --->   "%B_V_4_4_load = load i16* %B_V_4_4_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 348 'load' 'B_V_4_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 349 [2/2] (2.32ns)   --->   "%A_V_4_5_load = load i16* %A_V_4_5_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 349 'load' 'A_V_4_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 350 [1/2] (3.25ns)   --->   "%B_V_4_5_load = load i16* %B_V_4_5_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 350 'load' 'B_V_4_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 351 [2/2] (3.25ns)   --->   "%B_V_4_7_load = load i16* %B_V_4_7_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 351 'load' 'B_V_4_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 352 [2/2] (2.32ns)   --->   "%A_V_4_8_load = load i16* %A_V_4_8_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 352 'load' 'A_V_4_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 353 [1/2] (3.25ns)   --->   "%B_V_4_8_load = load i16* %B_V_4_8_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 353 'load' 'B_V_4_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 354 [2/2] (3.25ns)   --->   "%B_V_4_10_load = load i16* %B_V_4_10_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 354 'load' 'B_V_4_10_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 355 [2/2] (2.32ns)   --->   "%A_V_4_11_load = load i16* %A_V_4_11_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 355 'load' 'A_V_4_11_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 356 [1/2] (3.25ns)   --->   "%B_V_4_11_load = load i16* %B_V_4_11_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 356 'load' 'B_V_4_11_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 357 [2/2] (3.25ns)   --->   "%B_V_4_12_load = load i16* %B_V_4_12_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 357 'load' 'B_V_4_12_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 358 [2/2] (2.32ns)   --->   "%A_V_4_13_load = load i16* %A_V_4_13_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 358 'load' 'A_V_4_13_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 359 [2/2] (3.25ns)   --->   "%B_V_4_13_load = load i16* %B_V_4_13_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 359 'load' 'B_V_4_13_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 360 [2/2] (2.32ns)   --->   "%A_V_4_14_load = load i16* %A_V_4_14_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 360 'load' 'A_V_4_14_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 361 [1/2] (3.25ns)   --->   "%B_V_4_14_load = load i16* %B_V_4_14_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 361 'load' 'B_V_4_14_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 362 [2/2] (3.25ns)   --->   "%B_V_4_15_load = load i16* %B_V_4_15_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 362 'load' 'B_V_4_15_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 363 [2/2] (2.32ns)   --->   "%A_V_4_16_load = load i16* %A_V_4_16_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 363 'load' 'A_V_4_16_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 364 [2/2] (3.25ns)   --->   "%B_V_4_16_load = load i16* %B_V_4_16_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 364 'load' 'B_V_4_16_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 365 [2/2] (2.32ns)   --->   "%A_V_4_17_load = load i16* %A_V_4_17_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 365 'load' 'A_V_4_17_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 366 [1/2] (3.25ns)   --->   "%B_V_4_17_load = load i16* %B_V_4_17_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 366 'load' 'B_V_4_17_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 367 [2/2] (3.25ns)   --->   "%B_V_4_19_load = load i16* %B_V_4_19_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 367 'load' 'B_V_4_19_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 368 [2/2] (2.32ns)   --->   "%A_V_4_20_load = load i16* %A_V_4_20_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 368 'load' 'A_V_4_20_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 369 [1/2] (3.25ns)   --->   "%B_V_4_20_load = load i16* %B_V_4_20_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 369 'load' 'B_V_4_20_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 370 [2/2] (3.25ns)   --->   "%B_V_4_21_load = load i16* %B_V_4_21_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 370 'load' 'B_V_4_21_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 371 [2/2] (2.32ns)   --->   "%A_V_4_22_load = load i16* %A_V_4_22_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 371 'load' 'A_V_4_22_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 372 [1/2] (3.25ns)   --->   "%B_V_4_22_load = load i16* %B_V_4_22_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 372 'load' 'B_V_4_22_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 373 [2/2] (3.25ns)   --->   "%B_V_4_23_load = load i16* %B_V_4_23_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 373 'load' 'B_V_4_23_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 374 [2/2] (2.32ns)   --->   "%A_V_4_24_load = load i16* %A_V_4_24_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 374 'load' 'A_V_4_24_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_20 : Operation 375 [1/2] (3.25ns)   --->   "%B_V_4_24_load = load i16* %B_V_4_24_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 375 'load' 'B_V_4_24_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_20 : Operation 376 [1/1] (1.42ns)   --->   "%ifzero = icmp eq i6 %ic_1, -32" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 376 'icmp' 'ifzero' <Predicate = (!exitcond_flatten8)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 377 [1/1] (0.00ns)   --->   "br i1 %ifzero, label %ifTrue, label %ifFalse" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 377 'br' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>

State 21 <SV = 14> <Delay = 8.70>
ST_21 : Operation 378 [1/1] (0.00ns)   --->   "%A_V_4_0_addr_2 = getelementptr [32 x i16]* @A_V_4_0, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 378 'getelementptr' 'A_V_4_0_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 379 [1/1] (0.00ns)   --->   "%A_V_4_10_addr_2 = getelementptr [32 x i16]* @A_V_4_10, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 379 'getelementptr' 'A_V_4_10_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 380 [1/1] (0.00ns)   --->   "%A_V_4_12_addr_2 = getelementptr [32 x i16]* @A_V_4_12, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 380 'getelementptr' 'A_V_4_12_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 381 [1/1] (0.00ns)   --->   "%A_V_4_15_addr_2 = getelementptr [32 x i16]* @A_V_4_15, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 381 'getelementptr' 'A_V_4_15_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 382 [1/1] (0.00ns)   --->   "%A_V_4_18_addr_2 = getelementptr [32 x i16]* @A_V_4_18, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 382 'getelementptr' 'A_V_4_18_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 383 [1/1] (0.00ns)   --->   "%A_V_4_19_addr_2 = getelementptr [32 x i16]* @A_V_4_19, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 383 'getelementptr' 'A_V_4_19_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 384 [1/1] (0.00ns)   --->   "%A_V_4_21_addr_2 = getelementptr [32 x i16]* @A_V_4_21, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 384 'getelementptr' 'A_V_4_21_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 385 [1/1] (0.00ns)   --->   "%A_V_4_23_addr_2 = getelementptr [32 x i16]* @A_V_4_23, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 385 'getelementptr' 'A_V_4_23_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 386 [1/1] (0.00ns)   --->   "%A_V_4_3_addr_2 = getelementptr [32 x i16]* @A_V_4_3, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 386 'getelementptr' 'A_V_4_3_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 387 [1/1] (0.00ns)   --->   "%A_V_4_6_addr_2 = getelementptr [32 x i16]* @A_V_4_6, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 387 'getelementptr' 'A_V_4_6_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 388 [1/1] (0.00ns)   --->   "%A_V_4_7_addr_2 = getelementptr [32 x i16]* @A_V_4_7, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 388 'getelementptr' 'A_V_4_7_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 389 [1/1] (0.00ns)   --->   "%A_V_4_9_addr_2 = getelementptr [32 x i16]* @A_V_4_9, i64 0, i64 %ic1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 389 'getelementptr' 'A_V_4_9_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 390 [1/1] (0.00ns)   --->   "%B_V_4_18_addr_2 = getelementptr [2048 x i16]* @B_V_4_18, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 390 'getelementptr' 'B_V_4_18_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 391 [1/1] (0.00ns)   --->   "%B_V_4_6_addr_2 = getelementptr [2048 x i16]* @B_V_4_6, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 391 'getelementptr' 'B_V_4_6_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 392 [1/1] (0.00ns)   --->   "%B_V_4_9_addr_2 = getelementptr [2048 x i16]* @B_V_4_9, i64 0, i64 %tmp_112_cast" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 392 'getelementptr' 'B_V_4_9_addr_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 393 [2/2] (2.32ns)   --->   "%A_V_4_0_load = load i16* %A_V_4_0_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 393 'load' 'A_V_4_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 394 [1/2] (3.25ns)   --->   "%B_V_4_0_load = load i16* %B_V_4_0_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 394 'load' 'B_V_4_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 395 [1/2] (2.32ns)   --->   "%A_V_4_1_load = load i16* %A_V_4_1_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 395 'load' 'A_V_4_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 396 [1/2] (3.25ns)   --->   "%B_V_4_1_load = load i16* %B_V_4_1_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 396 'load' 'B_V_4_1_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 397 [1/2] (2.32ns)   --->   "%A_V_4_2_load = load i16* %A_V_4_2_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 397 'load' 'A_V_4_2_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 398 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i16 %A_V_4_2_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 398 'sext' 'lhs_V_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 399 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i16 %B_V_4_2_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 399 'sext' 'rhs_V_2' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 400 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_2 = mul nsw i32 %lhs_V_2, %rhs_V_2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 400 'mul' 'ret_V_2' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 401 [2/2] (2.32ns)   --->   "%A_V_4_3_load = load i16* %A_V_4_3_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 401 'load' 'A_V_4_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 402 [1/2] (3.25ns)   --->   "%B_V_4_3_load = load i16* %B_V_4_3_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 402 'load' 'B_V_4_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 403 [1/2] (2.32ns)   --->   "%A_V_4_4_load = load i16* %A_V_4_4_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 403 'load' 'A_V_4_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 404 [1/2] (3.25ns)   --->   "%B_V_4_4_load = load i16* %B_V_4_4_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 404 'load' 'B_V_4_4_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 405 [1/2] (2.32ns)   --->   "%A_V_4_5_load = load i16* %A_V_4_5_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 405 'load' 'A_V_4_5_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 406 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i16 %A_V_4_5_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 406 'sext' 'lhs_V_5' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 407 [1/1] (0.00ns)   --->   "%rhs_V_5 = sext i16 %B_V_4_5_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 407 'sext' 'rhs_V_5' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 408 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_5 = mul nsw i32 %lhs_V_5, %rhs_V_5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 408 'mul' 'ret_V_5' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 409 [2/2] (2.32ns)   --->   "%A_V_4_6_load = load i16* %A_V_4_6_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 409 'load' 'A_V_4_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 410 [2/2] (3.25ns)   --->   "%B_V_4_6_load = load i16* %B_V_4_6_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 410 'load' 'B_V_4_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 411 [2/2] (2.32ns)   --->   "%A_V_4_7_load = load i16* %A_V_4_7_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 411 'load' 'A_V_4_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 412 [1/2] (3.25ns)   --->   "%B_V_4_7_load = load i16* %B_V_4_7_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 412 'load' 'B_V_4_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 413 [1/2] (2.32ns)   --->   "%A_V_4_8_load = load i16* %A_V_4_8_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 413 'load' 'A_V_4_8_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 414 [1/1] (0.00ns)   --->   "%lhs_V_8 = sext i16 %A_V_4_8_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 414 'sext' 'lhs_V_8' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 415 [1/1] (0.00ns)   --->   "%rhs_V_8 = sext i16 %B_V_4_8_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 415 'sext' 'rhs_V_8' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 416 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_8 = mul nsw i32 %lhs_V_8, %rhs_V_8" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 416 'mul' 'ret_V_8' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 417 [2/2] (2.32ns)   --->   "%A_V_4_9_load = load i16* %A_V_4_9_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 417 'load' 'A_V_4_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 418 [2/2] (3.25ns)   --->   "%B_V_4_9_load = load i16* %B_V_4_9_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 418 'load' 'B_V_4_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 419 [2/2] (2.32ns)   --->   "%A_V_4_10_load = load i16* %A_V_4_10_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 419 'load' 'A_V_4_10_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 420 [1/2] (3.25ns)   --->   "%B_V_4_10_load = load i16* %B_V_4_10_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 420 'load' 'B_V_4_10_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 421 [1/2] (2.32ns)   --->   "%A_V_4_11_load = load i16* %A_V_4_11_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 421 'load' 'A_V_4_11_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 422 [1/1] (0.00ns)   --->   "%lhs_V_10 = sext i16 %A_V_4_11_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 422 'sext' 'lhs_V_10' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 423 [1/1] (0.00ns)   --->   "%rhs_V_10 = sext i16 %B_V_4_11_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 423 'sext' 'rhs_V_10' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 424 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_10 = mul nsw i32 %lhs_V_10, %rhs_V_10" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 424 'mul' 'ret_V_10' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 425 [2/2] (2.32ns)   --->   "%A_V_4_12_load = load i16* %A_V_4_12_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 425 'load' 'A_V_4_12_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 426 [1/2] (3.25ns)   --->   "%B_V_4_12_load = load i16* %B_V_4_12_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 426 'load' 'B_V_4_12_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 427 [1/2] (2.32ns)   --->   "%A_V_4_13_load = load i16* %A_V_4_13_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 427 'load' 'A_V_4_13_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 428 [1/2] (3.25ns)   --->   "%B_V_4_13_load = load i16* %B_V_4_13_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 428 'load' 'B_V_4_13_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 429 [1/2] (2.32ns)   --->   "%A_V_4_14_load = load i16* %A_V_4_14_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 429 'load' 'A_V_4_14_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 430 [1/1] (0.00ns)   --->   "%lhs_V_13 = sext i16 %A_V_4_14_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 430 'sext' 'lhs_V_13' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 431 [1/1] (0.00ns)   --->   "%rhs_V_13 = sext i16 %B_V_4_14_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 431 'sext' 'rhs_V_13' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 432 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_13 = mul nsw i32 %lhs_V_13, %rhs_V_13" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 432 'mul' 'ret_V_13' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 433 [2/2] (2.32ns)   --->   "%A_V_4_15_load = load i16* %A_V_4_15_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 433 'load' 'A_V_4_15_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 434 [1/2] (3.25ns)   --->   "%B_V_4_15_load = load i16* %B_V_4_15_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 434 'load' 'B_V_4_15_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 435 [1/2] (2.32ns)   --->   "%A_V_4_16_load = load i16* %A_V_4_16_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 435 'load' 'A_V_4_16_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 436 [1/2] (3.25ns)   --->   "%B_V_4_16_load = load i16* %B_V_4_16_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 436 'load' 'B_V_4_16_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 437 [1/2] (2.32ns)   --->   "%A_V_4_17_load = load i16* %A_V_4_17_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 437 'load' 'A_V_4_17_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 438 [1/1] (0.00ns)   --->   "%lhs_V_16 = sext i16 %A_V_4_17_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 438 'sext' 'lhs_V_16' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 439 [1/1] (0.00ns)   --->   "%rhs_V_16 = sext i16 %B_V_4_17_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 439 'sext' 'rhs_V_16' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 440 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_16 = mul nsw i32 %lhs_V_16, %rhs_V_16" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 440 'mul' 'ret_V_16' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 441 [2/2] (2.32ns)   --->   "%A_V_4_18_load = load i16* %A_V_4_18_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 441 'load' 'A_V_4_18_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 442 [2/2] (3.25ns)   --->   "%B_V_4_18_load = load i16* %B_V_4_18_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 442 'load' 'B_V_4_18_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 443 [2/2] (2.32ns)   --->   "%A_V_4_19_load = load i16* %A_V_4_19_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 443 'load' 'A_V_4_19_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 444 [1/2] (3.25ns)   --->   "%B_V_4_19_load = load i16* %B_V_4_19_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 444 'load' 'B_V_4_19_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 445 [1/2] (2.32ns)   --->   "%A_V_4_20_load = load i16* %A_V_4_20_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 445 'load' 'A_V_4_20_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 446 [1/1] (0.00ns)   --->   "%lhs_V_19 = sext i16 %A_V_4_20_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 446 'sext' 'lhs_V_19' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 447 [1/1] (0.00ns)   --->   "%rhs_V_19 = sext i16 %B_V_4_20_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 447 'sext' 'rhs_V_19' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 448 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_19 = mul nsw i32 %lhs_V_19, %rhs_V_19" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 448 'mul' 'ret_V_19' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 449 [2/2] (2.32ns)   --->   "%A_V_4_21_load = load i16* %A_V_4_21_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 449 'load' 'A_V_4_21_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 450 [1/2] (3.25ns)   --->   "%B_V_4_21_load = load i16* %B_V_4_21_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 450 'load' 'B_V_4_21_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 451 [1/2] (2.32ns)   --->   "%A_V_4_22_load = load i16* %A_V_4_22_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 451 'load' 'A_V_4_22_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 452 [1/1] (0.00ns)   --->   "%lhs_V_21 = sext i16 %A_V_4_22_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 452 'sext' 'lhs_V_21' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 453 [1/1] (0.00ns)   --->   "%rhs_V_21 = sext i16 %B_V_4_22_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 453 'sext' 'rhs_V_21' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 454 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_21 = mul nsw i32 %lhs_V_21, %rhs_V_21" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 454 'mul' 'ret_V_21' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 455 [2/2] (2.32ns)   --->   "%A_V_4_23_load = load i16* %A_V_4_23_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 455 'load' 'A_V_4_23_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 456 [1/2] (3.25ns)   --->   "%B_V_4_23_load = load i16* %B_V_4_23_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 456 'load' 'B_V_4_23_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_21 : Operation 457 [1/2] (2.32ns)   --->   "%A_V_4_24_load = load i16* %A_V_4_24_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 457 'load' 'A_V_4_24_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_21 : Operation 458 [1/1] (0.00ns)   --->   "%lhs_V_23 = sext i16 %A_V_4_24_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 458 'sext' 'lhs_V_23' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 459 [1/1] (0.00ns)   --->   "%rhs_V_23 = sext i16 %B_V_4_24_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 459 'sext' 'rhs_V_23' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_21 : Operation 460 [1/1] (6.38ns) (root node of the DSP)   --->   "%ret_V_23 = mul nsw i32 %lhs_V_23, %rhs_V_23" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 460 'mul' 'ret_V_23' <Predicate = (!exitcond_flatten8)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 15> <Delay = 9.40>
ST_22 : Operation 461 [1/2] (2.32ns)   --->   "%A_V_4_0_load = load i16* %A_V_4_0_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 461 'load' 'A_V_4_0_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 462 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %A_V_4_0_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 462 'sext' 'lhs_V' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 463 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %B_V_4_0_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 463 'sext' 'rhs_V' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 464 [1/1] (3.36ns) (grouped into DSP with root node tmp4)   --->   "%ret_V = mul nsw i32 %lhs_V, %rhs_V" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 464 'mul' 'ret_V' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 465 [1/1] (0.00ns)   --->   "%lhs_V_1 = sext i16 %A_V_4_1_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 465 'sext' 'lhs_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 466 [1/1] (0.00ns)   --->   "%rhs_V_1 = sext i16 %B_V_4_1_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 466 'sext' 'rhs_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 467 [1/1] (3.36ns) (grouped into DSP with root node tmp5)   --->   "%ret_V_1 = mul nsw i32 %lhs_V_1, %rhs_V_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 467 'mul' 'ret_V_1' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 468 [1/2] (2.32ns)   --->   "%A_V_4_3_load = load i16* %A_V_4_3_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 468 'load' 'A_V_4_3_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 469 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i16 %A_V_4_3_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 469 'sext' 'lhs_V_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 470 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i16 %B_V_4_3_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 470 'sext' 'rhs_V_3' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 471 [1/1] (3.36ns) (grouped into DSP with root node tmp6)   --->   "%ret_V_3 = mul nsw i32 %lhs_V_3, %rhs_V_3" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 471 'mul' 'ret_V_3' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 472 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i16 %A_V_4_4_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 472 'sext' 'lhs_V_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 473 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i16 %B_V_4_4_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 473 'sext' 'rhs_V_4' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 474 [1/1] (3.36ns) (grouped into DSP with root node tmp7)   --->   "%ret_V_4 = mul nsw i32 %lhs_V_4, %rhs_V_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 474 'mul' 'ret_V_4' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 475 [1/2] (2.32ns)   --->   "%A_V_4_6_load = load i16* %A_V_4_6_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 475 'load' 'A_V_4_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 476 [1/2] (3.25ns)   --->   "%B_V_4_6_load = load i16* %B_V_4_6_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 476 'load' 'B_V_4_6_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_22 : Operation 477 [1/2] (2.32ns)   --->   "%A_V_4_7_load = load i16* %A_V_4_7_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 477 'load' 'A_V_4_7_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 478 [1/1] (0.00ns)   --->   "%lhs_V_7 = sext i16 %A_V_4_7_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 478 'sext' 'lhs_V_7' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 479 [1/1] (0.00ns)   --->   "%rhs_V_7 = sext i16 %B_V_4_7_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 479 'sext' 'rhs_V_7' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 480 [1/1] (3.36ns) (grouped into DSP with root node tmp10)   --->   "%ret_V_7 = mul nsw i32 %lhs_V_7, %rhs_V_7" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 480 'mul' 'ret_V_7' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 481 [1/2] (2.32ns)   --->   "%A_V_4_9_load = load i16* %A_V_4_9_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 481 'load' 'A_V_4_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 482 [1/2] (3.25ns)   --->   "%B_V_4_9_load = load i16* %B_V_4_9_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 482 'load' 'B_V_4_9_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_22 : Operation 483 [1/2] (2.32ns)   --->   "%A_V_4_10_load = load i16* %A_V_4_10_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 483 'load' 'A_V_4_10_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 484 [1/1] (0.00ns)   --->   "%lhs_V_s = sext i16 %A_V_4_10_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 484 'sext' 'lhs_V_s' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 485 [1/1] (0.00ns)   --->   "%rhs_V_s = sext i16 %B_V_4_10_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 485 'sext' 'rhs_V_s' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 486 [1/1] (3.36ns) (grouped into DSP with root node tmp12)   --->   "%ret_V_s = mul nsw i32 %lhs_V_s, %rhs_V_s" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 486 'mul' 'ret_V_s' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 487 [1/2] (2.32ns)   --->   "%A_V_4_12_load = load i16* %A_V_4_12_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 487 'load' 'A_V_4_12_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 488 [1/1] (0.00ns)   --->   "%lhs_V_11 = sext i16 %A_V_4_12_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 488 'sext' 'lhs_V_11' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 489 [1/1] (0.00ns)   --->   "%rhs_V_11 = sext i16 %B_V_4_12_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 489 'sext' 'rhs_V_11' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 490 [1/1] (3.36ns) (grouped into DSP with root node tmp15)   --->   "%ret_V_11 = mul nsw i32 %lhs_V_11, %rhs_V_11" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 490 'mul' 'ret_V_11' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 491 [1/1] (0.00ns)   --->   "%lhs_V_12 = sext i16 %A_V_4_13_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 491 'sext' 'lhs_V_12' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 492 [1/1] (0.00ns)   --->   "%rhs_V_12 = sext i16 %B_V_4_13_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 492 'sext' 'rhs_V_12' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 493 [1/1] (3.36ns) (grouped into DSP with root node tmp16)   --->   "%ret_V_12 = mul nsw i32 %lhs_V_12, %rhs_V_12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 493 'mul' 'ret_V_12' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 494 [1/2] (2.32ns)   --->   "%A_V_4_15_load = load i16* %A_V_4_15_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 494 'load' 'A_V_4_15_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 495 [1/1] (0.00ns)   --->   "%lhs_V_14 = sext i16 %A_V_4_15_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 495 'sext' 'lhs_V_14' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 496 [1/1] (0.00ns)   --->   "%rhs_V_14 = sext i16 %B_V_4_15_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 496 'sext' 'rhs_V_14' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 497 [1/1] (3.36ns) (grouped into DSP with root node tmp17)   --->   "%ret_V_14 = mul nsw i32 %lhs_V_14, %rhs_V_14" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 497 'mul' 'ret_V_14' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 498 [1/1] (0.00ns)   --->   "%lhs_V_15 = sext i16 %A_V_4_16_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 498 'sext' 'lhs_V_15' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 499 [1/1] (0.00ns)   --->   "%rhs_V_15 = sext i16 %B_V_4_16_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 499 'sext' 'rhs_V_15' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 500 [1/1] (3.36ns) (grouped into DSP with root node tmp18)   --->   "%ret_V_15 = mul nsw i32 %lhs_V_15, %rhs_V_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 500 'mul' 'ret_V_15' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 501 [1/2] (2.32ns)   --->   "%A_V_4_18_load = load i16* %A_V_4_18_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 501 'load' 'A_V_4_18_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 502 [1/2] (3.25ns)   --->   "%B_V_4_18_load = load i16* %B_V_4_18_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 502 'load' 'B_V_4_18_load' <Predicate = (!exitcond_flatten8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_22 : Operation 503 [1/2] (2.32ns)   --->   "%A_V_4_19_load = load i16* %A_V_4_19_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 503 'load' 'A_V_4_19_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 504 [1/1] (0.00ns)   --->   "%lhs_V_18 = sext i16 %A_V_4_19_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 504 'sext' 'lhs_V_18' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 505 [1/1] (0.00ns)   --->   "%rhs_V_18 = sext i16 %B_V_4_19_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 505 'sext' 'rhs_V_18' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 506 [1/1] (3.36ns) (grouped into DSP with root node tmp21)   --->   "%ret_V_18 = mul nsw i32 %lhs_V_18, %rhs_V_18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 506 'mul' 'ret_V_18' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 507 [1/2] (2.32ns)   --->   "%A_V_4_21_load = load i16* %A_V_4_21_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 507 'load' 'A_V_4_21_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 508 [1/1] (0.00ns)   --->   "%lhs_V_20 = sext i16 %A_V_4_21_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 508 'sext' 'lhs_V_20' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 509 [1/1] (0.00ns)   --->   "%rhs_V_20 = sext i16 %B_V_4_21_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 509 'sext' 'rhs_V_20' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 510 [1/1] (3.36ns) (grouped into DSP with root node tmp23)   --->   "%ret_V_20 = mul nsw i32 %lhs_V_20, %rhs_V_20" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 510 'mul' 'ret_V_20' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 511 [1/2] (2.32ns)   --->   "%A_V_4_23_load = load i16* %A_V_4_23_addr_2, align 2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 511 'load' 'A_V_4_23_load' <Predicate = (!exitcond_flatten8)> <Delay = 2.32> <Core = "RAM_S2P_LUTRAM">   --->   Core 50 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_22 : Operation 512 [1/1] (0.00ns)   --->   "%lhs_V_22 = sext i16 %A_V_4_23_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 512 'sext' 'lhs_V_22' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 513 [1/1] (0.00ns)   --->   "%rhs_V_22 = sext i16 %B_V_4_23_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 513 'sext' 'rhs_V_22' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_22 : Operation 514 [1/1] (3.36ns) (grouped into DSP with root node tmp24)   --->   "%ret_V_22 = mul nsw i32 %lhs_V_22, %rhs_V_22" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 514 'mul' 'ret_V_22' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 515 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp5 = add i32 %ret_V_2, %ret_V_1" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 515 'add' 'tmp5' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 516 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp4 = add i32 %ret_V, %tmp5" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 516 'add' 'tmp4' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 517 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp7 = add i32 %ret_V_5, %ret_V_4" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 517 'add' 'tmp7' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 518 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp6 = add i32 %ret_V_3, %tmp7" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 518 'add' 'tmp6' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 519 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp10 = add i32 %ret_V_8, %ret_V_7" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 519 'add' 'tmp10' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 520 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp12 = add i32 %ret_V_10, %ret_V_s" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 520 'add' 'tmp12' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 521 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp16 = add i32 %ret_V_13, %ret_V_12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 521 'add' 'tmp16' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 522 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp15 = add i32 %ret_V_11, %tmp16" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 522 'add' 'tmp15' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 523 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp18 = add i32 %ret_V_16, %ret_V_15" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 523 'add' 'tmp18' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 524 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp17 = add i32 %ret_V_14, %tmp18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 524 'add' 'tmp17' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 525 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp21 = add i32 %ret_V_19, %ret_V_18" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 525 'add' 'tmp21' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 526 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp23 = add i32 %ret_V_21, %ret_V_20" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 526 'add' 'tmp23' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 527 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp24 = add i32 %ret_V_23, %ret_V_22" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 527 'add' 'tmp24' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 16> <Delay = 10.7>
ST_23 : Operation 528 [1/1] (0.00ns)   --->   "%lhs_V_6 = sext i16 %A_V_4_6_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 528 'sext' 'lhs_V_6' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 529 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i16 %B_V_4_6_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 529 'sext' 'rhs_V_6' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 530 [1/1] (3.36ns) (grouped into DSP with root node tmp9)   --->   "%ret_V_6 = mul nsw i32 %lhs_V_6, %rhs_V_6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 530 'mul' 'ret_V_6' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 531 [1/1] (0.00ns)   --->   "%lhs_V_9 = sext i16 %A_V_4_9_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 531 'sext' 'lhs_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 532 [1/1] (0.00ns)   --->   "%rhs_V_9 = sext i16 %B_V_4_9_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 532 'sext' 'rhs_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 533 [1/1] (3.36ns) (grouped into DSP with root node tmp11)   --->   "%ret_V_9 = mul nsw i32 %lhs_V_9, %rhs_V_9" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 533 'mul' 'ret_V_9' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 534 [1/1] (0.00ns)   --->   "%lhs_V_17 = sext i16 %A_V_4_18_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 534 'sext' 'lhs_V_17' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 535 [1/1] (0.00ns)   --->   "%rhs_V_17 = sext i16 %B_V_4_18_load to i32" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 535 'sext' 'rhs_V_17' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_23 : Operation 536 [1/1] (3.36ns) (grouped into DSP with root node tmp20)   --->   "%ret_V_17 = mul nsw i32 %lhs_V_17, %rhs_V_17" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 536 'mul' 'ret_V_17' <Predicate = (!exitcond_flatten8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 537 [1/1] (2.55ns)   --->   "%tmp3 = add i32 %tmp4, %tmp6" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 537 'add' 'tmp3' <Predicate = (!exitcond_flatten8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 538 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp9 = add i32 %ret_V_6, %tmp10" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 538 'add' 'tmp9' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 539 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp11 = add i32 %ret_V_9, %tmp12" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 539 'add' 'tmp11' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 540 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i32 %tmp9, %tmp11" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 540 'add' 'tmp8' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 541 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp2 = add i32 %tmp3, %tmp8" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 541 'add' 'tmp2' <Predicate = (!exitcond_flatten8)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 542 [1/1] (2.55ns)   --->   "%tmp14 = add i32 %tmp15, %tmp17" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 542 'add' 'tmp14' <Predicate = (!exitcond_flatten8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 543 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp20 = add i32 %ret_V_17, %tmp21" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 543 'add' 'tmp20' <Predicate = (!exitcond_flatten8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 544 [1/1] (2.55ns)   --->   "%tmp22 = add i32 %tmp23, %tmp24" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 544 'add' 'tmp22' <Predicate = (!exitcond_flatten8)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp19 = add i32 %tmp20, %tmp22" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 545 'add' 'tmp19' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 546 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmp13 = add i32 %tmp14, %tmp19" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 546 'add' 'tmp13' <Predicate = (!exitcond_flatten8)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 24 <SV = 17> <Delay = 7.62>
ST_24 : Operation 547 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L2_L3_str)"   --->   Operation 547 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 548 [1/1] (0.69ns)   --->   "%p_2_mid2 = select i1 %exitcond7, i32 0, i32 %p_2" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 548 'select' 'p_2_mid2' <Predicate = (!exitcond_flatten8)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 549 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str20) nounwind" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 549 'specloopname' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str20)" [./../hw_library/fixed_point_stream_convolution.h:124]   --->   Operation 550 'specregionbegin' 'tmp_47' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 551 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/fixed_point_stream_convolution.h:125]   --->   Operation 551 'specpipeline' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_25 = add nsw i32 %tmp2, %tmp13" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 552 'add' 'tmp_25' <Predicate = (!exitcond_flatten8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 553 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sum_V_s = add nsw i32 %tmp_25, %p_2_mid2" [./../hw_library/fixed_point_stream_convolution.h:127]   --->   Operation 553 'add' 'sum_V_s' <Predicate = (!exitcond_flatten8)> <Delay = 4.37> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 554 [1/1] (0.00ns)   --->   "%empty_118 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str20, i32 %tmp_47)" [./../hw_library/fixed_point_stream_convolution.h:129]   --->   Operation 554 'specregionend' 'empty_118' <Predicate = (!exitcond_flatten8)> <Delay = 0.00>
ST_24 : Operation 555 [1/1] (2.55ns)   --->   "%p_neg = sub i32 0, %sum_V_s" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 555 'sub' 'p_neg' <Predicate = (ifzero)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_112 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %p_neg, i32 15, i32 31)" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 556 'partselect' 'tmp_112' <Predicate = (ifzero)> <Delay = 0.00>

State 25 <SV = 18> <Delay = 6.86>
ST_25 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node output_data_2)   --->   "%tmp_111 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sum_V_s, i32 31)" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 557 'bitselect' 'tmp_111' <Predicate = (ifzero)> <Delay = 0.00>
ST_25 : Operation 558 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i17 %tmp_112 to i18" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 558 'zext' 'p_lshr_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_25 : Operation 559 [1/1] (2.10ns)   --->   "%p_neg_t = sub i18 0, %p_lshr_cast" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 559 'sub' 'p_neg_t' <Predicate = (ifzero)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node output_data_2)   --->   "%tmp_113 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %sum_V_s, i32 15, i32 31)" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 560 'partselect' 'tmp_113' <Predicate = (ifzero)> <Delay = 0.00>
ST_25 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node output_data_2)   --->   "%p_lshr_f_cast = zext i17 %tmp_113 to i18" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 561 'zext' 'p_lshr_f_cast' <Predicate = (ifzero)> <Delay = 0.00>
ST_25 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node output_data_2)   --->   "%output_data = select i1 %tmp_111, i18 %p_neg_t, i18 %p_lshr_f_cast" [./../hw_library/fixed_point_stream_convolution.h:130]   --->   Operation 562 'select' 'output_data' <Predicate = (ifzero)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 563 [1/1] (2.47ns)   --->   "%tmp_55 = icmp slt i32 %sum_V_s, -32767" [./../hw_library/fixed_point_stream_convolution.h:131]   --->   Operation 563 'icmp' 'tmp_55' <Predicate = (ifzero)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 564 [1/1] (0.75ns) (out node of the LUT)   --->   "%output_data_2 = select i1 %tmp_55, i18 0, i18 %output_data" [./../hw_library/fixed_point_stream_convolution.h:131]   --->   Operation 564 'select' 'output_data_2' <Predicate = (ifzero)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 565 [1/1] (0.00ns)   --->   "%tmp_V_76 = sext i18 %output_data_2 to i32" [./../hw_library/fixed_point_stream_convolution.h:131]   --->   Operation 565 'sext' 'tmp_V_76' <Predicate = (ifzero)> <Delay = 0.00>
ST_25 : Operation 566 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_76)" [./../hw_library/fixed_point_stream_convolution.h:132]   --->   Operation 566 'write' <Predicate = (ifzero)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_25 : Operation 567 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 567 'br' <Predicate = (ifzero)> <Delay = 0.00>

State 26 <SV = 13> <Delay = 0.00>
ST_26 : Operation 568 [1/1] (0.00ns)   --->   "%empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str18, i32 %tmp_44)" [./../hw_library/fixed_point_stream_convolution.h:134]   --->   Operation 568 'specregionend' 'empty_119' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 569 [1/1] (0.00ns)   --->   "br label %8" [./../hw_library/fixed_point_stream_convolution.h:102]   --->   Operation 569 'br' <Predicate = true> <Delay = 0.00>

State 27 <SV = 8> <Delay = 8.51>
ST_27 : Operation 570 [1/1] (8.51ns)   --->   "%tmp_46 = mul i32 %tmp1, %tmp_V_59" [./../hw_library/fixed_point_stream_convolution.h:75]   --->   Operation 570 'mul' 'tmp_46' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 571 [1/1] (0.00ns)   --->   "store i32 %tmp_46, i32* @B_ROW, align 4" [./../hw_library/fixed_point_stream_convolution.h:75]   --->   Operation 571 'store' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 572 [1/1] (1.76ns)   --->   "br label %.preheader320" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 572 'br' <Predicate = true> <Delay = 1.76>

State 28 <SV = 9> <Delay = 5.92>
ST_28 : Operation 573 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i16 [ 0, %0 ], [ %indvar_flatten_next, %5 ]"   --->   Operation 573 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 574 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %tmp_52_mid2_v, %5 ]" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 574 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 575 [1/1] (0.00ns)   --->   "%j = phi i10 [ 0, %0 ], [ %j_4, %5 ]"   --->   Operation 575 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 576 [1/1] (0.00ns)   --->   "%i_cast = zext i7 %i to i32" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 576 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 577 [1/1] (2.47ns)   --->   "%tmp_49 = icmp ult i32 %i_cast, %tmp_V_65" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 577 'icmp' 'tmp_49' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 578 [1/1] (2.42ns)   --->   "%exitcond_flatten = icmp eq i16 %indvar_flatten, -14336"   --->   Operation 578 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 579 [1/1] (2.07ns)   --->   "%indvar_flatten_next = add i16 %indvar_flatten, 1"   --->   Operation 579 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 580 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit321.loopexit, label %.preheader320.preheader"   --->   Operation 580 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 581 [1/1] (1.87ns)   --->   "%i_2 = add i7 %i, 1" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 581 'add' 'i_2' <Predicate = (!exitcond_flatten)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 582 [1/1] (1.77ns)   --->   "%tmp_96 = icmp eq i10 %j, -224" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 582 'icmp' 'tmp_96' <Predicate = (!exitcond_flatten)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 583 [1/1] (0.68ns)   --->   "%j_mid2 = select i1 %tmp_96, i10 0, i10 %j" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 583 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.68> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 584 [1/1] (0.00ns)   --->   "%i_cast_mid1 = zext i7 %i_2 to i32" [./../hw_library/fixed_point_stream_convolution.h:78]   --->   Operation 584 'zext' 'i_cast_mid1' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 585 [1/1] (0.99ns)   --->   "%tmp_52_mid2_v = select i1 %tmp_96, i7 %i_2, i7 %i" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 585 'select' 'tmp_52_mid2_v' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 586 [1/1] (2.47ns)   --->   "%tmp_53_mid1 = icmp ult i32 %i_cast_mid1, %tmp_V_65" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 586 'icmp' 'tmp_53_mid1' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%tmp_53_mid2 = select i1 %tmp_96, i1 %tmp_53_mid1, i1 %tmp_49" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 587 'select' 'tmp_53_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 588 [1/1] (0.00ns)   --->   "%j_cast = zext i10 %j_mid2 to i32" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 588 'zext' 'j_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 589 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str36)" [./../hw_library/fixed_point_stream_convolution.h:80]   --->   Operation 589 'specregionbegin' 'tmp_43' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 590 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [./../hw_library/fixed_point_stream_convolution.h:81]   --->   Operation 590 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 591 [1/1] (2.47ns)   --->   "%tmp_51 = icmp ult i32 %j_cast, %tmp_46" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 591 'icmp' 'tmp_51' <Predicate = (!exitcond_flatten)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 592 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_cond = and i1 %tmp_51, %tmp_53_mid2" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 592 'and' 'or_cond' <Predicate = (!exitcond_flatten)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 593 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %1, label %3" [./../hw_library/fixed_point_stream_convolution.h:82]   --->   Operation 593 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_100 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %j_mid2, i32 5, i32 9)" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 594 'partselect' 'tmp_100' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 0.00>
ST_28 : Operation 595 [1/1] (1.42ns)   --->   "switch i5 %tmp_100, label %branch99 [
    i5 0, label %branch75
    i5 1, label %branch76
    i5 2, label %branch77
    i5 3, label %branch78
    i5 4, label %branch79
    i5 5, label %branch80
    i5 6, label %branch81
    i5 7, label %branch82
    i5 8, label %branch83
    i5 9, label %branch84
    i5 10, label %branch85
    i5 11, label %branch86
    i5 12, label %branch87
    i5 13, label %branch88
    i5 14, label %branch89
    i5 15, label %branch90
    i5 -16, label %branch91
    i5 -15, label %branch92
    i5 -14, label %branch93
    i5 -13, label %branch94
    i5 -12, label %branch95
    i5 -11, label %branch96
    i5 -10, label %branch97
    i5 -9, label %branch98
  ]" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 595 'switch' <Predicate = (!exitcond_flatten & !or_cond)> <Delay = 1.42>
ST_28 : Operation 596 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 596 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 23)> <Delay = 0.00>
ST_28 : Operation 597 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 597 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 22)> <Delay = 0.00>
ST_28 : Operation 598 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 598 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 21)> <Delay = 0.00>
ST_28 : Operation 599 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 599 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 20)> <Delay = 0.00>
ST_28 : Operation 600 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 600 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 19)> <Delay = 0.00>
ST_28 : Operation 601 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 601 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 18)> <Delay = 0.00>
ST_28 : Operation 602 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 602 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 17)> <Delay = 0.00>
ST_28 : Operation 603 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 603 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 16)> <Delay = 0.00>
ST_28 : Operation 604 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 604 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 15)> <Delay = 0.00>
ST_28 : Operation 605 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 605 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 14)> <Delay = 0.00>
ST_28 : Operation 606 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 606 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 13)> <Delay = 0.00>
ST_28 : Operation 607 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 607 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 12)> <Delay = 0.00>
ST_28 : Operation 608 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 608 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 11)> <Delay = 0.00>
ST_28 : Operation 609 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 609 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 10)> <Delay = 0.00>
ST_28 : Operation 610 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 610 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 9)> <Delay = 0.00>
ST_28 : Operation 611 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 611 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 8)> <Delay = 0.00>
ST_28 : Operation 612 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 612 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 7)> <Delay = 0.00>
ST_28 : Operation 613 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 613 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 6)> <Delay = 0.00>
ST_28 : Operation 614 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 614 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 5)> <Delay = 0.00>
ST_28 : Operation 615 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 615 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 4)> <Delay = 0.00>
ST_28 : Operation 616 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 616 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 3)> <Delay = 0.00>
ST_28 : Operation 617 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 617 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 2)> <Delay = 0.00>
ST_28 : Operation 618 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 618 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 1)> <Delay = 0.00>
ST_28 : Operation 619 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 619 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 0)> <Delay = 0.00>
ST_28 : Operation 620 [1/1] (0.00ns)   --->   "br label %4" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 620 'br' <Predicate = (!exitcond_flatten & !or_cond & tmp_100 == 31) | (!exitcond_flatten & !or_cond & tmp_100 == 30) | (!exitcond_flatten & !or_cond & tmp_100 == 29) | (!exitcond_flatten & !or_cond & tmp_100 == 28) | (!exitcond_flatten & !or_cond & tmp_100 == 27) | (!exitcond_flatten & !or_cond & tmp_100 == 26) | (!exitcond_flatten & !or_cond & tmp_100 == 25) | (!exitcond_flatten & !or_cond & tmp_100 == 24)> <Delay = 0.00>
ST_28 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_97 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %j_mid2, i32 5, i32 9)" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 621 'partselect' 'tmp_97' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 0.00>
ST_28 : Operation 622 [1/1] (1.42ns)   --->   "switch i5 %tmp_97, label %branch74 [
    i5 0, label %branch50
    i5 1, label %branch51
    i5 2, label %branch52
    i5 3, label %branch53
    i5 4, label %branch54
    i5 5, label %branch55
    i5 6, label %branch56
    i5 7, label %branch57
    i5 8, label %branch58
    i5 9, label %branch59
    i5 10, label %branch60
    i5 11, label %branch61
    i5 12, label %branch62
    i5 13, label %branch63
    i5 14, label %branch64
    i5 15, label %branch65
    i5 -16, label %branch66
    i5 -15, label %branch67
    i5 -14, label %branch68
    i5 -13, label %branch69
    i5 -12, label %branch70
    i5 -11, label %branch71
    i5 -10, label %branch72
    i5 -9, label %branch73
  ]" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 622 'switch' <Predicate = (!exitcond_flatten & or_cond)> <Delay = 1.42>
ST_28 : Operation 623 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 623 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 23)> <Delay = 0.00>
ST_28 : Operation 624 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 624 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 22)> <Delay = 0.00>
ST_28 : Operation 625 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 625 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 21)> <Delay = 0.00>
ST_28 : Operation 626 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 626 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 20)> <Delay = 0.00>
ST_28 : Operation 627 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 627 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 19)> <Delay = 0.00>
ST_28 : Operation 628 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 628 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 18)> <Delay = 0.00>
ST_28 : Operation 629 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 629 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 17)> <Delay = 0.00>
ST_28 : Operation 630 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 630 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 16)> <Delay = 0.00>
ST_28 : Operation 631 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 631 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 15)> <Delay = 0.00>
ST_28 : Operation 632 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 632 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 14)> <Delay = 0.00>
ST_28 : Operation 633 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 633 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 13)> <Delay = 0.00>
ST_28 : Operation 634 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 634 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 12)> <Delay = 0.00>
ST_28 : Operation 635 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 635 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 11)> <Delay = 0.00>
ST_28 : Operation 636 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 636 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 10)> <Delay = 0.00>
ST_28 : Operation 637 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 637 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 9)> <Delay = 0.00>
ST_28 : Operation 638 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 638 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 8)> <Delay = 0.00>
ST_28 : Operation 639 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 639 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 7)> <Delay = 0.00>
ST_28 : Operation 640 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 640 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 6)> <Delay = 0.00>
ST_28 : Operation 641 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 641 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 5)> <Delay = 0.00>
ST_28 : Operation 642 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 642 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 4)> <Delay = 0.00>
ST_28 : Operation 643 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 643 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 3)> <Delay = 0.00>
ST_28 : Operation 644 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 644 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 2)> <Delay = 0.00>
ST_28 : Operation 645 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 645 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 1)> <Delay = 0.00>
ST_28 : Operation 646 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 646 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 0)> <Delay = 0.00>
ST_28 : Operation 647 [1/1] (0.00ns)   --->   "br label %2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 647 'br' <Predicate = (!exitcond_flatten & or_cond & tmp_97 == 31) | (!exitcond_flatten & or_cond & tmp_97 == 30) | (!exitcond_flatten & or_cond & tmp_97 == 29) | (!exitcond_flatten & or_cond & tmp_97 == 28) | (!exitcond_flatten & or_cond & tmp_97 == 27) | (!exitcond_flatten & or_cond & tmp_97 == 26) | (!exitcond_flatten & or_cond & tmp_97 == 25) | (!exitcond_flatten & or_cond & tmp_97 == 24)> <Delay = 0.00>
ST_28 : Operation 648 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str36, i32 %tmp_43)" [./../hw_library/fixed_point_stream_convolution.h:91]   --->   Operation 648 'specregionend' 'empty' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_28 : Operation 649 [1/1] (1.73ns)   --->   "%j_4 = add i10 %j_mid2, 1" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 649 'add' 'j_4' <Predicate = (!exitcond_flatten)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 650 [1/1] (0.00ns)   --->   "br label %.preheader320" [./../hw_library/fixed_point_stream_convolution.h:79]   --->   Operation 650 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 29 <SV = 10> <Delay = 7.26>
ST_29 : Operation 651 [1/1] (0.00ns)   --->   "%tmp_101 = trunc i10 %j_mid2 to i5" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 651 'trunc' 'tmp_101' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_102 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_52_mid2_v, i5 %tmp_101)" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 652 'bitconcatenate' 'tmp_102' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_103 = zext i12 %tmp_102 to i64" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 653 'zext' 'tmp_103' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 654 [1/1] (0.00ns)   --->   "%B_V_4_0_addr_1 = getelementptr [2048 x i16]* @B_V_4_0, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 654 'getelementptr' 'B_V_4_0_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 655 [1/1] (0.00ns)   --->   "%B_V_4_1_addr_1 = getelementptr [2048 x i16]* @B_V_4_1, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 655 'getelementptr' 'B_V_4_1_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 656 [1/1] (0.00ns)   --->   "%B_V_4_10_addr_1 = getelementptr [2048 x i16]* @B_V_4_10, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 656 'getelementptr' 'B_V_4_10_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 657 [1/1] (0.00ns)   --->   "%B_V_4_11_addr_1 = getelementptr [2048 x i16]* @B_V_4_11, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 657 'getelementptr' 'B_V_4_11_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 658 [1/1] (0.00ns)   --->   "%B_V_4_12_addr_1 = getelementptr [2048 x i16]* @B_V_4_12, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 658 'getelementptr' 'B_V_4_12_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 659 [1/1] (0.00ns)   --->   "%B_V_4_13_addr_1 = getelementptr [2048 x i16]* @B_V_4_13, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 659 'getelementptr' 'B_V_4_13_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 660 [1/1] (0.00ns)   --->   "%B_V_4_14_addr_1 = getelementptr [2048 x i16]* @B_V_4_14, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 660 'getelementptr' 'B_V_4_14_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 661 [1/1] (0.00ns)   --->   "%B_V_4_15_addr_1 = getelementptr [2048 x i16]* @B_V_4_15, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 661 'getelementptr' 'B_V_4_15_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 662 [1/1] (0.00ns)   --->   "%B_V_4_16_addr_1 = getelementptr [2048 x i16]* @B_V_4_16, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 662 'getelementptr' 'B_V_4_16_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 663 [1/1] (0.00ns)   --->   "%B_V_4_17_addr_1 = getelementptr [2048 x i16]* @B_V_4_17, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 663 'getelementptr' 'B_V_4_17_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 664 [1/1] (0.00ns)   --->   "%B_V_4_18_addr_1 = getelementptr [2048 x i16]* @B_V_4_18, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 664 'getelementptr' 'B_V_4_18_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 665 [1/1] (0.00ns)   --->   "%B_V_4_19_addr_1 = getelementptr [2048 x i16]* @B_V_4_19, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 665 'getelementptr' 'B_V_4_19_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 666 [1/1] (0.00ns)   --->   "%B_V_4_2_addr_1 = getelementptr [2048 x i16]* @B_V_4_2, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 666 'getelementptr' 'B_V_4_2_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 667 [1/1] (0.00ns)   --->   "%B_V_4_20_addr_1 = getelementptr [2048 x i16]* @B_V_4_20, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 667 'getelementptr' 'B_V_4_20_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 668 [1/1] (0.00ns)   --->   "%B_V_4_21_addr_1 = getelementptr [2048 x i16]* @B_V_4_21, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 668 'getelementptr' 'B_V_4_21_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 669 [1/1] (0.00ns)   --->   "%B_V_4_22_addr_1 = getelementptr [2048 x i16]* @B_V_4_22, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 669 'getelementptr' 'B_V_4_22_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 670 [1/1] (0.00ns)   --->   "%B_V_4_23_addr_1 = getelementptr [2048 x i16]* @B_V_4_23, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 670 'getelementptr' 'B_V_4_23_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 671 [1/1] (0.00ns)   --->   "%B_V_4_24_addr_1 = getelementptr [2048 x i16]* @B_V_4_24, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 671 'getelementptr' 'B_V_4_24_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 672 [1/1] (0.00ns)   --->   "%B_V_4_3_addr_1 = getelementptr [2048 x i16]* @B_V_4_3, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 672 'getelementptr' 'B_V_4_3_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 673 [1/1] (0.00ns)   --->   "%B_V_4_4_addr_1 = getelementptr [2048 x i16]* @B_V_4_4, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 673 'getelementptr' 'B_V_4_4_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 674 [1/1] (0.00ns)   --->   "%B_V_4_5_addr_1 = getelementptr [2048 x i16]* @B_V_4_5, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 674 'getelementptr' 'B_V_4_5_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 675 [1/1] (0.00ns)   --->   "%B_V_4_6_addr_1 = getelementptr [2048 x i16]* @B_V_4_6, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 675 'getelementptr' 'B_V_4_6_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 676 [1/1] (0.00ns)   --->   "%B_V_4_7_addr_1 = getelementptr [2048 x i16]* @B_V_4_7, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 676 'getelementptr' 'B_V_4_7_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 677 [1/1] (0.00ns)   --->   "%B_V_4_8_addr_1 = getelementptr [2048 x i16]* @B_V_4_8, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 677 'getelementptr' 'B_V_4_8_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 678 [1/1] (0.00ns)   --->   "%B_V_4_9_addr_1 = getelementptr [2048 x i16]* @B_V_4_9, i64 0, i64 %tmp_103" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 678 'getelementptr' 'B_V_4_9_addr_1' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 679 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_23_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 679 'store' <Predicate = (!or_cond & tmp_100 == 23)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 680 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_22_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 680 'store' <Predicate = (!or_cond & tmp_100 == 22)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 681 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_21_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 681 'store' <Predicate = (!or_cond & tmp_100 == 21)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 682 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_20_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 682 'store' <Predicate = (!or_cond & tmp_100 == 20)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 683 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_19_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 683 'store' <Predicate = (!or_cond & tmp_100 == 19)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 684 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_18_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 684 'store' <Predicate = (!or_cond & tmp_100 == 18)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 685 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_17_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 685 'store' <Predicate = (!or_cond & tmp_100 == 17)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 686 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_16_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 686 'store' <Predicate = (!or_cond & tmp_100 == 16)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 687 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_15_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 687 'store' <Predicate = (!or_cond & tmp_100 == 15)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 688 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_14_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 688 'store' <Predicate = (!or_cond & tmp_100 == 14)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 689 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_13_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 689 'store' <Predicate = (!or_cond & tmp_100 == 13)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 690 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_12_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 690 'store' <Predicate = (!or_cond & tmp_100 == 12)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 691 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_11_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 691 'store' <Predicate = (!or_cond & tmp_100 == 11)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 692 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_10_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 692 'store' <Predicate = (!or_cond & tmp_100 == 10)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 693 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_9_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 693 'store' <Predicate = (!or_cond & tmp_100 == 9)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 694 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_8_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 694 'store' <Predicate = (!or_cond & tmp_100 == 8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 695 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_7_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 695 'store' <Predicate = (!or_cond & tmp_100 == 7)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 696 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_6_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 696 'store' <Predicate = (!or_cond & tmp_100 == 6)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 697 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_5_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 697 'store' <Predicate = (!or_cond & tmp_100 == 5)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 698 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_4_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 698 'store' <Predicate = (!or_cond & tmp_100 == 4)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 699 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_3_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 699 'store' <Predicate = (!or_cond & tmp_100 == 3)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 700 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_2_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 700 'store' <Predicate = (!or_cond & tmp_100 == 2)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 701 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_1_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 701 'store' <Predicate = (!or_cond & tmp_100 == 1)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 702 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_0_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 702 'store' <Predicate = (!or_cond & tmp_100 == 0)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 703 [1/1] (3.25ns)   --->   "store i16 0, i16* %B_V_4_24_addr_1, align 2" [./../hw_library/fixed_point_stream_convolution.h:89]   --->   Operation 703 'store' <Predicate = (!or_cond & tmp_100 == 31) | (!or_cond & tmp_100 == 30) | (!or_cond & tmp_100 == 29) | (!or_cond & tmp_100 == 28) | (!or_cond & tmp_100 == 27) | (!or_cond & tmp_100 == 26) | (!or_cond & tmp_100 == 25) | (!or_cond & tmp_100 == 24)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 704 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 704 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_29 : Operation 705 [1/1] (3.63ns)   --->   "%tmp_V_73 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_stream_a_V_V)" [./../hw_library/fixed_point_stream_convolution.h:83]   --->   Operation 705 'read' 'tmp_V_73' <Predicate = (or_cond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_29 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_93 = trunc i32 %tmp_V_73 to i16" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 706 'trunc' 'tmp_93' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_94 = trunc i10 %j_mid2 to i5" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 707 'trunc' 'tmp_94' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 708 [1/1] (0.00ns)   --->   "%tmp_98 = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_52_mid2_v, i5 %tmp_94)" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 708 'bitconcatenate' 'tmp_98' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_99 = zext i12 %tmp_98 to i64" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 709 'zext' 'tmp_99' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 710 [1/1] (0.00ns)   --->   "%B_V_4_0_addr = getelementptr [2048 x i16]* @B_V_4_0, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 710 'getelementptr' 'B_V_4_0_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 711 [1/1] (0.00ns)   --->   "%B_V_4_1_addr = getelementptr [2048 x i16]* @B_V_4_1, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 711 'getelementptr' 'B_V_4_1_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 712 [1/1] (0.00ns)   --->   "%B_V_4_10_addr = getelementptr [2048 x i16]* @B_V_4_10, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 712 'getelementptr' 'B_V_4_10_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 713 [1/1] (0.00ns)   --->   "%B_V_4_11_addr = getelementptr [2048 x i16]* @B_V_4_11, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 713 'getelementptr' 'B_V_4_11_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 714 [1/1] (0.00ns)   --->   "%B_V_4_12_addr = getelementptr [2048 x i16]* @B_V_4_12, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 714 'getelementptr' 'B_V_4_12_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 715 [1/1] (0.00ns)   --->   "%B_V_4_13_addr = getelementptr [2048 x i16]* @B_V_4_13, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 715 'getelementptr' 'B_V_4_13_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 716 [1/1] (0.00ns)   --->   "%B_V_4_14_addr = getelementptr [2048 x i16]* @B_V_4_14, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 716 'getelementptr' 'B_V_4_14_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 717 [1/1] (0.00ns)   --->   "%B_V_4_15_addr = getelementptr [2048 x i16]* @B_V_4_15, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 717 'getelementptr' 'B_V_4_15_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 718 [1/1] (0.00ns)   --->   "%B_V_4_16_addr = getelementptr [2048 x i16]* @B_V_4_16, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 718 'getelementptr' 'B_V_4_16_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 719 [1/1] (0.00ns)   --->   "%B_V_4_17_addr = getelementptr [2048 x i16]* @B_V_4_17, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 719 'getelementptr' 'B_V_4_17_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 720 [1/1] (0.00ns)   --->   "%B_V_4_18_addr = getelementptr [2048 x i16]* @B_V_4_18, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 720 'getelementptr' 'B_V_4_18_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 721 [1/1] (0.00ns)   --->   "%B_V_4_19_addr = getelementptr [2048 x i16]* @B_V_4_19, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 721 'getelementptr' 'B_V_4_19_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 722 [1/1] (0.00ns)   --->   "%B_V_4_2_addr = getelementptr [2048 x i16]* @B_V_4_2, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 722 'getelementptr' 'B_V_4_2_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 723 [1/1] (0.00ns)   --->   "%B_V_4_20_addr = getelementptr [2048 x i16]* @B_V_4_20, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 723 'getelementptr' 'B_V_4_20_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 724 [1/1] (0.00ns)   --->   "%B_V_4_21_addr = getelementptr [2048 x i16]* @B_V_4_21, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 724 'getelementptr' 'B_V_4_21_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 725 [1/1] (0.00ns)   --->   "%B_V_4_22_addr = getelementptr [2048 x i16]* @B_V_4_22, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 725 'getelementptr' 'B_V_4_22_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 726 [1/1] (0.00ns)   --->   "%B_V_4_23_addr = getelementptr [2048 x i16]* @B_V_4_23, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 726 'getelementptr' 'B_V_4_23_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 727 [1/1] (0.00ns)   --->   "%B_V_4_24_addr = getelementptr [2048 x i16]* @B_V_4_24, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 727 'getelementptr' 'B_V_4_24_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 728 [1/1] (0.00ns)   --->   "%B_V_4_3_addr = getelementptr [2048 x i16]* @B_V_4_3, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 728 'getelementptr' 'B_V_4_3_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 729 [1/1] (0.00ns)   --->   "%B_V_4_4_addr = getelementptr [2048 x i16]* @B_V_4_4, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 729 'getelementptr' 'B_V_4_4_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 730 [1/1] (0.00ns)   --->   "%B_V_4_5_addr = getelementptr [2048 x i16]* @B_V_4_5, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 730 'getelementptr' 'B_V_4_5_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 731 [1/1] (0.00ns)   --->   "%B_V_4_6_addr = getelementptr [2048 x i16]* @B_V_4_6, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 731 'getelementptr' 'B_V_4_6_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 732 [1/1] (0.00ns)   --->   "%B_V_4_7_addr = getelementptr [2048 x i16]* @B_V_4_7, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 732 'getelementptr' 'B_V_4_7_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 733 [1/1] (0.00ns)   --->   "%B_V_4_8_addr = getelementptr [2048 x i16]* @B_V_4_8, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 733 'getelementptr' 'B_V_4_8_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 734 [1/1] (0.00ns)   --->   "%B_V_4_9_addr = getelementptr [2048 x i16]* @B_V_4_9, i64 0, i64 %tmp_99" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 734 'getelementptr' 'B_V_4_9_addr' <Predicate = (or_cond)> <Delay = 0.00>
ST_29 : Operation 735 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_23_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 735 'store' <Predicate = (or_cond & tmp_97 == 23)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 736 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_22_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 736 'store' <Predicate = (or_cond & tmp_97 == 22)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 737 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_21_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 737 'store' <Predicate = (or_cond & tmp_97 == 21)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 738 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_20_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 738 'store' <Predicate = (or_cond & tmp_97 == 20)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 739 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_19_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 739 'store' <Predicate = (or_cond & tmp_97 == 19)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 740 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_18_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 740 'store' <Predicate = (or_cond & tmp_97 == 18)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 741 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_17_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 741 'store' <Predicate = (or_cond & tmp_97 == 17)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 742 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_16_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 742 'store' <Predicate = (or_cond & tmp_97 == 16)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 743 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_15_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 743 'store' <Predicate = (or_cond & tmp_97 == 15)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 744 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_14_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 744 'store' <Predicate = (or_cond & tmp_97 == 14)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 745 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_13_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 745 'store' <Predicate = (or_cond & tmp_97 == 13)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 746 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_12_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 746 'store' <Predicate = (or_cond & tmp_97 == 12)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 747 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_11_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 747 'store' <Predicate = (or_cond & tmp_97 == 11)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 748 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_10_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 748 'store' <Predicate = (or_cond & tmp_97 == 10)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 749 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_9_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 749 'store' <Predicate = (or_cond & tmp_97 == 9)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 750 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_8_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 750 'store' <Predicate = (or_cond & tmp_97 == 8)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 751 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_7_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 751 'store' <Predicate = (or_cond & tmp_97 == 7)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 752 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_6_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 752 'store' <Predicate = (or_cond & tmp_97 == 6)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 753 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_5_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 753 'store' <Predicate = (or_cond & tmp_97 == 5)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 754 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_4_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 754 'store' <Predicate = (or_cond & tmp_97 == 4)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 755 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_3_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 755 'store' <Predicate = (or_cond & tmp_97 == 3)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 756 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_2_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 756 'store' <Predicate = (or_cond & tmp_97 == 2)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 757 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_1_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 757 'store' <Predicate = (or_cond & tmp_97 == 1)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 758 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_0_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 758 'store' <Predicate = (or_cond & tmp_97 == 0)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 759 [1/1] (3.25ns)   --->   "store i16 %tmp_93, i16* %B_V_4_24_addr, align 2" [./../hw_library/fixed_point_stream_convolution.h:84]   --->   Operation 759 'store' <Predicate = (or_cond & tmp_97 == 31) | (or_cond & tmp_97 == 30) | (or_cond & tmp_97 == 29) | (or_cond & tmp_97 == 28) | (or_cond & tmp_97 == 27) | (or_cond & tmp_97 == 26) | (or_cond & tmp_97 == 25) | (or_cond & tmp_97 == 24)> <Delay = 3.25> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_29 : Operation 760 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_stream_V_V, i32 %tmp_V_73)" [./../hw_library/fixed_point_stream_convolution.h:86]   --->   Operation 760 'write' <Predicate = (or_cond)> <Delay = 3.63> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_29 : Operation 761 [1/1] (0.00ns)   --->   "br label %5" [./../hw_library/fixed_point_stream_convolution.h:87]   --->   Operation 761 'br' <Predicate = (or_cond)> <Delay = 0.00>

State 30 <SV = 10> <Delay = 0.00>
ST_30 : Operation 762 [1/1] (0.00ns)   --->   "br label %.loopexit321"   --->   Operation 762 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fixed_point_stream_convolution.h:26) [61]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fixed_point_stream_convolution.h:28) [62]  (3.63 ns)

 <State 2>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fixed_point_stream_convolution.h:30) [63]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fixed_point_stream_convolution.h:32) [64]  (3.63 ns)

 <State 3>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fixed_point_stream_convolution.h:34) [65]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fixed_point_stream_convolution.h:36) [66]  (3.63 ns)

 <State 4>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fixed_point_stream_convolution.h:38) [67]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fixed_point_stream_convolution.h:40) [68]  (3.63 ns)

 <State 5>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fixed_point_stream_convolution.h:42) [69]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fixed_point_stream_convolution.h:44) [70]  (3.63 ns)

 <State 6>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fixed_point_stream_convolution.h:46) [71]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fixed_point_stream_convolution.h:48) [72]  (3.63 ns)

 <State 7>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fixed_point_stream_convolution.h:50) [73]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fixed_point_stream_convolution.h:52) [74]  (3.63 ns)

 <State 8>: 12.6ns
The critical path consists of the following:
	'mul' operation ('KER_size_0', ./../hw_library/fixed_point_stream_convolution.h:143) [86]  (12.6 ns)

 <State 9>: 12.6ns
The critical path consists of the following:
	'mul' operation ('KER_size_1', ./../hw_library/fixed_point_stream_convolution.h:144) [87]  (12.6 ns)

 <State 10>: 12.6ns
The critical path consists of the following:
	'mul' operation ('KER_bound', ./../hw_library/fixed_point_stream_convolution.h:145) [88]  (12.6 ns)

 <State 11>: 2.55ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./../hw_library/fixed_point_stream_convolution.h:149) [94]  (0 ns)
	'add' operation ('i', ./../hw_library/fixed_point_stream_convolution.h:149) [96]  (2.55 ns)

 <State 12>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fixed_point_stream_convolution.h:151) [101]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fixed_point_stream_convolution.h:152) [102]  (3.63 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 8.51ns
The critical path consists of the following:
	'load' operation ('OFMDim_current_load', ./../hw_library/fixed_point_stream_convolution.h:98) on static variable 'OFMDim_current' [117]  (0 ns)
	'mul' operation ('A_COL_ITER', ./../hw_library/fixed_point_stream_convolution.h:98) [118]  (8.51 ns)

 <State 15>: 3.45ns
The critical path consists of the following:
	'icmp' operation ('tmp_52', ./../hw_library/fixed_point_stream_convolution.h:102) [124]  (2.47 ns)
	blocking operation 0.978 ns on control path)

 <State 16>: 2.47ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./../hw_library/fixed_point_stream_convolution.h:105) [130]  (0 ns)
	'icmp' operation ('tmp_54', ./../hw_library/fixed_point_stream_convolution.h:108) [140]  (2.47 ns)

 <State 17>: 5.96ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fixed_point_stream_convolution.h:109) [250]  (3.63 ns)
	'store' operation (./../hw_library/fixed_point_stream_convolution.h:110) of variable 'tmp_104', ./../hw_library/fixed_point_stream_convolution.h:110 on array 'A_V_4_5' [336]  (2.32 ns)

 <State 18>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten6') with incoming values : ('indvar_flatten_next7') [366]  (1.77 ns)

 <State 19>: 8.18ns
The critical path consists of the following:
	'phi' operation ('ib', ./../hw_library/fixed_point_stream_convolution.h:127) with incoming values : ('tmp_59_mid2_v', ./../hw_library/fixed_point_stream_convolution.h:127) [367]  (0 ns)
	'add' operation ('ib', ./../hw_library/fixed_point_stream_convolution.h:121) [374]  (2.55 ns)
	'select' operation ('tmp_59_mid2_v', ./../hw_library/fixed_point_stream_convolution.h:127) [379]  (0.698 ns)
	'add' operation ('tmp_110', ./../hw_library/fixed_point_stream_convolution.h:127) [412]  (1.68 ns)
	'getelementptr' operation ('B_V_4_2_addr_2', ./../hw_library/fixed_point_stream_convolution.h:127) [426]  (0 ns)
	'load' operation ('B_V_4_2_load', ./../hw_library/fixed_point_stream_convolution.h:127) on array 'B_V_4_2' [451]  (3.25 ns)

 <State 20>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('B_V_4_0_addr_2', ./../hw_library/fixed_point_stream_convolution.h:127) [414]  (0 ns)
	'load' operation ('B_V_4_0_load', ./../hw_library/fixed_point_stream_convolution.h:127) on array 'B_V_4_0' [441]  (3.25 ns)

 <State 21>: 8.7ns
The critical path consists of the following:
	'load' operation ('A_V_4_2_load', ./../hw_library/fixed_point_stream_convolution.h:127) on array 'A_V_4_2' [449]  (2.32 ns)
	'mul' operation of DSP[453] ('ret_V_2', ./../hw_library/fixed_point_stream_convolution.h:127) [453]  (6.38 ns)

 <State 22>: 9.4ns
The critical path consists of the following:
	'mul' operation of DSP[564] ('ret_V_1', ./../hw_library/fixed_point_stream_convolution.h:127) [448]  (3.36 ns)
	'add' operation of DSP[564] ('tmp5', ./../hw_library/fixed_point_stream_convolution.h:127) [564]  (3.02 ns)
	'add' operation of DSP[565] ('tmp4', ./../hw_library/fixed_point_stream_convolution.h:127) [565]  (3.02 ns)

 <State 23>: 10.8ns
The critical path consists of the following:
	'mul' operation of DSP[570] ('ret_V_6', ./../hw_library/fixed_point_stream_convolution.h:127) [473]  (3.36 ns)
	'add' operation of DSP[570] ('tmp9', ./../hw_library/fixed_point_stream_convolution.h:127) [570]  (3.02 ns)
	'add' operation ('tmp8', ./../hw_library/fixed_point_stream_convolution.h:127) [573]  (0 ns)
	'add' operation ('tmp2', ./../hw_library/fixed_point_stream_convolution.h:127) [574]  (4.37 ns)

 <State 24>: 7.62ns
The critical path consists of the following:
	'select' operation ('p_2_mid2', ./../hw_library/fixed_point_stream_convolution.h:124) [377]  (0.698 ns)
	'add' operation ('sum_V_s', ./../hw_library/fixed_point_stream_convolution.h:127) [588]  (4.37 ns)
	'sub' operation ('p_neg', ./../hw_library/fixed_point_stream_convolution.h:130) [595]  (2.55 ns)

 <State 25>: 6.86ns
The critical path consists of the following:
	'icmp' operation ('tmp_55', ./../hw_library/fixed_point_stream_convolution.h:131) [602]  (2.47 ns)
	'select' operation ('output_data', ./../hw_library/fixed_point_stream_convolution.h:131) [603]  (0.756 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fixed_point_stream_convolution.h:132) [605]  (3.63 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_46', ./../hw_library/fixed_point_stream_convolution.h:75) [621]  (8.51 ns)

 <State 28>: 5.92ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', ./../hw_library/fixed_point_stream_convolution.h:79) [628]  (0 ns)
	'icmp' operation ('tmp_96', ./../hw_library/fixed_point_stream_convolution.h:79) [636]  (1.77 ns)
	'select' operation ('j_mid2', ./../hw_library/fixed_point_stream_convolution.h:79) [637]  (0.687 ns)
	'icmp' operation ('tmp_51', ./../hw_library/fixed_point_stream_convolution.h:82) [645]  (2.47 ns)
	'and' operation ('or_cond', ./../hw_library/fixed_point_stream_convolution.h:82) [646]  (0.993 ns)

 <State 29>: 7.27ns
The critical path consists of the following:
	fifo read on port 'in_stream_a_V_V' (./../hw_library/fixed_point_stream_convolution.h:83) [757]  (3.63 ns)
	fifo write on port 'out_stream_V_V' (./../hw_library/fixed_point_stream_convolution.h:86) [865]  (3.63 ns)

 <State 30>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
