
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity decorder is 
port ( 
   i: in std_logic_vector;
   y: out std_logic_vector ;
end decorder;

architecture behavioural of decorder is 
begin 
process(i)
begin 
case i is
 
when "00"=> y <= "0001";
when "01"=> y <= "0010";
when "10"=> y <= "0100";
when others=> y <= "1000";

end case;
end process;
