// Seed: 21222494
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    module_0,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27
);
  inout wire id_27;
  inout wire id_26;
  input wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  parameter id_28 = -1'd0;
  assign id_26 = id_13;
endmodule
module module_1 #(
    parameter id_1  = 32'd0,
    parameter id_10 = 32'd46,
    parameter id_26 = 32'd26,
    parameter id_4  = 32'd94,
    parameter id_5  = 32'd16,
    parameter id_8  = 32'd52,
    parameter id_9  = 32'd78
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    _id_5,
    id_6,
    id_7,
    _id_8,
    _id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  module_0 modCall_1 (
      id_21,
      id_13,
      id_13,
      id_21,
      id_21,
      id_2,
      id_6,
      id_20,
      id_15,
      id_2,
      id_15,
      id_6,
      id_3,
      id_13,
      id_7,
      id_12,
      id_15,
      id_2,
      id_6,
      id_3,
      id_2,
      id_16,
      id_6,
      id_3,
      id_3,
      id_21,
      id_13
  );
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  inout logic [7:0] id_17;
  output wire id_16;
  inout wire id_15;
  output logic [7:0] id_14;
  inout wire id_13;
  output wire id_12;
  output logic [7:0] id_11;
  input wire _id_10;
  inout wire _id_9;
  input wire _id_8;
  input wire id_7;
  inout wire id_6;
  output wire _id_5;
  inout wire _id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire _id_1;
  wire id_23;
  assign id_11[1] = id_1;
  assign id_17[id_10] = -1;
  wire id_24 = id_3;
  assign id_4 = ~id_3;
  wire [id_1 : id_4] id_25;
  assign id_4 = (id_3);
  logic [-1 : -1] _id_26, id_27;
  wire ["" -  id_26 : id_8] id_28;
  wire id_29;
  ;
endmodule
