{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 04 15:28:53 2022 " "Info: Processing started: Fri Mar 04 15:28:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off WIMPAVR -c WIMPAVR_DEMO --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK register CARRY_LOGIC:inst14\|inst5 register CARRY_LOGIC:inst14\|inst5 208.55 MHz 4.795 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 208.55 MHz between source register \"CARRY_LOGIC:inst14\|inst5\" and destination register \"CARRY_LOGIC:inst14\|inst5\" (period= 4.795 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.581 ns + Longest register register " "Info: + Longest register to register delay is 4.581 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CARRY_LOGIC:inst14\|inst5 1 REG LCFF_X36_Y4_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y4_N11; Fanout = 4; REG Node = 'CARRY_LOGIC:inst14\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.150 ns) 0.462 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0 2 COMB LCCOMB_X36_Y4_N12 2 " "Info: 2: + IC(0.312 ns) + CELL(0.150 ns) = 0.462 ns; Loc. = LCCOMB_X36_Y4_N12; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { CARRY_LOGIC:inst14|inst5 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 0.866 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0 3 COMB LCCOMB_X36_Y4_N6 2 " "Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 0.866 ns; Loc. = LCCOMB_X36_Y4_N6; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 1.269 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0 4 COMB LCCOMB_X36_Y4_N0 2 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 1.269 ns; Loc. = LCCOMB_X36_Y4_N0; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 1.677 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0 5 COMB LCCOMB_X36_Y4_N18 2 " "Info: 5: + IC(0.258 ns) + CELL(0.150 ns) = 1.677 ns; Loc. = LCCOMB_X36_Y4_N18; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 2.081 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0 6 COMB LCCOMB_X36_Y4_N28 2 " "Info: 6: + IC(0.254 ns) + CELL(0.150 ns) = 2.081 ns; Loc. = LCCOMB_X36_Y4_N28; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 2.484 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0 7 COMB LCCOMB_X36_Y4_N24 2 " "Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 2.484 ns; Loc. = LCCOMB_X36_Y4_N24; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 3.020 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst7\|inst5~0 8 COMB LCCOMB_X36_Y4_N20 3 " "Info: 8: + IC(0.261 ns) + CELL(0.275 ns) = 3.020 ns; Loc. = LCCOMB_X36_Y4_N20; Fanout = 3; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst7\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.271 ns) 3.564 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst8\|inst5~0 9 COMB LCCOMB_X36_Y4_N4 1 " "Info: 9: + IC(0.273 ns) + CELL(0.271 ns) = 3.564 ns; Loc. = LCCOMB_X36_Y4_N4; Fanout = 1; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst8\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 4.096 ns CARRY_LOGIC:inst14\|4_1_MUX:inst1\|inst8~2 10 COMB LCCOMB_X36_Y4_N30 1 " "Info: 10: + IC(0.257 ns) + CELL(0.275 ns) = 4.096 ns; Loc. = LCCOMB_X36_Y4_N30; Fanout = 1; COMB Node = 'CARRY_LOGIC:inst14\|4_1_MUX:inst1\|inst8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst5~0 CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~2 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 4.497 ns CARRY_LOGIC:inst14\|4_1_MUX:inst1\|inst8~3 11 COMB LCCOMB_X36_Y4_N10 1 " "Info: 11: + IC(0.251 ns) + CELL(0.150 ns) = 4.497 ns; Loc. = LCCOMB_X36_Y4_N10; Fanout = 1; COMB Node = 'CARRY_LOGIC:inst14\|4_1_MUX:inst1\|inst8~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~2 CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~3 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.581 ns CARRY_LOGIC:inst14\|inst5 12 REG LCFF_X36_Y4_N11 4 " "Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 4.581 ns; Loc. = LCFF_X36_Y4_N11; Fanout = 4; REG Node = 'CARRY_LOGIC:inst14\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~3 CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.955 ns ( 42.68 % ) " "Info: Total cell delay = 1.955 ns ( 42.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.626 ns ( 57.32 % ) " "Info: Total interconnect delay = 2.626 ns ( 57.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.581 ns" { CARRY_LOGIC:inst14|inst5 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst5~0 CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~2 CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~3 CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.581 ns" { CARRY_LOGIC:inst14|inst5 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst5~0 {} CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~2 {} CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~3 {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.312ns 0.254ns 0.253ns 0.258ns 0.254ns 0.253ns 0.261ns 0.273ns 0.257ns 0.251ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.271ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.643 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK~clkctrl 2 COMB CLKCTRL_G11 2 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.643 ns CARRY_LOGIC:inst14\|inst5 3 REG LCFF_X36_Y4_N11 4 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X36_Y4_N11; Fanout = 4; REG Node = 'CARRY_LOGIC:inst14\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.36 % ) " "Info: Total cell delay = 1.516 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.127 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { CLOCK CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.000ns 0.113ns 1.014ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.643 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK~clkctrl 2 COMB CLKCTRL_G11 2 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.643 ns CARRY_LOGIC:inst14\|inst5 3 REG LCFF_X36_Y4_N11 4 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X36_Y4_N11; Fanout = 4; REG Node = 'CARRY_LOGIC:inst14\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.36 % ) " "Info: Total cell delay = 1.516 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.127 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { CLOCK CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.000ns 0.113ns 1.014ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { CLOCK CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.000ns 0.113ns 1.014ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.581 ns" { CARRY_LOGIC:inst14|inst5 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst5~0 CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~2 CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~3 CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.581 ns" { CARRY_LOGIC:inst14|inst5 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst5~0 {} CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~2 {} CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~3 {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.312ns 0.254ns 0.253ns 0.258ns 0.254ns 0.253ns 0.261ns 0.273ns 0.257ns 0.251ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.271ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { CLOCK CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.000ns 0.113ns 1.014ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CARRY_LOGIC:inst14\|inst5 IR12 CLOCK 11.324 ns register " "Info: tsu for register \"CARRY_LOGIC:inst14\|inst5\" (data pin = \"IR12\", clock pin = \"CLOCK\") is 11.324 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.003 ns + Longest pin register " "Info: + Longest pin to register delay is 14.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns IR12 1 PIN PIN_W11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_W11; Fanout = 3; PIN Node = 'IR12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR12 } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 320 344 512 336 "IR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.658 ns) + CELL(0.416 ns) 6.924 ns alu_control:inst\|inst1~0 2 COMB LCCOMB_X35_Y5_N26 2 " "Info: 2: + IC(5.658 ns) + CELL(0.416 ns) = 6.924 ns; Loc. = LCCOMB_X35_Y5_N26; Fanout = 2; COMB Node = 'alu_control:inst\|inst1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.074 ns" { IR12 alu_control:inst|inst1~0 } "NODE_NAME" } } { "alu_control.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/alu_control.bdf" { { 520 736 800 568 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.438 ns) 8.341 ns alu_control:inst\|inst13~2 3 COMB LCCOMB_X37_Y6_N10 18 " "Info: 3: + IC(0.979 ns) + CELL(0.438 ns) = 8.341 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 18; COMB Node = 'alu_control:inst\|inst13~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { alu_control:inst|inst1~0 alu_control:inst|inst13~2 } "NODE_NAME" } } { "alu_control.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/alu_control.bdf" { { 528 864 928 576 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.438 ns) 9.884 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0 4 COMB LCCOMB_X36_Y4_N12 2 " "Info: 4: + IC(1.105 ns) + CELL(0.438 ns) = 9.884 ns; Loc. = LCCOMB_X36_Y4_N12; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { alu_control:inst|inst13~2 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 10.288 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0 5 COMB LCCOMB_X36_Y4_N6 2 " "Info: 5: + IC(0.254 ns) + CELL(0.150 ns) = 10.288 ns; Loc. = LCCOMB_X36_Y4_N6; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 10.691 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0 6 COMB LCCOMB_X36_Y4_N0 2 " "Info: 6: + IC(0.253 ns) + CELL(0.150 ns) = 10.691 ns; Loc. = LCCOMB_X36_Y4_N0; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 11.099 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0 7 COMB LCCOMB_X36_Y4_N18 2 " "Info: 7: + IC(0.258 ns) + CELL(0.150 ns) = 11.099 ns; Loc. = LCCOMB_X36_Y4_N18; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 11.503 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0 8 COMB LCCOMB_X36_Y4_N28 2 " "Info: 8: + IC(0.254 ns) + CELL(0.150 ns) = 11.503 ns; Loc. = LCCOMB_X36_Y4_N28; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 11.906 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0 9 COMB LCCOMB_X36_Y4_N24 2 " "Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 11.906 ns; Loc. = LCCOMB_X36_Y4_N24; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 12.442 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst7\|inst5~0 10 COMB LCCOMB_X36_Y4_N20 3 " "Info: 10: + IC(0.261 ns) + CELL(0.275 ns) = 12.442 ns; Loc. = LCCOMB_X36_Y4_N20; Fanout = 3; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst7\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.271 ns) 12.986 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst8\|inst5~0 11 COMB LCCOMB_X36_Y4_N4 1 " "Info: 11: + IC(0.273 ns) + CELL(0.271 ns) = 12.986 ns; Loc. = LCCOMB_X36_Y4_N4; Fanout = 1; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst8\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 13.518 ns CARRY_LOGIC:inst14\|4_1_MUX:inst1\|inst8~2 12 COMB LCCOMB_X36_Y4_N30 1 " "Info: 12: + IC(0.257 ns) + CELL(0.275 ns) = 13.518 ns; Loc. = LCCOMB_X36_Y4_N30; Fanout = 1; COMB Node = 'CARRY_LOGIC:inst14\|4_1_MUX:inst1\|inst8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst5~0 CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~2 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 13.919 ns CARRY_LOGIC:inst14\|4_1_MUX:inst1\|inst8~3 13 COMB LCCOMB_X36_Y4_N10 1 " "Info: 13: + IC(0.251 ns) + CELL(0.150 ns) = 13.919 ns; Loc. = LCCOMB_X36_Y4_N10; Fanout = 1; COMB Node = 'CARRY_LOGIC:inst14\|4_1_MUX:inst1\|inst8~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~2 CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~3 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 14.003 ns CARRY_LOGIC:inst14\|inst5 14 REG LCFF_X36_Y4_N11 4 " "Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 14.003 ns; Loc. = LCFF_X36_Y4_N11; Fanout = 4; REG Node = 'CARRY_LOGIC:inst14\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~3 CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.947 ns ( 28.19 % ) " "Info: Total cell delay = 3.947 ns ( 28.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.056 ns ( 71.81 % ) " "Info: Total interconnect delay = 10.056 ns ( 71.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.003 ns" { IR12 alu_control:inst|inst1~0 alu_control:inst|inst13~2 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst5~0 CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~2 CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~3 CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.003 ns" { IR12 {} IR12~combout {} alu_control:inst|inst1~0 {} alu_control:inst|inst13~2 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst5~0 {} CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~2 {} CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~3 {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.000ns 5.658ns 0.979ns 1.105ns 0.254ns 0.253ns 0.258ns 0.254ns 0.253ns 0.261ns 0.273ns 0.257ns 0.251ns 0.000ns } { 0.000ns 0.850ns 0.416ns 0.438ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.271ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.643 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK~clkctrl 2 COMB CLKCTRL_G11 2 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.643 ns CARRY_LOGIC:inst14\|inst5 3 REG LCFF_X36_Y4_N11 4 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X36_Y4_N11; Fanout = 4; REG Node = 'CARRY_LOGIC:inst14\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.36 % ) " "Info: Total cell delay = 1.516 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.127 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { CLOCK CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.000ns 0.113ns 1.014ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.003 ns" { IR12 alu_control:inst|inst1~0 alu_control:inst|inst13~2 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst5~0 CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~2 CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~3 CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.003 ns" { IR12 {} IR12~combout {} alu_control:inst|inst1~0 {} alu_control:inst|inst13~2 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst5~0 {} CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~2 {} CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~3 {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.000ns 5.658ns 0.979ns 1.105ns 0.254ns 0.253ns 0.258ns 0.254ns 0.253ns 0.261ns 0.273ns 0.257ns 0.251ns 0.000ns } { 0.000ns 0.850ns 0.416ns 0.438ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.271ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { CLOCK CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.000ns 0.113ns 1.014ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK D7 CARRY_LOGIC:inst14\|inst5 13.329 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"D7\" through register \"CARRY_LOGIC:inst14\|inst5\" is 13.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.643 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK~clkctrl 2 COMB CLKCTRL_G11 2 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.643 ns CARRY_LOGIC:inst14\|inst5 3 REG LCFF_X36_Y4_N11 4 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X36_Y4_N11; Fanout = 4; REG Node = 'CARRY_LOGIC:inst14\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.36 % ) " "Info: Total cell delay = 1.516 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.127 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { CLOCK CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.000ns 0.113ns 1.014ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.436 ns + Longest register pin " "Info: + Longest register to pin delay is 10.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CARRY_LOGIC:inst14\|inst5 1 REG LCFF_X36_Y4_N11 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y4_N11; Fanout = 4; REG Node = 'CARRY_LOGIC:inst14\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.150 ns) 0.462 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0 2 COMB LCCOMB_X36_Y4_N12 2 " "Info: 2: + IC(0.312 ns) + CELL(0.150 ns) = 0.462 ns; Loc. = LCCOMB_X36_Y4_N12; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { CARRY_LOGIC:inst14|inst5 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 0.866 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0 3 COMB LCCOMB_X36_Y4_N6 2 " "Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 0.866 ns; Loc. = LCCOMB_X36_Y4_N6; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 1.269 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0 4 COMB LCCOMB_X36_Y4_N0 2 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 1.269 ns; Loc. = LCCOMB_X36_Y4_N0; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 1.677 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0 5 COMB LCCOMB_X36_Y4_N18 2 " "Info: 5: + IC(0.258 ns) + CELL(0.150 ns) = 1.677 ns; Loc. = LCCOMB_X36_Y4_N18; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 2.081 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0 6 COMB LCCOMB_X36_Y4_N28 2 " "Info: 6: + IC(0.254 ns) + CELL(0.150 ns) = 2.081 ns; Loc. = LCCOMB_X36_Y4_N28; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 2.484 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0 7 COMB LCCOMB_X36_Y4_N24 2 " "Info: 7: + IC(0.253 ns) + CELL(0.150 ns) = 2.484 ns; Loc. = LCCOMB_X36_Y4_N24; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 3.020 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst7\|inst5~0 8 COMB LCCOMB_X36_Y4_N20 3 " "Info: 8: + IC(0.261 ns) + CELL(0.275 ns) = 3.020 ns; Loc. = LCCOMB_X36_Y4_N20; Fanout = 3; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst7\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.275 ns) 4.297 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst8\|inst6 9 COMB LCCOMB_X37_Y6_N14 1 " "Info: 9: + IC(1.002 ns) + CELL(0.275 ns) = 4.297 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 1; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst8\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst6 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { -16 416 480 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 4.835 ns 8_2_1_mux:inst11\|2_1_mux:inst11\|inst2~2 10 COMB LCCOMB_X37_Y6_N30 1 " "Info: 10: + IC(0.263 ns) + CELL(0.275 ns) = 4.835 ns; Loc. = LCCOMB_X37_Y6_N30; Fanout = 1; COMB Node = '8_2_1_mux:inst11\|2_1_mux:inst11\|inst2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst6 8_2_1_mux:inst11|2_1_mux:inst11|inst2~2 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.803 ns) + CELL(2.798 ns) 10.436 ns D7 11 PIN PIN_B16 0 " "Info: 11: + IC(2.803 ns) + CELL(2.798 ns) = 10.436 ns; Loc. = PIN_B16; Fanout = 0; PIN Node = 'D7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.601 ns" { 8_2_1_mux:inst11|2_1_mux:inst11|inst2~2 D7 } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 2944 2072 2248 2960 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.523 ns ( 43.34 % ) " "Info: Total cell delay = 4.523 ns ( 43.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.913 ns ( 56.66 % ) " "Info: Total interconnect delay = 5.913 ns ( 56.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.436 ns" { CARRY_LOGIC:inst14|inst5 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst6 8_2_1_mux:inst11|2_1_mux:inst11|inst2~2 D7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.436 ns" { CARRY_LOGIC:inst14|inst5 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst6 {} 8_2_1_mux:inst11|2_1_mux:inst11|inst2~2 {} D7 {} } { 0.000ns 0.312ns 0.254ns 0.253ns 0.258ns 0.254ns 0.253ns 0.261ns 1.002ns 0.263ns 2.803ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.275ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { CLOCK CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.000ns 0.113ns 1.014ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.436 ns" { CARRY_LOGIC:inst14|inst5 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst6 8_2_1_mux:inst11|2_1_mux:inst11|inst2~2 D7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.436 ns" { CARRY_LOGIC:inst14|inst5 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst6 {} 8_2_1_mux:inst11|2_1_mux:inst11|inst2~2 {} D7 {} } { 0.000ns 0.312ns 0.254ns 0.253ns 0.258ns 0.254ns 0.253ns 0.261ns 1.002ns 0.263ns 2.803ns } { 0.000ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.275ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IR12 D7 19.858 ns Longest " "Info: Longest tpd from source pin \"IR12\" to destination pin \"D7\" is 19.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns IR12 1 PIN PIN_W11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_W11; Fanout = 3; PIN Node = 'IR12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR12 } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 320 344 512 336 "IR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.658 ns) + CELL(0.416 ns) 6.924 ns alu_control:inst\|inst1~0 2 COMB LCCOMB_X35_Y5_N26 2 " "Info: 2: + IC(5.658 ns) + CELL(0.416 ns) = 6.924 ns; Loc. = LCCOMB_X35_Y5_N26; Fanout = 2; COMB Node = 'alu_control:inst\|inst1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.074 ns" { IR12 alu_control:inst|inst1~0 } "NODE_NAME" } } { "alu_control.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/alu_control.bdf" { { 520 736 800 568 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.438 ns) 8.341 ns alu_control:inst\|inst13~2 3 COMB LCCOMB_X37_Y6_N10 18 " "Info: 3: + IC(0.979 ns) + CELL(0.438 ns) = 8.341 ns; Loc. = LCCOMB_X37_Y6_N10; Fanout = 18; COMB Node = 'alu_control:inst\|inst13~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.417 ns" { alu_control:inst|inst1~0 alu_control:inst|inst13~2 } "NODE_NAME" } } { "alu_control.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/alu_control.bdf" { { 528 864 928 576 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.105 ns) + CELL(0.438 ns) 9.884 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0 4 COMB LCCOMB_X36_Y4_N12 2 " "Info: 4: + IC(1.105 ns) + CELL(0.438 ns) = 9.884 ns; Loc. = LCCOMB_X36_Y4_N12; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst1\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { alu_control:inst|inst13~2 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 10.288 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0 5 COMB LCCOMB_X36_Y4_N6 2 " "Info: 5: + IC(0.254 ns) + CELL(0.150 ns) = 10.288 ns; Loc. = LCCOMB_X36_Y4_N6; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst2\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 10.691 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0 6 COMB LCCOMB_X36_Y4_N0 2 " "Info: 6: + IC(0.253 ns) + CELL(0.150 ns) = 10.691 ns; Loc. = LCCOMB_X36_Y4_N0; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst3\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 11.099 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0 7 COMB LCCOMB_X36_Y4_N18 2 " "Info: 7: + IC(0.258 ns) + CELL(0.150 ns) = 11.099 ns; Loc. = LCCOMB_X36_Y4_N18; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst4\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 11.503 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0 8 COMB LCCOMB_X36_Y4_N28 2 " "Info: 8: + IC(0.254 ns) + CELL(0.150 ns) = 11.503 ns; Loc. = LCCOMB_X36_Y4_N28; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst5\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 11.906 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0 9 COMB LCCOMB_X36_Y4_N24 2 " "Info: 9: + IC(0.253 ns) + CELL(0.150 ns) = 11.906 ns; Loc. = LCCOMB_X36_Y4_N24; Fanout = 2; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst6\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.275 ns) 12.442 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst7\|inst5~0 10 COMB LCCOMB_X36_Y4_N20 3 " "Info: 10: + IC(0.261 ns) + CELL(0.275 ns) = 12.442 ns; Loc. = LCCOMB_X36_Y4_N20; Fanout = 3; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst7\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { 40 496 560 88 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.275 ns) 13.719 ns 8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst8\|inst6 11 COMB LCCOMB_X37_Y6_N14 1 " "Info: 11: + IC(1.002 ns) + CELL(0.275 ns) = 13.719 ns; Loc. = LCCOMB_X37_Y6_N14; Fanout = 1; COMB Node = '8_B_Ripple_Adder:inst10\|Full_Adder_Sub:inst8\|inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.277 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst6 } "NODE_NAME" } } { "Full_Adder_Sub.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/Full_Adder_Sub.bdf" { { -16 416 480 32 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 14.257 ns 8_2_1_mux:inst11\|2_1_mux:inst11\|inst2~2 12 COMB LCCOMB_X37_Y6_N30 1 " "Info: 12: + IC(0.263 ns) + CELL(0.275 ns) = 14.257 ns; Loc. = LCCOMB_X37_Y6_N30; Fanout = 1; COMB Node = '8_2_1_mux:inst11\|2_1_mux:inst11\|inst2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst6 8_2_1_mux:inst11|2_1_mux:inst11|inst2~2 } "NODE_NAME" } } { "2_1_mux.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/2_1_mux.bdf" { { 104 560 624 152 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.803 ns) + CELL(2.798 ns) 19.858 ns D7 13 PIN PIN_B16 0 " "Info: 13: + IC(2.803 ns) + CELL(2.798 ns) = 19.858 ns; Loc. = PIN_B16; Fanout = 0; PIN Node = 'D7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.601 ns" { 8_2_1_mux:inst11|2_1_mux:inst11|inst2~2 D7 } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 2944 2072 2248 2960 "D7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.515 ns ( 32.81 % ) " "Info: Total cell delay = 6.515 ns ( 32.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.343 ns ( 67.19 % ) " "Info: Total interconnect delay = 13.343 ns ( 67.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.858 ns" { IR12 alu_control:inst|inst1~0 alu_control:inst|inst13~2 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst6 8_2_1_mux:inst11|2_1_mux:inst11|inst2~2 D7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "19.858 ns" { IR12 {} IR12~combout {} alu_control:inst|inst1~0 {} alu_control:inst|inst13~2 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst1|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst2|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst3|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst4|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst5|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst6|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst7|inst5~0 {} 8_B_Ripple_Adder:inst10|Full_Adder_Sub:inst8|inst6 {} 8_2_1_mux:inst11|2_1_mux:inst11|inst2~2 {} D7 {} } { 0.000ns 0.000ns 5.658ns 0.979ns 1.105ns 0.254ns 0.253ns 0.258ns 0.254ns 0.253ns 0.261ns 1.002ns 0.263ns 2.803ns } { 0.000ns 0.850ns 0.416ns 0.438ns 0.438ns 0.150ns 0.150ns 0.150ns 0.150ns 0.150ns 0.275ns 0.275ns 0.275ns 2.798ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CARRY_LOGIC:inst14\|inst5 EXECUTE CLOCK -4.078 ns register " "Info: th for register \"CARRY_LOGIC:inst14\|inst5\" (data pin = \"EXECUTE\", clock pin = \"CLOCK\") is -4.078 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.643 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK 1 CLK PIN_D13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK~clkctrl 2 COMB CLKCTRL_G11 2 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 2; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { 48 312 480 64 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.643 ns CARRY_LOGIC:inst14\|inst5 3 REG LCFF_X36_Y4_N11 4 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.643 ns; Loc. = LCFF_X36_Y4_N11; Fanout = 4; REG Node = 'CARRY_LOGIC:inst14\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.36 % ) " "Info: Total cell delay = 1.516 ns ( 57.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.127 ns ( 42.64 % ) " "Info: Total interconnect delay = 1.127 ns ( 42.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { CLOCK CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.000ns 0.113ns 1.014ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.987 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.987 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns EXECUTE 1 PIN PIN_AF22 3 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_AF22; Fanout = 3; PIN Node = 'EXECUTE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { EXECUTE } "NODE_NAME" } } { "ALU_TOP.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/ALU_TOP.bdf" { { -192 320 488 -176 "EXECUTE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.628 ns) + CELL(0.415 ns) 6.903 ns CARRY_LOGIC:inst14\|4_1_MUX:inst1\|inst8~3 2 COMB LCCOMB_X36_Y4_N10 1 " "Info: 2: + IC(5.628 ns) + CELL(0.415 ns) = 6.903 ns; Loc. = LCCOMB_X36_Y4_N10; Fanout = 1; COMB Node = 'CARRY_LOGIC:inst14\|4_1_MUX:inst1\|inst8~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.043 ns" { EXECUTE CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~3 } "NODE_NAME" } } { "4_1_MUX.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/4_1_MUX.bdf" { { 56 648 712 136 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.987 ns CARRY_LOGIC:inst14\|inst5 3 REG LCFF_X36_Y4_N11 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.987 ns; Loc. = LCFF_X36_Y4_N11; Fanout = 4; REG Node = 'CARRY_LOGIC:inst14\|inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~3 CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "CARRY_LOGIC.bdf" "" { Schematic "C:/Users/tyler/WIMPAVR_proj/WIMPAVR Project Demo/CARRY_LOGIC.bdf" { { 0 968 1032 80 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.359 ns ( 19.45 % ) " "Info: Total cell delay = 1.359 ns ( 19.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.628 ns ( 80.55 % ) " "Info: Total interconnect delay = 5.628 ns ( 80.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.987 ns" { EXECUTE CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~3 CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.987 ns" { EXECUTE {} EXECUTE~combout {} CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~3 {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.000ns 5.628ns 0.000ns } { 0.000ns 0.860ns 0.415ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.643 ns" { CLOCK CLOCK~clkctrl CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.643 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.000ns 0.113ns 1.014ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.987 ns" { EXECUTE CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~3 CARRY_LOGIC:inst14|inst5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.987 ns" { EXECUTE {} EXECUTE~combout {} CARRY_LOGIC:inst14|4_1_MUX:inst1|inst8~3 {} CARRY_LOGIC:inst14|inst5 {} } { 0.000ns 0.000ns 5.628ns 0.000ns } { 0.000ns 0.860ns 0.415ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 04 15:28:53 2022 " "Info: Processing ended: Fri Mar 04 15:28:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
