// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cnn_stream_accel_convolution (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        pad_img_address0,
        pad_img_ce0,
        pad_img_q0,
        pad_img_address1,
        pad_img_ce1,
        pad_img_q1,
        filter,
        conv_to_pool_stream_V_din,
        conv_to_pool_stream_V_full_n,
        conv_to_pool_stream_V_write
);

parameter    ap_ST_fsm_state1 = 27'd1;
parameter    ap_ST_fsm_pp0_stage0 = 27'd2;
parameter    ap_ST_fsm_pp0_stage1 = 27'd4;
parameter    ap_ST_fsm_pp0_stage2 = 27'd8;
parameter    ap_ST_fsm_pp0_stage3 = 27'd16;
parameter    ap_ST_fsm_pp0_stage4 = 27'd32;
parameter    ap_ST_fsm_pp0_stage5 = 27'd64;
parameter    ap_ST_fsm_pp0_stage6 = 27'd128;
parameter    ap_ST_fsm_pp0_stage7 = 27'd256;
parameter    ap_ST_fsm_pp0_stage8 = 27'd512;
parameter    ap_ST_fsm_pp0_stage9 = 27'd1024;
parameter    ap_ST_fsm_pp0_stage10 = 27'd2048;
parameter    ap_ST_fsm_pp0_stage11 = 27'd4096;
parameter    ap_ST_fsm_pp0_stage12 = 27'd8192;
parameter    ap_ST_fsm_pp0_stage13 = 27'd16384;
parameter    ap_ST_fsm_pp0_stage14 = 27'd32768;
parameter    ap_ST_fsm_pp0_stage15 = 27'd65536;
parameter    ap_ST_fsm_pp0_stage16 = 27'd131072;
parameter    ap_ST_fsm_pp0_stage17 = 27'd262144;
parameter    ap_ST_fsm_pp0_stage18 = 27'd524288;
parameter    ap_ST_fsm_pp0_stage19 = 27'd1048576;
parameter    ap_ST_fsm_pp0_stage20 = 27'd2097152;
parameter    ap_ST_fsm_pp0_stage21 = 27'd4194304;
parameter    ap_ST_fsm_pp0_stage22 = 27'd8388608;
parameter    ap_ST_fsm_pp0_stage23 = 27'd16777216;
parameter    ap_ST_fsm_pp0_stage24 = 27'd33554432;
parameter    ap_ST_fsm_state267 = 27'd67108864;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [10:0] pad_img_address0;
output   pad_img_ce0;
input  [31:0] pad_img_q0;
output  [10:0] pad_img_address1;
output   pad_img_ce1;
input  [31:0] pad_img_q1;
input  [1:0] filter;
output  [31:0] conv_to_pool_stream_V_din;
input   conv_to_pool_stream_V_full_n;
output   conv_to_pool_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] pad_img_address0;
reg pad_img_ce0;
reg[10:0] pad_img_address1;
reg pad_img_ce1;
reg conv_to_pool_stream_V_write;

(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    conv_to_pool_stream_V_blk_n;
wire    ap_CS_fsm_pp0_stage14;
reg    ap_enable_reg_pp0_iter10;
wire    ap_block_pp0_stage14;
reg   [0:0] icmp_ln25_reg_2963;
reg   [0:0] icmp_ln25_reg_2963_pp0_iter10_reg;
reg   [9:0] indvar_flatten95_reg_926;
reg   [6:0] indvar_flatten43_reg_937;
reg   [3:0] indvar_flatten_reg_948;
reg   [4:0] r_reg_959;
reg   [4:0] c_reg_971;
reg   [1:0] pr_reg_982;
reg   [1:0] pc_reg_993;
reg   [31:0] reg_1026;
wire    ap_CS_fsm_pp0_stage3;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state5_pp0_stage3_iter0;
wire    ap_block_state30_pp0_stage3_iter1;
wire    ap_block_state55_pp0_stage3_iter2;
wire    ap_block_state80_pp0_stage3_iter3;
wire    ap_block_state105_pp0_stage3_iter4;
wire    ap_block_state130_pp0_stage3_iter5;
wire    ap_block_state155_pp0_stage3_iter6;
wire    ap_block_state180_pp0_stage3_iter7;
wire    ap_block_state205_pp0_stage3_iter8;
wire    ap_block_state230_pp0_stage3_iter9;
wire    ap_block_state255_pp0_stage3_iter10;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state9_pp0_stage7_iter0;
wire    ap_block_state34_pp0_stage7_iter1;
wire    ap_block_state59_pp0_stage7_iter2;
wire    ap_block_state84_pp0_stage7_iter3;
wire    ap_block_state109_pp0_stage7_iter4;
wire    ap_block_state134_pp0_stage7_iter5;
wire    ap_block_state159_pp0_stage7_iter6;
wire    ap_block_state184_pp0_stage7_iter7;
wire    ap_block_state209_pp0_stage7_iter8;
wire    ap_block_state234_pp0_stage7_iter9;
wire    ap_block_state259_pp0_stage7_iter10;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state13_pp0_stage11_iter0;
wire    ap_block_state38_pp0_stage11_iter1;
wire    ap_block_state63_pp0_stage11_iter2;
wire    ap_block_state88_pp0_stage11_iter3;
wire    ap_block_state113_pp0_stage11_iter4;
wire    ap_block_state138_pp0_stage11_iter5;
wire    ap_block_state163_pp0_stage11_iter6;
wire    ap_block_state188_pp0_stage11_iter7;
wire    ap_block_state213_pp0_stage11_iter8;
wire    ap_block_state238_pp0_stage11_iter9;
wire    ap_block_state263_pp0_stage11_iter10;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state17_pp0_stage15_iter0;
wire    ap_block_state42_pp0_stage15_iter1;
wire    ap_block_state67_pp0_stage15_iter2;
wire    ap_block_state92_pp0_stage15_iter3;
wire    ap_block_state117_pp0_stage15_iter4;
wire    ap_block_state142_pp0_stage15_iter5;
wire    ap_block_state167_pp0_stage15_iter6;
wire    ap_block_state192_pp0_stage15_iter7;
wire    ap_block_state217_pp0_stage15_iter8;
wire    ap_block_state242_pp0_stage15_iter9;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state21_pp0_stage19_iter0;
wire    ap_block_state46_pp0_stage19_iter1;
wire    ap_block_state71_pp0_stage19_iter2;
wire    ap_block_state96_pp0_stage19_iter3;
wire    ap_block_state121_pp0_stage19_iter4;
wire    ap_block_state146_pp0_stage19_iter5;
wire    ap_block_state171_pp0_stage19_iter6;
wire    ap_block_state196_pp0_stage19_iter7;
wire    ap_block_state221_pp0_stage19_iter8;
wire    ap_block_state246_pp0_stage19_iter9;
wire    ap_block_pp0_stage19_11001;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_state25_pp0_stage23_iter0;
wire    ap_block_state50_pp0_stage23_iter1;
wire    ap_block_state75_pp0_stage23_iter2;
wire    ap_block_state100_pp0_stage23_iter3;
wire    ap_block_state125_pp0_stage23_iter4;
wire    ap_block_state150_pp0_stage23_iter5;
wire    ap_block_state175_pp0_stage23_iter6;
wire    ap_block_state200_pp0_stage23_iter7;
wire    ap_block_state225_pp0_stage23_iter8;
wire    ap_block_state250_pp0_stage23_iter9;
wire    ap_block_pp0_stage23_11001;
reg   [31:0] reg_1031;
reg   [31:0] reg_1036;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state6_pp0_stage4_iter0;
wire    ap_block_state31_pp0_stage4_iter1;
wire    ap_block_state56_pp0_stage4_iter2;
wire    ap_block_state81_pp0_stage4_iter3;
wire    ap_block_state106_pp0_stage4_iter4;
wire    ap_block_state131_pp0_stage4_iter5;
wire    ap_block_state156_pp0_stage4_iter6;
wire    ap_block_state181_pp0_stage4_iter7;
wire    ap_block_state206_pp0_stage4_iter8;
wire    ap_block_state231_pp0_stage4_iter9;
wire    ap_block_state256_pp0_stage4_iter10;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state10_pp0_stage8_iter0;
wire    ap_block_state35_pp0_stage8_iter1;
wire    ap_block_state60_pp0_stage8_iter2;
wire    ap_block_state85_pp0_stage8_iter3;
wire    ap_block_state110_pp0_stage8_iter4;
wire    ap_block_state135_pp0_stage8_iter5;
wire    ap_block_state160_pp0_stage8_iter6;
wire    ap_block_state185_pp0_stage8_iter7;
wire    ap_block_state210_pp0_stage8_iter8;
wire    ap_block_state235_pp0_stage8_iter9;
wire    ap_block_state260_pp0_stage8_iter10;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state14_pp0_stage12_iter0;
wire    ap_block_state39_pp0_stage12_iter1;
wire    ap_block_state64_pp0_stage12_iter2;
wire    ap_block_state89_pp0_stage12_iter3;
wire    ap_block_state114_pp0_stage12_iter4;
wire    ap_block_state139_pp0_stage12_iter5;
wire    ap_block_state164_pp0_stage12_iter6;
wire    ap_block_state189_pp0_stage12_iter7;
wire    ap_block_state214_pp0_stage12_iter8;
wire    ap_block_state239_pp0_stage12_iter9;
wire    ap_block_state264_pp0_stage12_iter10;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state18_pp0_stage16_iter0;
wire    ap_block_state43_pp0_stage16_iter1;
wire    ap_block_state68_pp0_stage16_iter2;
wire    ap_block_state93_pp0_stage16_iter3;
wire    ap_block_state118_pp0_stage16_iter4;
wire    ap_block_state143_pp0_stage16_iter5;
wire    ap_block_state168_pp0_stage16_iter6;
wire    ap_block_state193_pp0_stage16_iter7;
wire    ap_block_state218_pp0_stage16_iter8;
wire    ap_block_state243_pp0_stage16_iter9;
wire    ap_block_pp0_stage16_11001;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_state22_pp0_stage20_iter0;
wire    ap_block_state47_pp0_stage20_iter1;
wire    ap_block_state72_pp0_stage20_iter2;
wire    ap_block_state97_pp0_stage20_iter3;
wire    ap_block_state122_pp0_stage20_iter4;
wire    ap_block_state147_pp0_stage20_iter5;
wire    ap_block_state172_pp0_stage20_iter6;
wire    ap_block_state197_pp0_stage20_iter7;
wire    ap_block_state222_pp0_stage20_iter8;
wire    ap_block_state247_pp0_stage20_iter9;
wire    ap_block_pp0_stage20_11001;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_state26_pp0_stage24_iter0;
wire    ap_block_state51_pp0_stage24_iter1;
wire    ap_block_state76_pp0_stage24_iter2;
wire    ap_block_state101_pp0_stage24_iter3;
wire    ap_block_state126_pp0_stage24_iter4;
wire    ap_block_state151_pp0_stage24_iter5;
wire    ap_block_state176_pp0_stage24_iter6;
wire    ap_block_state201_pp0_stage24_iter7;
wire    ap_block_state226_pp0_stage24_iter8;
wire    ap_block_state251_pp0_stage24_iter9;
wire    ap_block_pp0_stage24_11001;
reg   [31:0] reg_1041;
reg   [31:0] reg_1046;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state7_pp0_stage5_iter0;
wire    ap_block_state32_pp0_stage5_iter1;
wire    ap_block_state57_pp0_stage5_iter2;
wire    ap_block_state82_pp0_stage5_iter3;
wire    ap_block_state107_pp0_stage5_iter4;
wire    ap_block_state132_pp0_stage5_iter5;
wire    ap_block_state157_pp0_stage5_iter6;
wire    ap_block_state182_pp0_stage5_iter7;
wire    ap_block_state207_pp0_stage5_iter8;
wire    ap_block_state232_pp0_stage5_iter9;
wire    ap_block_state257_pp0_stage5_iter10;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state11_pp0_stage9_iter0;
wire    ap_block_state36_pp0_stage9_iter1;
wire    ap_block_state61_pp0_stage9_iter2;
wire    ap_block_state86_pp0_stage9_iter3;
wire    ap_block_state111_pp0_stage9_iter4;
wire    ap_block_state136_pp0_stage9_iter5;
wire    ap_block_state161_pp0_stage9_iter6;
wire    ap_block_state186_pp0_stage9_iter7;
wire    ap_block_state211_pp0_stage9_iter8;
wire    ap_block_state236_pp0_stage9_iter9;
wire    ap_block_state261_pp0_stage9_iter10;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state15_pp0_stage13_iter0;
wire    ap_block_state40_pp0_stage13_iter1;
wire    ap_block_state65_pp0_stage13_iter2;
wire    ap_block_state90_pp0_stage13_iter3;
wire    ap_block_state115_pp0_stage13_iter4;
wire    ap_block_state140_pp0_stage13_iter5;
wire    ap_block_state165_pp0_stage13_iter6;
wire    ap_block_state190_pp0_stage13_iter7;
wire    ap_block_state215_pp0_stage13_iter8;
wire    ap_block_state240_pp0_stage13_iter9;
wire    ap_block_state265_pp0_stage13_iter10;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state19_pp0_stage17_iter0;
wire    ap_block_state44_pp0_stage17_iter1;
wire    ap_block_state69_pp0_stage17_iter2;
wire    ap_block_state94_pp0_stage17_iter3;
wire    ap_block_state119_pp0_stage17_iter4;
wire    ap_block_state144_pp0_stage17_iter5;
wire    ap_block_state169_pp0_stage17_iter6;
wire    ap_block_state194_pp0_stage17_iter7;
wire    ap_block_state219_pp0_stage17_iter8;
wire    ap_block_state244_pp0_stage17_iter9;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_state23_pp0_stage21_iter0;
wire    ap_block_state48_pp0_stage21_iter1;
wire    ap_block_state73_pp0_stage21_iter2;
wire    ap_block_state98_pp0_stage21_iter3;
wire    ap_block_state123_pp0_stage21_iter4;
wire    ap_block_state148_pp0_stage21_iter5;
wire    ap_block_state173_pp0_stage21_iter6;
wire    ap_block_state198_pp0_stage21_iter7;
wire    ap_block_state223_pp0_stage21_iter8;
wire    ap_block_state248_pp0_stage21_iter9;
wire    ap_block_pp0_stage21_11001;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state27_pp0_stage0_iter1;
wire    ap_block_state52_pp0_stage0_iter2;
wire    ap_block_state77_pp0_stage0_iter3;
wire    ap_block_state102_pp0_stage0_iter4;
wire    ap_block_state127_pp0_stage0_iter5;
wire    ap_block_state152_pp0_stage0_iter6;
wire    ap_block_state177_pp0_stage0_iter7;
wire    ap_block_state202_pp0_stage0_iter8;
wire    ap_block_state227_pp0_stage0_iter9;
wire    ap_block_state252_pp0_stage0_iter10;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_1051;
reg   [31:0] reg_1056;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state8_pp0_stage6_iter0;
wire    ap_block_state33_pp0_stage6_iter1;
wire    ap_block_state58_pp0_stage6_iter2;
wire    ap_block_state83_pp0_stage6_iter3;
wire    ap_block_state108_pp0_stage6_iter4;
wire    ap_block_state133_pp0_stage6_iter5;
wire    ap_block_state158_pp0_stage6_iter6;
wire    ap_block_state183_pp0_stage6_iter7;
wire    ap_block_state208_pp0_stage6_iter8;
wire    ap_block_state233_pp0_stage6_iter9;
wire    ap_block_state258_pp0_stage6_iter10;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state12_pp0_stage10_iter0;
wire    ap_block_state37_pp0_stage10_iter1;
wire    ap_block_state62_pp0_stage10_iter2;
wire    ap_block_state87_pp0_stage10_iter3;
wire    ap_block_state112_pp0_stage10_iter4;
wire    ap_block_state137_pp0_stage10_iter5;
wire    ap_block_state162_pp0_stage10_iter6;
wire    ap_block_state187_pp0_stage10_iter7;
wire    ap_block_state212_pp0_stage10_iter8;
wire    ap_block_state237_pp0_stage10_iter9;
wire    ap_block_state262_pp0_stage10_iter10;
wire    ap_block_pp0_stage10_11001;
wire    ap_block_state16_pp0_stage14_iter0;
wire    ap_block_state41_pp0_stage14_iter1;
wire    ap_block_state66_pp0_stage14_iter2;
wire    ap_block_state91_pp0_stage14_iter3;
wire    ap_block_state116_pp0_stage14_iter4;
wire    ap_block_state141_pp0_stage14_iter5;
wire    ap_block_state166_pp0_stage14_iter6;
wire    ap_block_state191_pp0_stage14_iter7;
wire    ap_block_state216_pp0_stage14_iter8;
wire    ap_block_state241_pp0_stage14_iter9;
reg    ap_block_state266_pp0_stage14_iter10;
reg    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state20_pp0_stage18_iter0;
wire    ap_block_state45_pp0_stage18_iter1;
wire    ap_block_state70_pp0_stage18_iter2;
wire    ap_block_state95_pp0_stage18_iter3;
wire    ap_block_state120_pp0_stage18_iter4;
wire    ap_block_state145_pp0_stage18_iter5;
wire    ap_block_state170_pp0_stage18_iter6;
wire    ap_block_state195_pp0_stage18_iter7;
wire    ap_block_state220_pp0_stage18_iter8;
wire    ap_block_state245_pp0_stage18_iter9;
wire    ap_block_pp0_stage18_11001;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_state24_pp0_stage22_iter0;
wire    ap_block_state49_pp0_stage22_iter1;
wire    ap_block_state74_pp0_stage22_iter2;
wire    ap_block_state99_pp0_stage22_iter3;
wire    ap_block_state124_pp0_stage22_iter4;
wire    ap_block_state149_pp0_stage22_iter5;
wire    ap_block_state174_pp0_stage22_iter6;
wire    ap_block_state199_pp0_stage22_iter7;
wire    ap_block_state224_pp0_stage22_iter8;
wire    ap_block_state249_pp0_stage22_iter9;
wire    ap_block_pp0_stage22_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state28_pp0_stage1_iter1;
wire    ap_block_state53_pp0_stage1_iter2;
wire    ap_block_state78_pp0_stage1_iter3;
wire    ap_block_state103_pp0_stage1_iter4;
wire    ap_block_state128_pp0_stage1_iter5;
wire    ap_block_state153_pp0_stage1_iter6;
wire    ap_block_state178_pp0_stage1_iter7;
wire    ap_block_state203_pp0_stage1_iter8;
wire    ap_block_state228_pp0_stage1_iter9;
wire    ap_block_state253_pp0_stage1_iter10;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] icmp_ln25_reg_2963_pp0_iter1_reg;
reg   [31:0] reg_1062;
wire   [31:0] grp_fu_1004_p2;
reg   [31:0] reg_1068;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_state29_pp0_stage2_iter1;
wire    ap_block_state54_pp0_stage2_iter2;
wire    ap_block_state79_pp0_stage2_iter3;
wire    ap_block_state104_pp0_stage2_iter4;
wire    ap_block_state129_pp0_stage2_iter5;
wire    ap_block_state154_pp0_stage2_iter6;
wire    ap_block_state179_pp0_stage2_iter7;
wire    ap_block_state204_pp0_stage2_iter8;
wire    ap_block_state229_pp0_stage2_iter9;
wire    ap_block_state254_pp0_stage2_iter10;
wire    ap_block_pp0_stage2_11001;
wire   [31:0] grp_fu_1009_p2;
reg   [31:0] reg_1074;
reg    ap_enable_reg_pp0_iter2;
reg   [0:0] icmp_ln25_reg_2963_pp0_iter2_reg;
reg   [31:0] reg_1079;
reg    ap_enable_reg_pp0_iter3;
reg   [0:0] icmp_ln25_reg_2963_pp0_iter3_reg;
reg   [31:0] reg_1085;
reg   [31:0] reg_1091;
reg    ap_enable_reg_pp0_iter4;
reg   [0:0] icmp_ln25_reg_2963_pp0_iter4_reg;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] icmp_ln25_reg_2963_pp0_iter5_reg;
reg   [31:0] reg_1097;
reg   [31:0] reg_1103;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] icmp_ln25_reg_2963_pp0_iter6_reg;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] icmp_ln25_reg_2963_pp0_iter7_reg;
reg   [31:0] reg_1109;
reg   [31:0] reg_1115;
reg    ap_enable_reg_pp0_iter8;
reg   [0:0] icmp_ln25_reg_2963_pp0_iter8_reg;
reg   [31:0] reg_1121;
reg    ap_enable_reg_pp0_iter9;
reg   [0:0] icmp_ln25_reg_2963_pp0_iter9_reg;
reg   [31:0] reg_1127;
wire   [31:0] tmp_fu_1133_p6;
reg   [31:0] tmp_reg_2953;
wire   [9:0] add_ln25_1_fu_1147_p2;
reg   [9:0] add_ln25_1_reg_2958;
wire   [0:0] icmp_ln25_fu_1153_p2;
wire   [0:0] icmp_ln28_fu_1159_p2;
reg   [0:0] icmp_ln28_reg_2967;
wire   [0:0] xor_ln25_fu_1165_p2;
reg   [0:0] xor_ln25_reg_2981;
wire   [0:0] icmp_ln33_fu_1171_p2;
reg   [0:0] icmp_ln33_reg_2986;
wire   [0:0] and_ln25_1_fu_1177_p2;
reg   [0:0] and_ln25_1_reg_2991;
wire   [3:0] add_ln33_4_fu_1183_p2;
reg   [3:0] add_ln33_4_reg_3002;
wire   [6:0] add_ln28_1_fu_1189_p2;
reg   [6:0] add_ln28_1_reg_3007;
wire   [4:0] add_ln49_1_fu_1199_p2;
reg   [4:0] add_ln49_1_reg_3012;
wire   [4:0] select_ln25_5_fu_1236_p3;
reg   [4:0] select_ln25_5_reg_3019;
wire   [0:0] or_ln28_fu_1249_p2;
reg   [0:0] or_ln28_reg_3027;
wire   [1:0] select_ln28_fu_1253_p3;
reg   [1:0] select_ln28_reg_3032;
wire   [0:0] and_ln28_fu_1278_p2;
reg   [0:0] and_ln28_reg_3037;
wire   [4:0] select_ln28_8_fu_1284_p3;
reg   [4:0] select_ln28_8_reg_3045;
wire   [1:0] add_ln33_fu_1291_p2;
reg   [1:0] add_ln33_reg_3050;
wire   [1:0] select_ln33_fu_1307_p3;
reg   [1:0] select_ln33_reg_3055;
wire   [4:0] add_ln49_17_fu_1319_p2;
reg   [4:0] add_ln49_17_reg_3060;
wire   [4:0] select_ln33_1_fu_1325_p3;
reg   [4:0] select_ln33_1_reg_3067;
wire   [4:0] add_ln49_fu_1337_p2;
reg   [4:0] add_ln49_reg_3074;
wire   [10:0] add_ln49_18_fu_1455_p2;
reg   [10:0] add_ln49_18_reg_3083;
wire   [4:0] select_ln33_2_fu_1466_p3;
reg   [4:0] select_ln33_2_reg_3092;
wire   [4:0] select_ln33_3_fu_1478_p3;
reg   [4:0] select_ln33_3_reg_3098;
wire   [4:0] select_ln33_4_fu_1490_p3;
reg   [4:0] select_ln33_4_reg_3104;
wire   [10:0] zext_ln49_12_fu_1497_p1;
reg   [10:0] zext_ln49_12_reg_3110;
wire   [10:0] zext_ln49_20_fu_1516_p1;
reg   [10:0] zext_ln49_20_reg_3125;
wire   [31:0] tmp_s_fu_1531_p6;
reg   [31:0] tmp_s_reg_3140;
wire   [31:0] tmp_1_fu_1544_p6;
reg   [31:0] tmp_1_reg_3145;
wire   [10:0] zext_ln49_28_fu_1562_p1;
reg   [10:0] zext_ln49_28_reg_3150;
wire   [10:0] zext_ln49_36_fu_1581_p1;
reg   [10:0] zext_ln49_36_reg_3165;
wire   [1:0] select_ln33_5_fu_1595_p3;
reg   [1:0] select_ln33_5_reg_3180;
wire   [31:0] tmp_2_fu_1603_p6;
reg   [31:0] tmp_2_reg_3185;
wire   [31:0] tmp_3_fu_1616_p6;
reg   [31:0] tmp_3_reg_3190;
wire   [10:0] zext_ln49_44_fu_1635_p1;
reg   [10:0] zext_ln49_44_reg_3195;
wire   [10:0] zext_ln49_52_fu_1655_p1;
reg   [10:0] zext_ln49_52_reg_3210;
wire   [5:0] add_ln49_7_fu_1669_p2;
reg   [5:0] add_ln49_7_reg_3225;
wire   [10:0] add_ln49_20_fu_1697_p2;
reg   [10:0] add_ln49_20_reg_3230;
wire   [31:0] tmp_11_fu_1713_p6;
reg   [31:0] tmp_11_reg_3245;
wire   [31:0] tmp_12_fu_1726_p6;
reg   [31:0] tmp_12_reg_3250;
wire   [10:0] zext_ln49_60_fu_1739_p1;
reg   [10:0] zext_ln49_60_reg_3255;
wire   [31:0] tmp_13_fu_1770_p6;
reg   [31:0] tmp_13_reg_3280;
wire   [31:0] tmp_14_fu_1783_p6;
reg   [31:0] tmp_14_reg_3285;
wire   [31:0] grp_fu_1013_p2;
reg   [31:0] mul_reg_3290;
wire   [31:0] grp_fu_1017_p2;
reg   [31:0] mul_0_1_reg_3295;
wire   [31:0] tmp_15_fu_1814_p6;
reg   [31:0] tmp_15_reg_3310;
wire   [31:0] tmp_16_fu_1827_p6;
reg   [31:0] tmp_16_reg_3315;
reg   [31:0] mul_0_2_reg_3320;
reg   [31:0] mul_0_3_reg_3325;
wire   [31:0] tmp_17_fu_1858_p6;
reg   [31:0] tmp_17_reg_3340;
wire   [31:0] tmp_18_fu_1871_p6;
reg   [31:0] tmp_18_reg_3345;
wire   [10:0] add_ln49_22_fu_1906_p2;
reg   [10:0] add_ln49_22_reg_3350;
reg   [31:0] mul_0_4_reg_3369;
reg   [31:0] mul_0_5_reg_3374;
wire   [31:0] tmp_19_fu_1932_p6;
reg   [31:0] tmp_19_reg_3379;
wire   [31:0] tmp_20_fu_1945_p6;
reg   [31:0] tmp_20_reg_3384;
reg   [31:0] mul_0_6_reg_3399;
reg   [31:0] mul_0_6_reg_3399_pp0_iter1_reg;
reg   [31:0] mul_1_reg_3404;
reg   [31:0] mul_1_reg_3404_pp0_iter1_reg;
wire   [31:0] tmp_21_fu_1976_p6;
reg   [31:0] tmp_21_reg_3409;
wire   [31:0] tmp_22_fu_1989_p6;
reg   [31:0] tmp_22_reg_3414;
reg   [31:0] mul_1_1_reg_3429;
reg   [31:0] mul_1_1_reg_3429_pp0_iter1_reg;
reg   [31:0] mul_1_2_reg_3434;
reg   [31:0] mul_1_2_reg_3434_pp0_iter1_reg;
wire   [31:0] tmp_23_fu_2020_p6;
reg   [31:0] tmp_23_reg_3439;
wire   [31:0] tmp_24_fu_2033_p6;
reg   [31:0] tmp_24_reg_3444;
wire   [10:0] add_ln49_24_fu_2068_p2;
reg   [10:0] add_ln49_24_reg_3449;
reg   [31:0] mul_1_3_reg_3469;
reg   [31:0] mul_1_3_reg_3469_pp0_iter1_reg;
reg   [31:0] mul_1_4_reg_3474;
reg   [31:0] mul_1_4_reg_3474_pp0_iter1_reg;
reg   [31:0] mul_1_4_reg_3474_pp0_iter2_reg;
wire   [31:0] tmp_25_fu_2093_p6;
reg   [31:0] tmp_25_reg_3479;
wire   [31:0] tmp_26_fu_2106_p6;
reg   [31:0] tmp_26_reg_3484;
reg   [31:0] mul_1_5_reg_3499;
reg   [31:0] mul_1_5_reg_3499_pp0_iter1_reg;
reg   [31:0] mul_1_5_reg_3499_pp0_iter2_reg;
reg   [31:0] mul_1_6_reg_3504;
reg   [31:0] mul_1_6_reg_3504_pp0_iter1_reg;
reg   [31:0] mul_1_6_reg_3504_pp0_iter2_reg;
wire   [31:0] tmp_27_fu_2137_p6;
reg   [31:0] tmp_27_reg_3509;
wire   [31:0] tmp_28_fu_2150_p6;
reg   [31:0] tmp_28_reg_3514;
reg   [31:0] mul_2_reg_3529;
reg   [31:0] mul_2_reg_3529_pp0_iter1_reg;
reg   [31:0] mul_2_reg_3529_pp0_iter2_reg;
reg   [31:0] mul_2_1_reg_3534;
reg   [31:0] mul_2_1_reg_3534_pp0_iter1_reg;
reg   [31:0] mul_2_1_reg_3534_pp0_iter2_reg;
wire   [31:0] tmp_29_fu_2181_p6;
reg   [31:0] tmp_29_reg_3539;
wire   [31:0] tmp_30_fu_2194_p6;
reg   [31:0] tmp_30_reg_3544;
wire   [5:0] zext_ln33_2_fu_2207_p1;
reg   [5:0] zext_ln33_2_reg_3549;
wire   [5:0] add_ln33_1_fu_2210_p2;
reg   [5:0] add_ln33_1_reg_3555;
reg   [31:0] mul_2_2_reg_3571;
reg   [31:0] mul_2_2_reg_3571_pp0_iter1_reg;
reg   [31:0] mul_2_2_reg_3571_pp0_iter2_reg;
reg   [31:0] mul_2_3_reg_3576;
reg   [31:0] mul_2_3_reg_3576_pp0_iter1_reg;
reg   [31:0] mul_2_3_reg_3576_pp0_iter2_reg;
reg   [31:0] mul_2_3_reg_3576_pp0_iter3_reg;
wire   [31:0] tmp_31_fu_2234_p6;
reg   [31:0] tmp_31_reg_3581;
wire   [31:0] tmp_32_fu_2247_p6;
reg   [31:0] tmp_32_reg_3586;
wire   [10:0] add_ln49_25_fu_2278_p2;
reg   [10:0] add_ln49_25_reg_3591;
reg   [31:0] mul_2_4_reg_3610;
reg   [31:0] mul_2_4_reg_3610_pp0_iter1_reg;
reg   [31:0] mul_2_4_reg_3610_pp0_iter2_reg;
reg   [31:0] mul_2_4_reg_3610_pp0_iter3_reg;
reg   [31:0] mul_2_5_reg_3615;
reg   [31:0] mul_2_5_reg_3615_pp0_iter1_reg;
reg   [31:0] mul_2_5_reg_3615_pp0_iter2_reg;
reg   [31:0] mul_2_5_reg_3615_pp0_iter3_reg;
wire   [31:0] tmp_33_fu_2304_p6;
reg   [31:0] tmp_33_reg_3620;
wire   [31:0] tmp_34_fu_2317_p6;
reg   [31:0] tmp_34_reg_3625;
reg   [31:0] mul_2_6_reg_3640;
reg   [31:0] mul_2_6_reg_3640_pp0_iter1_reg;
reg   [31:0] mul_2_6_reg_3640_pp0_iter2_reg;
reg   [31:0] mul_2_6_reg_3640_pp0_iter3_reg;
reg   [31:0] mul_3_reg_3645;
reg   [31:0] mul_3_reg_3645_pp0_iter1_reg;
reg   [31:0] mul_3_reg_3645_pp0_iter2_reg;
reg   [31:0] mul_3_reg_3645_pp0_iter3_reg;
wire   [31:0] tmp_35_fu_2348_p6;
reg   [31:0] tmp_35_reg_3650;
wire   [31:0] tmp_36_fu_2361_p6;
reg   [31:0] tmp_36_reg_3655;
wire   [5:0] add_ln33_2_fu_2374_p2;
reg   [5:0] add_ln33_2_reg_3660;
reg   [31:0] mul_3_1_reg_3676;
reg   [31:0] mul_3_1_reg_3676_pp0_iter1_reg;
reg   [31:0] mul_3_1_reg_3676_pp0_iter2_reg;
reg   [31:0] mul_3_1_reg_3676_pp0_iter3_reg;
reg   [31:0] mul_3_1_reg_3676_pp0_iter4_reg;
reg   [31:0] mul_3_2_reg_3681;
reg   [31:0] mul_3_2_reg_3681_pp0_iter1_reg;
reg   [31:0] mul_3_2_reg_3681_pp0_iter2_reg;
reg   [31:0] mul_3_2_reg_3681_pp0_iter3_reg;
reg   [31:0] mul_3_2_reg_3681_pp0_iter4_reg;
wire   [31:0] tmp_37_fu_2397_p6;
reg   [31:0] tmp_37_reg_3686;
wire   [31:0] tmp_38_fu_2410_p6;
reg   [31:0] tmp_38_reg_3691;
wire   [10:0] add_ln49_26_fu_2441_p2;
reg   [10:0] add_ln49_26_reg_3696;
reg   [31:0] mul_3_3_reg_3716;
reg   [31:0] mul_3_3_reg_3716_pp0_iter1_reg;
reg   [31:0] mul_3_3_reg_3716_pp0_iter2_reg;
reg   [31:0] mul_3_3_reg_3716_pp0_iter3_reg;
reg   [31:0] mul_3_3_reg_3716_pp0_iter4_reg;
reg   [31:0] mul_3_4_reg_3721;
reg   [31:0] mul_3_4_reg_3721_pp0_iter1_reg;
reg   [31:0] mul_3_4_reg_3721_pp0_iter2_reg;
reg   [31:0] mul_3_4_reg_3721_pp0_iter3_reg;
reg   [31:0] mul_3_4_reg_3721_pp0_iter4_reg;
wire   [31:0] tmp_39_fu_2466_p6;
reg   [31:0] tmp_39_reg_3726;
wire   [31:0] tmp_40_fu_2479_p6;
reg   [31:0] tmp_40_reg_3731;
reg   [31:0] mul_3_5_reg_3746;
reg   [31:0] mul_3_5_reg_3746_pp0_iter1_reg;
reg   [31:0] mul_3_5_reg_3746_pp0_iter2_reg;
reg   [31:0] mul_3_5_reg_3746_pp0_iter3_reg;
reg   [31:0] mul_3_5_reg_3746_pp0_iter4_reg;
reg   [31:0] mul_3_6_reg_3751;
reg   [31:0] mul_3_6_reg_3751_pp0_iter1_reg;
reg   [31:0] mul_3_6_reg_3751_pp0_iter2_reg;
reg   [31:0] mul_3_6_reg_3751_pp0_iter3_reg;
reg   [31:0] mul_3_6_reg_3751_pp0_iter4_reg;
wire   [31:0] tmp_41_fu_2510_p6;
reg   [31:0] tmp_41_reg_3756;
wire   [31:0] tmp_42_fu_2523_p6;
reg   [31:0] tmp_42_reg_3761;
wire   [10:0] add_ln49_34_fu_2567_p2;
reg   [10:0] add_ln49_34_reg_3766;
wire   [10:0] add_ln49_41_fu_2572_p2;
reg   [10:0] add_ln49_41_reg_3771;
wire   [10:0] add_ln49_48_fu_2577_p2;
reg   [10:0] add_ln49_48_reg_3776;
wire   [10:0] add_ln49_55_fu_2591_p2;
reg   [10:0] add_ln49_55_reg_3786;
wire   [10:0] add_ln49_62_fu_2605_p2;
reg   [10:0] add_ln49_62_reg_3796;
wire   [10:0] add_ln49_68_fu_2610_p2;
reg   [10:0] add_ln49_68_reg_3801;
wire   [10:0] add_ln49_69_fu_2614_p2;
reg   [10:0] add_ln49_69_reg_3806;
wire   [10:0] add_ln49_75_fu_2619_p2;
reg   [10:0] add_ln49_75_reg_3811;
wire   [10:0] add_ln49_76_fu_2623_p2;
reg   [10:0] add_ln49_76_reg_3816;
reg   [31:0] mul_4_reg_3821;
reg   [31:0] mul_4_reg_3821_pp0_iter1_reg;
reg   [31:0] mul_4_reg_3821_pp0_iter2_reg;
reg   [31:0] mul_4_reg_3821_pp0_iter3_reg;
reg   [31:0] mul_4_reg_3821_pp0_iter4_reg;
reg   [31:0] mul_4_reg_3821_pp0_iter5_reg;
reg   [31:0] mul_4_1_reg_3826;
reg   [31:0] mul_4_1_reg_3826_pp0_iter1_reg;
reg   [31:0] mul_4_1_reg_3826_pp0_iter2_reg;
reg   [31:0] mul_4_1_reg_3826_pp0_iter3_reg;
reg   [31:0] mul_4_1_reg_3826_pp0_iter4_reg;
reg   [31:0] mul_4_1_reg_3826_pp0_iter5_reg;
wire   [31:0] tmp_43_fu_2628_p6;
reg   [31:0] tmp_43_reg_3831;
wire   [31:0] tmp_44_fu_2641_p6;
reg   [31:0] tmp_44_reg_3836;
wire   [1:0] add_ln36_fu_2654_p2;
reg   [1:0] add_ln36_reg_3841;
wire   [3:0] select_ln33_6_fu_2659_p3;
reg   [3:0] select_ln33_6_reg_3846;
reg   [31:0] mul_4_2_reg_3861;
reg   [31:0] mul_4_2_reg_3861_pp0_iter1_reg;
reg   [31:0] mul_4_2_reg_3861_pp0_iter2_reg;
reg   [31:0] mul_4_2_reg_3861_pp0_iter3_reg;
reg   [31:0] mul_4_2_reg_3861_pp0_iter4_reg;
reg   [31:0] mul_4_2_reg_3861_pp0_iter5_reg;
reg   [31:0] mul_4_3_reg_3866;
reg   [31:0] mul_4_3_reg_3866_pp0_iter1_reg;
reg   [31:0] mul_4_3_reg_3866_pp0_iter2_reg;
reg   [31:0] mul_4_3_reg_3866_pp0_iter3_reg;
reg   [31:0] mul_4_3_reg_3866_pp0_iter4_reg;
reg   [31:0] mul_4_3_reg_3866_pp0_iter5_reg;
wire   [31:0] tmp_45_fu_2673_p6;
reg   [31:0] tmp_45_reg_3871;
wire   [31:0] tmp_46_fu_2686_p6;
reg   [31:0] tmp_46_reg_3876;
reg   [31:0] mul_4_4_reg_3891;
reg   [31:0] mul_4_4_reg_3891_pp0_iter1_reg;
reg   [31:0] mul_4_4_reg_3891_pp0_iter2_reg;
reg   [31:0] mul_4_4_reg_3891_pp0_iter3_reg;
reg   [31:0] mul_4_4_reg_3891_pp0_iter4_reg;
reg   [31:0] mul_4_4_reg_3891_pp0_iter5_reg;
reg   [31:0] mul_4_5_reg_3896;
reg   [31:0] mul_4_5_reg_3896_pp0_iter1_reg;
reg   [31:0] mul_4_5_reg_3896_pp0_iter2_reg;
reg   [31:0] mul_4_5_reg_3896_pp0_iter3_reg;
reg   [31:0] mul_4_5_reg_3896_pp0_iter4_reg;
reg   [31:0] mul_4_5_reg_3896_pp0_iter5_reg;
reg   [31:0] mul_4_5_reg_3896_pp0_iter6_reg;
wire   [31:0] tmp_47_fu_2707_p6;
reg   [31:0] tmp_47_reg_3901;
wire   [31:0] tmp_48_fu_2720_p6;
reg   [31:0] tmp_48_reg_3906;
reg   [31:0] mul_4_6_reg_3921;
reg   [31:0] mul_4_6_reg_3921_pp0_iter1_reg;
reg   [31:0] mul_4_6_reg_3921_pp0_iter2_reg;
reg   [31:0] mul_4_6_reg_3921_pp0_iter3_reg;
reg   [31:0] mul_4_6_reg_3921_pp0_iter4_reg;
reg   [31:0] mul_4_6_reg_3921_pp0_iter5_reg;
reg   [31:0] mul_4_6_reg_3921_pp0_iter6_reg;
reg   [31:0] mul_5_reg_3926;
reg   [31:0] mul_5_reg_3926_pp0_iter1_reg;
reg   [31:0] mul_5_reg_3926_pp0_iter2_reg;
reg   [31:0] mul_5_reg_3926_pp0_iter3_reg;
reg   [31:0] mul_5_reg_3926_pp0_iter4_reg;
reg   [31:0] mul_5_reg_3926_pp0_iter5_reg;
reg   [31:0] mul_5_reg_3926_pp0_iter6_reg;
wire   [31:0] tmp_49_fu_2741_p6;
reg   [31:0] tmp_49_reg_3931;
wire   [31:0] tmp_50_fu_2754_p6;
reg   [31:0] tmp_50_reg_3936;
wire   [6:0] select_ln28_9_fu_2767_p3;
reg   [6:0] select_ln28_9_reg_3941;
reg   [31:0] mul_5_1_reg_3956;
reg   [31:0] mul_5_1_reg_3956_pp0_iter2_reg;
reg   [31:0] mul_5_1_reg_3956_pp0_iter3_reg;
reg   [31:0] mul_5_1_reg_3956_pp0_iter4_reg;
reg   [31:0] mul_5_1_reg_3956_pp0_iter5_reg;
reg   [31:0] mul_5_1_reg_3956_pp0_iter6_reg;
reg   [31:0] mul_5_1_reg_3956_pp0_iter7_reg;
reg   [31:0] mul_5_2_reg_3961;
reg   [31:0] mul_5_2_reg_3961_pp0_iter2_reg;
reg   [31:0] mul_5_2_reg_3961_pp0_iter3_reg;
reg   [31:0] mul_5_2_reg_3961_pp0_iter4_reg;
reg   [31:0] mul_5_2_reg_3961_pp0_iter5_reg;
reg   [31:0] mul_5_2_reg_3961_pp0_iter6_reg;
reg   [31:0] mul_5_2_reg_3961_pp0_iter7_reg;
wire   [31:0] tmp_51_fu_2781_p6;
reg   [31:0] tmp_51_reg_3966;
wire   [31:0] tmp_52_fu_2794_p6;
reg   [31:0] tmp_52_reg_3971;
reg   [31:0] mul_5_3_reg_3981;
reg   [31:0] mul_5_3_reg_3981_pp0_iter2_reg;
reg   [31:0] mul_5_3_reg_3981_pp0_iter3_reg;
reg   [31:0] mul_5_3_reg_3981_pp0_iter4_reg;
reg   [31:0] mul_5_3_reg_3981_pp0_iter5_reg;
reg   [31:0] mul_5_3_reg_3981_pp0_iter6_reg;
reg   [31:0] mul_5_3_reg_3981_pp0_iter7_reg;
reg   [31:0] mul_5_4_reg_3986;
reg   [31:0] mul_5_4_reg_3986_pp0_iter2_reg;
reg   [31:0] mul_5_4_reg_3986_pp0_iter3_reg;
reg   [31:0] mul_5_4_reg_3986_pp0_iter4_reg;
reg   [31:0] mul_5_4_reg_3986_pp0_iter5_reg;
reg   [31:0] mul_5_4_reg_3986_pp0_iter6_reg;
reg   [31:0] mul_5_4_reg_3986_pp0_iter7_reg;
reg   [31:0] mul_5_4_reg_3986_pp0_iter8_reg;
wire   [31:0] tmp_53_fu_2811_p6;
reg   [31:0] tmp_53_reg_3991;
wire   [31:0] tmp_54_fu_2824_p6;
reg   [31:0] tmp_54_reg_3996;
reg   [31:0] mul_5_5_reg_4001;
reg   [31:0] mul_5_5_reg_4001_pp0_iter2_reg;
reg   [31:0] mul_5_5_reg_4001_pp0_iter3_reg;
reg   [31:0] mul_5_5_reg_4001_pp0_iter4_reg;
reg   [31:0] mul_5_5_reg_4001_pp0_iter5_reg;
reg   [31:0] mul_5_5_reg_4001_pp0_iter6_reg;
reg   [31:0] mul_5_5_reg_4001_pp0_iter7_reg;
reg   [31:0] mul_5_5_reg_4001_pp0_iter8_reg;
reg   [31:0] mul_5_6_reg_4006;
reg   [31:0] mul_5_6_reg_4006_pp0_iter2_reg;
reg   [31:0] mul_5_6_reg_4006_pp0_iter3_reg;
reg   [31:0] mul_5_6_reg_4006_pp0_iter4_reg;
reg   [31:0] mul_5_6_reg_4006_pp0_iter5_reg;
reg   [31:0] mul_5_6_reg_4006_pp0_iter6_reg;
reg   [31:0] mul_5_6_reg_4006_pp0_iter7_reg;
reg   [31:0] mul_5_6_reg_4006_pp0_iter8_reg;
wire   [31:0] tmp_55_fu_2837_p6;
reg   [31:0] tmp_55_reg_4011;
reg   [31:0] pad_img_load_48_reg_4016;
reg   [31:0] mul_6_reg_4021;
reg   [31:0] mul_6_reg_4021_pp0_iter2_reg;
reg   [31:0] mul_6_reg_4021_pp0_iter3_reg;
reg   [31:0] mul_6_reg_4021_pp0_iter4_reg;
reg   [31:0] mul_6_reg_4021_pp0_iter5_reg;
reg   [31:0] mul_6_reg_4021_pp0_iter6_reg;
reg   [31:0] mul_6_reg_4021_pp0_iter7_reg;
reg   [31:0] mul_6_reg_4021_pp0_iter8_reg;
reg   [31:0] mul_6_1_reg_4026;
reg   [31:0] mul_6_1_reg_4026_pp0_iter2_reg;
reg   [31:0] mul_6_1_reg_4026_pp0_iter3_reg;
reg   [31:0] mul_6_1_reg_4026_pp0_iter4_reg;
reg   [31:0] mul_6_1_reg_4026_pp0_iter5_reg;
reg   [31:0] mul_6_1_reg_4026_pp0_iter6_reg;
reg   [31:0] mul_6_1_reg_4026_pp0_iter7_reg;
reg   [31:0] mul_6_1_reg_4026_pp0_iter8_reg;
reg   [31:0] mul_6_2_reg_4031;
reg   [31:0] mul_6_2_reg_4031_pp0_iter2_reg;
reg   [31:0] mul_6_2_reg_4031_pp0_iter3_reg;
reg   [31:0] mul_6_2_reg_4031_pp0_iter4_reg;
reg   [31:0] mul_6_2_reg_4031_pp0_iter5_reg;
reg   [31:0] mul_6_2_reg_4031_pp0_iter6_reg;
reg   [31:0] mul_6_2_reg_4031_pp0_iter7_reg;
reg   [31:0] mul_6_2_reg_4031_pp0_iter8_reg;
reg   [31:0] mul_6_2_reg_4031_pp0_iter9_reg;
reg   [31:0] mul_6_3_reg_4036;
reg   [31:0] mul_6_3_reg_4036_pp0_iter2_reg;
reg   [31:0] mul_6_3_reg_4036_pp0_iter3_reg;
reg   [31:0] mul_6_3_reg_4036_pp0_iter4_reg;
reg   [31:0] mul_6_3_reg_4036_pp0_iter5_reg;
reg   [31:0] mul_6_3_reg_4036_pp0_iter6_reg;
reg   [31:0] mul_6_3_reg_4036_pp0_iter7_reg;
reg   [31:0] mul_6_3_reg_4036_pp0_iter8_reg;
reg   [31:0] mul_6_3_reg_4036_pp0_iter9_reg;
reg   [31:0] mul_6_4_reg_4041;
reg   [31:0] mul_6_4_reg_4041_pp0_iter2_reg;
reg   [31:0] mul_6_4_reg_4041_pp0_iter3_reg;
reg   [31:0] mul_6_4_reg_4041_pp0_iter4_reg;
reg   [31:0] mul_6_4_reg_4041_pp0_iter5_reg;
reg   [31:0] mul_6_4_reg_4041_pp0_iter6_reg;
reg   [31:0] mul_6_4_reg_4041_pp0_iter7_reg;
reg   [31:0] mul_6_4_reg_4041_pp0_iter8_reg;
reg   [31:0] mul_6_4_reg_4041_pp0_iter9_reg;
reg   [31:0] mul_6_5_reg_4046;
reg   [31:0] mul_6_5_reg_4046_pp0_iter2_reg;
reg   [31:0] mul_6_5_reg_4046_pp0_iter3_reg;
reg   [31:0] mul_6_5_reg_4046_pp0_iter4_reg;
reg   [31:0] mul_6_5_reg_4046_pp0_iter5_reg;
reg   [31:0] mul_6_5_reg_4046_pp0_iter6_reg;
reg   [31:0] mul_6_5_reg_4046_pp0_iter7_reg;
reg   [31:0] mul_6_5_reg_4046_pp0_iter8_reg;
reg   [31:0] mul_6_5_reg_4046_pp0_iter9_reg;
reg   [31:0] mul_6_6_reg_4051;
reg   [31:0] mul_6_6_reg_4051_pp0_iter2_reg;
reg   [31:0] mul_6_6_reg_4051_pp0_iter3_reg;
reg   [31:0] mul_6_6_reg_4051_pp0_iter4_reg;
reg   [31:0] mul_6_6_reg_4051_pp0_iter5_reg;
reg   [31:0] mul_6_6_reg_4051_pp0_iter6_reg;
reg   [31:0] mul_6_6_reg_4051_pp0_iter7_reg;
reg   [31:0] mul_6_6_reg_4051_pp0_iter8_reg;
reg   [31:0] mul_6_6_reg_4051_pp0_iter9_reg;
wire   [31:0] select_ln8_fu_2892_p3;
reg   [31:0] select_ln8_reg_4056;
wire    ap_block_pp0_stage2_subdone;
reg    ap_condition_pp0_exit_iter0_state4;
wire    ap_block_pp0_stage24_subdone;
reg    ap_block_pp0_stage14_subdone;
reg   [9:0] ap_phi_mux_indvar_flatten95_phi_fu_930_p4;
wire    ap_block_pp0_stage0;
reg   [6:0] ap_phi_mux_indvar_flatten43_phi_fu_941_p4;
reg   [3:0] ap_phi_mux_indvar_flatten_phi_fu_952_p4;
reg   [4:0] ap_phi_mux_r_phi_fu_963_p4;
wire    ap_block_pp0_stage1;
reg   [4:0] ap_phi_mux_c_phi_fu_975_p4;
reg   [1:0] ap_phi_mux_pr_phi_fu_986_p4;
reg   [1:0] ap_phi_mux_pc_phi_fu_997_p4;
wire   [63:0] zext_ln49_13_fu_1506_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln49_21_fu_1526_p1;
wire   [63:0] zext_ln49_29_fu_1571_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln49_37_fu_1590_p1;
wire   [63:0] zext_ln49_45_fu_1644_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln49_53_fu_1664_p1;
wire   [63:0] zext_ln49_14_fu_1708_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln49_61_fu_1747_p1;
wire   [63:0] zext_ln49_22_fu_1756_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln49_30_fu_1765_p1;
wire   [63:0] zext_ln49_38_fu_1800_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln49_46_fu_1809_p1;
wire   [63:0] zext_ln49_54_fu_1844_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln49_62_fu_1853_p1;
wire   [63:0] zext_ln49_15_fu_1917_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln49_23_fu_1927_p1;
wire   [63:0] zext_ln49_31_fu_1962_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln49_39_fu_1971_p1;
wire   [63:0] zext_ln49_47_fu_2006_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln49_55_fu_2015_p1;
wire   [63:0] zext_ln49_16_fu_2079_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln49_63_fu_2088_p1;
wire   [63:0] zext_ln49_24_fu_2123_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln49_32_fu_2132_p1;
wire   [63:0] zext_ln49_40_fu_2167_p1;
wire   [63:0] zext_ln49_48_fu_2176_p1;
wire   [63:0] zext_ln49_56_fu_2220_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln49_64_fu_2229_p1;
wire   [63:0] zext_ln49_17_fu_2289_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln49_25_fu_2299_p1;
wire   [63:0] zext_ln49_33_fu_2334_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln49_41_fu_2343_p1;
wire   [63:0] zext_ln49_49_fu_2383_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln49_57_fu_2392_p1;
wire   [63:0] zext_ln49_18_fu_2452_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln49_65_fu_2461_p1;
wire   [63:0] zext_ln49_26_fu_2496_p1;
wire    ap_block_pp0_stage20;
wire   [63:0] zext_ln49_34_fu_2505_p1;
wire   [63:0] zext_ln49_42_fu_2586_p1;
wire    ap_block_pp0_stage21;
wire   [63:0] zext_ln49_50_fu_2600_p1;
wire   [63:0] zext_ln49_58_fu_2665_p1;
wire    ap_block_pp0_stage22;
wire   [63:0] zext_ln49_66_fu_2669_p1;
wire   [63:0] zext_ln49_19_fu_2699_p1;
wire    ap_block_pp0_stage23;
wire   [63:0] zext_ln49_27_fu_2703_p1;
wire   [63:0] zext_ln49_35_fu_2733_p1;
wire    ap_block_pp0_stage24;
wire   [63:0] zext_ln49_43_fu_2737_p1;
wire   [63:0] zext_ln49_51_fu_2773_p1;
wire   [63:0] zext_ln49_59_fu_2777_p1;
wire   [63:0] zext_ln49_67_fu_2807_p1;
reg    ap_block_pp0_stage14_01001;
reg   [31:0] grp_fu_1004_p0;
reg   [31:0] grp_fu_1004_p1;
reg   [31:0] grp_fu_1009_p0;
reg   [31:0] grp_fu_1009_p1;
reg   [31:0] grp_fu_1013_p0;
reg   [31:0] grp_fu_1013_p1;
reg   [31:0] grp_fu_1017_p0;
reg   [31:0] grp_fu_1017_p1;
wire   [4:0] zext_ln33_fu_1195_p1;
wire   [4:0] add_ln25_fu_1205_p2;
wire   [0:0] icmp_ln36_fu_1225_p2;
wire   [4:0] select_ln25_fu_1211_p3;
wire   [4:0] select_ln25_1_fu_1218_p3;
wire   [0:0] xor_ln28_fu_1268_p2;
wire   [0:0] and_ln25_fu_1231_p2;
wire   [0:0] or_ln28_7_fu_1273_p2;
wire   [4:0] add_ln28_fu_1243_p2;
wire   [0:0] or_ln33_fu_1297_p2;
wire   [0:0] or_ln33_1_fu_1302_p2;
wire   [4:0] zext_ln33_1_fu_1315_p1;
wire   [4:0] select_ln28_4_fu_1261_p3;
wire   [4:0] pc_cast_fu_1333_p1;
wire   [4:0] add_ln49_11_fu_1358_p2;
wire   [4:0] add_ln49_8_fu_1343_p2;
wire   [4:0] add_ln49_12_fu_1371_p2;
wire   [4:0] add_ln49_9_fu_1348_p2;
wire   [4:0] add_ln49_13_fu_1384_p2;
wire   [4:0] add_ln49_10_fu_1353_p2;
wire   [4:0] add_ln49_14_fu_1397_p2;
wire   [4:0] select_ln25_2_fu_1364_p3;
wire   [4:0] add_ln49_15_fu_1409_p2;
wire   [4:0] select_ln25_3_fu_1377_p3;
wire   [4:0] add_ln49_16_fu_1421_p2;
wire   [4:0] select_ln25_4_fu_1390_p3;
wire   [9:0] tmp_4_fu_1433_p3;
wire   [5:0] tmp_5_fu_1444_p3;
wire   [10:0] zext_ln49_fu_1440_p1;
wire   [10:0] zext_ln49_1_fu_1451_p1;
wire   [4:0] add_ln49_19_fu_1461_p2;
wire   [4:0] select_ln28_5_fu_1402_p3;
wire   [4:0] add_ln49_21_fu_1473_p2;
wire   [4:0] select_ln28_6_fu_1414_p3;
wire   [4:0] add_ln49_23_fu_1485_p2;
wire   [4:0] select_ln28_7_fu_1426_p3;
wire   [10:0] add_ln49_28_fu_1500_p2;
wire   [4:0] add_ln49_2_fu_1511_p2;
wire   [10:0] add_ln49_35_fu_1520_p2;
wire   [4:0] add_ln49_3_fu_1557_p2;
wire   [10:0] add_ln49_42_fu_1566_p2;
wire   [4:0] add_ln49_4_fu_1576_p2;
wire   [10:0] add_ln49_49_fu_1585_p2;
wire   [5:0] zext_ln49_8_fu_1600_p1;
wire   [5:0] add_ln49_5_fu_1629_p2;
wire   [10:0] add_ln49_56_fu_1639_p2;
wire   [5:0] add_ln49_6_fu_1649_p2;
wire   [10:0] add_ln49_63_fu_1659_p2;
wire   [9:0] tmp_6_fu_1675_p3;
wire   [5:0] tmp_7_fu_1686_p3;
wire   [10:0] zext_ln49_2_fu_1682_p1;
wire   [10:0] zext_ln49_3_fu_1693_p1;
wire   [10:0] add_ln49_29_fu_1703_p2;
wire   [10:0] add_ln49_70_fu_1742_p2;
wire   [10:0] add_ln49_36_fu_1752_p2;
wire   [10:0] add_ln49_43_fu_1761_p2;
wire   [10:0] add_ln49_50_fu_1796_p2;
wire   [10:0] add_ln49_57_fu_1805_p2;
wire   [10:0] add_ln49_64_fu_1840_p2;
wire   [10:0] add_ln49_71_fu_1849_p2;
wire   [9:0] tmp_8_fu_1884_p3;
wire   [5:0] tmp_9_fu_1895_p3;
wire   [10:0] zext_ln49_4_fu_1891_p1;
wire   [10:0] zext_ln49_5_fu_1902_p1;
wire   [10:0] add_ln49_30_fu_1912_p2;
wire   [10:0] add_ln49_37_fu_1922_p2;
wire   [10:0] add_ln49_44_fu_1958_p2;
wire   [10:0] add_ln49_51_fu_1967_p2;
wire   [10:0] add_ln49_58_fu_2002_p2;
wire   [10:0] add_ln49_65_fu_2011_p2;
wire   [9:0] tmp_10_fu_2046_p3;
wire   [5:0] tmp_58_fu_2057_p3;
wire   [10:0] zext_ln49_6_fu_2053_p1;
wire   [10:0] zext_ln49_7_fu_2064_p1;
wire   [10:0] add_ln49_31_fu_2074_p2;
wire   [10:0] add_ln49_72_fu_2084_p2;
wire   [10:0] add_ln49_38_fu_2119_p2;
wire   [10:0] add_ln49_45_fu_2128_p2;
wire   [10:0] add_ln49_52_fu_2163_p2;
wire   [10:0] add_ln49_59_fu_2172_p2;
wire   [10:0] add_ln49_66_fu_2216_p2;
wire   [10:0] add_ln49_73_fu_2225_p2;
wire   [6:0] tmp_60_fu_2267_p3;
wire   [10:0] tmp_59_fu_2260_p3;
wire   [10:0] zext_ln49_9_fu_2274_p1;
wire   [10:0] add_ln49_32_fu_2284_p2;
wire   [10:0] add_ln49_39_fu_2294_p2;
wire   [10:0] add_ln49_46_fu_2330_p2;
wire   [10:0] add_ln49_53_fu_2339_p2;
wire   [10:0] add_ln49_60_fu_2379_p2;
wire   [10:0] add_ln49_67_fu_2388_p2;
wire   [6:0] tmp_62_fu_2430_p3;
wire   [10:0] tmp_61_fu_2423_p3;
wire   [10:0] zext_ln49_10_fu_2437_p1;
wire   [10:0] add_ln49_33_fu_2447_p2;
wire   [10:0] add_ln49_74_fu_2457_p2;
wire   [10:0] add_ln49_40_fu_2492_p2;
wire   [10:0] add_ln49_47_fu_2501_p2;
wire   [5:0] add_ln33_3_fu_2536_p2;
wire   [6:0] tmp_64_fu_2549_p3;
wire   [10:0] tmp_63_fu_2541_p3;
wire   [10:0] zext_ln49_11_fu_2557_p1;
wire   [10:0] add_ln49_27_fu_2561_p2;
wire   [10:0] add_ln49_54_fu_2582_p2;
wire   [10:0] add_ln49_61_fu_2596_p2;
wire   [31:0] bitcast_ln7_fu_2850_p1;
wire   [7:0] tmp_56_fu_2854_p4;
wire   [22:0] trunc_ln7_fu_2864_p1;
wire   [0:0] icmp_ln7_1_fu_2874_p2;
wire   [0:0] icmp_ln7_fu_2868_p2;
wire   [0:0] or_ln7_fu_2880_p2;
wire   [0:0] grp_fu_1021_p2;
wire   [0:0] and_ln7_fu_2886_p2;
reg    grp_fu_1004_ce;
reg    grp_fu_1009_ce;
reg    grp_fu_1013_ce;
reg    grp_fu_1017_ce;
reg    grp_fu_1021_ce;
wire    ap_block_pp0_stage12_00001;
wire    ap_CS_fsm_state267;
reg   [26:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 27'd1;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
end

cnn_stream_accel_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1004_p0),
    .din1(grp_fu_1004_p1),
    .ce(grp_fu_1004_ce),
    .dout(grp_fu_1004_p2)
);

cnn_stream_accel_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1009_p0),
    .din1(grp_fu_1009_p1),
    .ce(grp_fu_1009_ce),
    .dout(grp_fu_1009_p2)
);

cnn_stream_accel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1013_p0),
    .din1(grp_fu_1013_p1),
    .ce(grp_fu_1013_ce),
    .dout(grp_fu_1013_p2)
);

cnn_stream_accel_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1017_p0),
    .din1(grp_fu_1017_p1),
    .ce(grp_fu_1017_ce),
    .dout(grp_fu_1017_p2)
);

cnn_stream_accel_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_1127),
    .din1(32'd0),
    .ce(grp_fu_1021_ce),
    .opcode(5'd2),
    .dout(grp_fu_1021_p2)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U6(
    .din0(32'd3164794772),
    .din1(32'd1024621563),
    .din2(32'd3160187268),
    .din3(32'd976259499),
    .din4(filter),
    .dout(tmp_fu_1133_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U7(
    .din0(32'd3210126616),
    .din1(32'd3193745575),
    .din2(32'd3182652773),
    .din3(32'd1051887142),
    .din4(filter),
    .dout(tmp_s_fu_1531_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U8(
    .din0(32'd3209259008),
    .din1(32'd1020818691),
    .din2(32'd1022358234),
    .din3(32'd1056077192),
    .din4(filter),
    .dout(tmp_1_fu_1544_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U9(
    .din0(32'd3195102768),
    .din1(32'd1056417378),
    .din2(32'd1054743610),
    .din3(32'd1054442961),
    .din4(filter),
    .dout(tmp_2_fu_1603_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U10(
    .din0(32'd3194820465),
    .din1(32'd1023755200),
    .din2(32'd1044308773),
    .din3(32'd1044162141),
    .din4(filter),
    .dout(tmp_3_fu_1616_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U11(
    .din0(32'd3202213732),
    .din1(32'd3200738129),
    .din2(32'd3205500018),
    .din3(32'd1050907182),
    .din4(filter),
    .dout(tmp_11_fu_1713_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U12(
    .din0(32'd3183652054),
    .din1(32'd3172466817),
    .din2(32'd3207902361),
    .din3(32'd1050421620),
    .din4(filter),
    .dout(tmp_12_fu_1726_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U13(
    .din0(32'd3198038679),
    .din1(32'd3186637088),
    .din2(32'd3202719571),
    .din3(32'd1051695775),
    .din4(filter),
    .dout(tmp_13_fu_1770_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U14(
    .din0(32'd3199996788),
    .din1(32'd1034768985),
    .din2(32'd3201700165),
    .din3(32'd1046423791),
    .din4(filter),
    .dout(tmp_14_fu_1783_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U15(
    .din0(32'd3189090525),
    .din1(32'd1046697494),
    .din2(32'd3189346291),
    .din3(32'd1045714190),
    .din4(filter),
    .dout(tmp_15_fu_1814_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U16(
    .din0(32'd3200352265),
    .din1(32'd1056474265),
    .din2(32'd1056975520),
    .din3(32'd1051267555),
    .din4(filter),
    .dout(tmp_16_fu_1827_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U17(
    .din0(32'd3188929616),
    .din1(32'd1034965509),
    .din2(32'd1060419174),
    .din3(32'd1061871547),
    .din4(filter),
    .dout(tmp_17_fu_1858_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U18(
    .din0(32'd1048041504),
    .din1(32'd3205404463),
    .din2(32'd1037426373),
    .din3(32'd1060658567),
    .din4(filter),
    .dout(tmp_18_fu_1871_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U19(
    .din0(32'd1034726250),
    .din1(32'd3190992373),
    .din2(32'd3207432067),
    .din3(32'd1060576909),
    .din4(filter),
    .dout(tmp_19_fu_1932_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U20(
    .din0(32'd3190753990),
    .din1(32'd1050818128),
    .din2(32'd3213509885),
    .din3(32'd1052184154),
    .din4(filter),
    .dout(tmp_20_fu_1945_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U21(
    .din0(32'd3200216774),
    .din1(32'd1052165704),
    .din2(32'd3205782957),
    .din3(32'd1035459048),
    .din4(filter),
    .dout(tmp_21_fu_1976_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U22(
    .din0(32'd3190843389),
    .din1(32'd1056118002),
    .din2(32'd1031057330),
    .din3(32'd3161844656),
    .din4(filter),
    .dout(tmp_22_fu_1989_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U23(
    .din0(32'd1055757557),
    .din1(32'd1058069801),
    .din2(32'd3112593746),
    .din3(32'd1050685954),
    .din4(filter),
    .dout(tmp_23_fu_2020_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U24(
    .din0(32'd1059625538),
    .din1(32'd3197335340),
    .din2(32'd1061958952),
    .din3(32'd1033862827),
    .din4(filter),
    .dout(tmp_24_fu_2033_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U25(
    .din0(32'd1049257485),
    .din1(32'd3211541402),
    .din2(32'd1060105657),
    .din3(32'd1035136111),
    .din4(filter),
    .dout(tmp_25_fu_2093_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U26(
    .din0(32'd3194226760),
    .din1(32'd3196617731),
    .din2(32'd1049363983),
    .din3(32'd1056819710),
    .din4(filter),
    .dout(tmp_26_fu_2106_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U27(
    .din0(32'd3196964315),
    .din1(32'd1031587236),
    .din2(32'd3205949171),
    .din3(32'd1049067254),
    .din4(filter),
    .dout(tmp_27_fu_2137_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U28(
    .din0(32'd3182574029),
    .din1(32'd1047811621),
    .din2(32'd3193450129),
    .din3(32'd3205748310),
    .din4(filter),
    .dout(tmp_28_fu_2150_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U29(
    .din0(32'd1056684010),
    .din1(32'd1057650704),
    .din2(32'd3202613793),
    .din3(32'd3193250676),
    .din4(filter),
    .dout(tmp_29_fu_2181_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U30(
    .din0(32'd1056039741),
    .din1(32'd3183975753),
    .din2(32'd1048658278),
    .din3(32'd3196742173),
    .din4(filter),
    .dout(tmp_30_fu_2194_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U31(
    .din0(32'd1019667283),
    .din1(32'd3197206047),
    .din2(32'd1040290652),
    .din3(32'd3170461951),
    .din4(filter),
    .dout(tmp_31_fu_2234_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U32(
    .din0(32'd1018855891),
    .din1(32'd3211001003),
    .din2(32'd1062307883),
    .din3(32'd3198199725),
    .din4(filter),
    .dout(tmp_32_fu_2247_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U33(
    .din0(32'd1043220820),
    .din1(32'd1037856087),
    .din2(32'd1056086139),
    .din3(32'd3204151593),
    .din4(filter),
    .dout(tmp_33_fu_2304_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U34(
    .din0(32'd1057227241),
    .din1(32'd1030778438),
    .din2(32'd3202275875),
    .din3(32'd1034195240),
    .din4(filter),
    .dout(tmp_34_fu_2317_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U35(
    .din0(32'd1058509364),
    .din1(32'd1048590082),
    .din2(32'd3193733186),
    .din3(32'd3213173181),
    .din4(filter),
    .dout(tmp_35_fu_2348_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U36(
    .din0(32'd1056105635),
    .din1(32'd1057627886),
    .din2(32'd3196526288),
    .din3(32'd3209773607),
    .din4(filter),
    .dout(tmp_36_fu_2361_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U37(
    .din0(32'd3190734937),
    .din1(32'd3198128993),
    .din2(32'd3198138589),
    .din3(32'd3208027106),
    .din4(filter),
    .dout(tmp_37_fu_2397_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U38(
    .din0(32'd3196542855),
    .din1(32'd3196683087),
    .din2(32'd3164737421),
    .din3(32'd3208055851),
    .din4(filter),
    .dout(tmp_38_fu_2410_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U39(
    .din0(32'd1032339456),
    .din1(32'd3198264683),
    .din2(32'd1054068089),
    .din3(32'd3212869804),
    .din4(filter),
    .dout(tmp_39_fu_2466_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U40(
    .din0(32'd1049255198),
    .din1(32'd3183599250),
    .din2(32'd1044695860),
    .din3(32'd3210738335),
    .din4(filter),
    .dout(tmp_40_fu_2479_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U41(
    .din0(32'd1058540803),
    .din1(32'd1061580171),
    .din2(32'd1046847034),
    .din3(32'd3209253316),
    .din4(filter),
    .dout(tmp_41_fu_2510_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U42(
    .din0(32'd1049353022),
    .din1(32'd1053042678),
    .din2(32'd3197435894),
    .din3(32'd3202081283),
    .din4(filter),
    .dout(tmp_42_fu_2523_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U43(
    .din0(32'd1042402679),
    .din1(32'd3186717188),
    .din2(32'd3197025806),
    .din3(32'd3188986355),
    .din4(filter),
    .dout(tmp_43_fu_2628_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U44(
    .din0(32'd1040590215),
    .din1(32'd1028096721),
    .din2(32'd1036926140),
    .din3(32'd3206511563),
    .din4(filter),
    .dout(tmp_44_fu_2641_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U45(
    .din0(32'd3179562537),
    .din1(32'd3202434893),
    .din2(32'd3197990492),
    .din3(32'd3207749819),
    .din4(filter),
    .dout(tmp_45_fu_2673_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U46(
    .din0(32'd1051622998),
    .din1(32'd3209802470),
    .din2(32'd1045044954),
    .din3(32'd3204150918),
    .din4(filter),
    .dout(tmp_46_fu_2686_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U47(
    .din0(32'd3197164068),
    .din1(32'd3197280151),
    .din2(32'd1042817704),
    .din3(32'd1037051127),
    .din4(filter),
    .dout(tmp_47_fu_2707_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U48(
    .din0(32'd3193663830),
    .din1(32'd1050118338),
    .din2(32'd1041734543),
    .din3(32'd1048571724),
    .din4(filter),
    .dout(tmp_48_fu_2720_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U49(
    .din0(32'd3191857724),
    .din1(32'd3189535438),
    .din2(32'd3204692256),
    .din3(32'd3163503932),
    .din4(filter),
    .dout(tmp_49_fu_2741_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U50(
    .din0(32'd1051640418),
    .din1(32'd3177538658),
    .din2(32'd1025985778),
    .din3(32'd3173070290),
    .din4(filter),
    .dout(tmp_50_fu_2754_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U51(
    .din0(32'd1053544303),
    .din1(32'd3206326872),
    .din2(32'd1045042423),
    .din3(32'd3197479198),
    .din4(filter),
    .dout(tmp_51_fu_2781_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U52(
    .din0(32'd1043857826),
    .din1(32'd3202044382),
    .din2(32'd3197932069),
    .din3(32'd3168780761),
    .din4(filter),
    .dout(tmp_52_fu_2794_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U53(
    .din0(32'd3200327708),
    .din1(32'd3202292906),
    .din2(32'd1033267243),
    .din3(32'd1057778351),
    .din4(filter),
    .dout(tmp_53_fu_2811_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U54(
    .din0(32'd3193703502),
    .din1(32'd3200777878),
    .din2(32'd1039323543),
    .din3(32'd1048796871),
    .din4(filter),
    .dout(tmp_54_fu_2824_p6)
);

cnn_stream_accel_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U55(
    .din0(32'd3198920468),
    .din1(32'd3206120001),
    .din2(32'd3186982216),
    .din3(32'd1020278748),
    .din4(filter),
    .dout(tmp_55_fu_2837_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_condition_pp0_exit_iter0_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((((ap_enable_reg_pp0_iter9 == 1'b0) & (1'b0 == ap_block_pp0_stage14_subdone) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24)))) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        c_reg_971 <= select_ln28_8_reg_3045;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        c_reg_971 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten43_reg_937 <= select_ln28_9_reg_3941;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten43_reg_937 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten95_reg_926 <= add_ln25_1_reg_2958;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten95_reg_926 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_948 <= select_ln33_6_reg_3846;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_948 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pc_reg_993 <= add_ln36_reg_3841;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        pc_reg_993 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pr_reg_982 <= select_ln33_5_reg_3180;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        pr_reg_982 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        r_reg_959 <= select_ln25_5_reg_3019;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        r_reg_959 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reg_1056 <= pad_img_q1;
    end else if ((((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1056 <= pad_img_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        reg_1062 <= pad_img_q0;
    end else if ((((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1062 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln25_1_reg_2958 <= add_ln25_1_fu_1147_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_fu_1153_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln28_1_reg_3007 <= add_ln28_1_fu_1189_p2;
        add_ln33_4_reg_3002 <= add_ln33_4_fu_1183_p2;
        and_ln25_1_reg_2991 <= and_ln25_1_fu_1177_p2;
        icmp_ln28_reg_2967 <= icmp_ln28_fu_1159_p2;
        icmp_ln33_reg_2986 <= icmp_ln33_fu_1171_p2;
        xor_ln25_reg_2981 <= xor_ln25_fu_1165_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        add_ln33_1_reg_3555 <= add_ln33_1_fu_2210_p2;
        tmp_31_reg_3581 <= tmp_31_fu_2234_p6;
        tmp_32_reg_3586 <= tmp_32_fu_2247_p6;
        zext_ln33_2_reg_3549[4 : 0] <= zext_ln33_2_fu_2207_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        add_ln33_2_reg_3660 <= add_ln33_2_fu_2374_p2;
        tmp_37_reg_3686 <= tmp_37_fu_2397_p6;
        tmp_38_reg_3691 <= tmp_38_fu_2410_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln33_reg_3050 <= add_ln33_fu_1291_p2;
        add_ln49_17_reg_3060 <= add_ln49_17_fu_1319_p2;
        add_ln49_reg_3074 <= add_ln49_fu_1337_p2;
        and_ln28_reg_3037 <= and_ln28_fu_1278_p2;
        or_ln28_reg_3027 <= or_ln28_fu_1249_p2;
        select_ln28_reg_3032 <= select_ln28_fu_1253_p3;
        select_ln33_1_reg_3067 <= select_ln33_1_fu_1325_p3;
        select_ln33_reg_3055 <= select_ln33_fu_1307_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln36_reg_3841 <= add_ln36_fu_2654_p2;
        mul_4_1_reg_3826 <= grp_fu_1017_p2;
        mul_4_reg_3821 <= grp_fu_1013_p2;
        select_ln33_6_reg_3846 <= select_ln33_6_fu_2659_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln49_18_reg_3083[10 : 1] <= add_ln49_18_fu_1455_p2[10 : 1];
        select_ln33_2_reg_3092 <= select_ln33_2_fu_1466_p3;
        select_ln33_3_reg_3098 <= select_ln33_3_fu_1478_p3;
        select_ln33_4_reg_3104 <= select_ln33_4_fu_1490_p3;
        zext_ln49_12_reg_3110[4 : 0] <= zext_ln49_12_fu_1497_p1[4 : 0];
        zext_ln49_20_reg_3125[4 : 0] <= zext_ln49_20_fu_1516_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln49_1_reg_3012 <= add_ln49_1_fu_1199_p2;
        mul_5_3_reg_3981_pp0_iter2_reg <= mul_5_3_reg_3981;
        mul_5_3_reg_3981_pp0_iter3_reg <= mul_5_3_reg_3981_pp0_iter2_reg;
        mul_5_3_reg_3981_pp0_iter4_reg <= mul_5_3_reg_3981_pp0_iter3_reg;
        mul_5_3_reg_3981_pp0_iter5_reg <= mul_5_3_reg_3981_pp0_iter4_reg;
        mul_5_3_reg_3981_pp0_iter6_reg <= mul_5_3_reg_3981_pp0_iter5_reg;
        mul_5_3_reg_3981_pp0_iter7_reg <= mul_5_3_reg_3981_pp0_iter6_reg;
        mul_5_4_reg_3986_pp0_iter2_reg <= mul_5_4_reg_3986;
        mul_5_4_reg_3986_pp0_iter3_reg <= mul_5_4_reg_3986_pp0_iter2_reg;
        mul_5_4_reg_3986_pp0_iter4_reg <= mul_5_4_reg_3986_pp0_iter3_reg;
        mul_5_4_reg_3986_pp0_iter5_reg <= mul_5_4_reg_3986_pp0_iter4_reg;
        mul_5_4_reg_3986_pp0_iter6_reg <= mul_5_4_reg_3986_pp0_iter5_reg;
        mul_5_4_reg_3986_pp0_iter7_reg <= mul_5_4_reg_3986_pp0_iter6_reg;
        mul_5_4_reg_3986_pp0_iter8_reg <= mul_5_4_reg_3986_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln49_20_reg_3230[10 : 1] <= add_ln49_20_fu_1697_p2[10 : 1];
        tmp_11_reg_3245 <= tmp_11_fu_1713_p6;
        tmp_12_reg_3250 <= tmp_12_fu_1726_p6;
        zext_ln49_60_reg_3255[5 : 0] <= zext_ln49_60_fu_1739_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        add_ln49_22_reg_3350[10 : 1] <= add_ln49_22_fu_1906_p2[10 : 1];
        tmp_19_reg_3379 <= tmp_19_fu_1932_p6;
        tmp_20_reg_3384 <= tmp_20_fu_1945_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln49_24_reg_3449[10 : 1] <= add_ln49_24_fu_2068_p2[10 : 1];
        tmp_25_reg_3479 <= tmp_25_fu_2093_p6;
        tmp_26_reg_3484 <= tmp_26_fu_2106_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        add_ln49_25_reg_3591[10 : 1] <= add_ln49_25_fu_2278_p2[10 : 1];
        tmp_33_reg_3620 <= tmp_33_fu_2304_p6;
        tmp_34_reg_3625 <= tmp_34_fu_2317_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        add_ln49_26_reg_3696[10 : 1] <= add_ln49_26_fu_2441_p2[10 : 1];
        tmp_39_reg_3726 <= tmp_39_fu_2466_p6;
        tmp_40_reg_3731 <= tmp_40_fu_2479_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        add_ln49_34_reg_3766 <= add_ln49_34_fu_2567_p2;
        add_ln49_41_reg_3771 <= add_ln49_41_fu_2572_p2;
        add_ln49_48_reg_3776 <= add_ln49_48_fu_2577_p2;
        add_ln49_55_reg_3786 <= add_ln49_55_fu_2591_p2;
        add_ln49_62_reg_3796 <= add_ln49_62_fu_2605_p2;
        add_ln49_68_reg_3801 <= add_ln49_68_fu_2610_p2;
        add_ln49_69_reg_3806 <= add_ln49_69_fu_2614_p2;
        add_ln49_75_reg_3811 <= add_ln49_75_fu_2619_p2;
        add_ln49_76_reg_3816 <= add_ln49_76_fu_2623_p2;
        tmp_43_reg_3831 <= tmp_43_fu_2628_p6;
        tmp_44_reg_3836 <= tmp_44_fu_2641_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln49_7_reg_3225 <= add_ln49_7_fu_1669_p2;
        tmp_2_reg_3185 <= tmp_2_fu_1603_p6;
        tmp_3_reg_3190 <= tmp_3_fu_1616_p6;
        zext_ln49_44_reg_3195[5 : 0] <= zext_ln49_44_fu_1635_p1[5 : 0];
        zext_ln49_52_reg_3210[5 : 0] <= zext_ln49_52_fu_1655_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln25_reg_2963 <= icmp_ln25_fu_1153_p2;
        icmp_ln25_reg_2963_pp0_iter10_reg <= icmp_ln25_reg_2963_pp0_iter9_reg;
        icmp_ln25_reg_2963_pp0_iter1_reg <= icmp_ln25_reg_2963;
        icmp_ln25_reg_2963_pp0_iter2_reg <= icmp_ln25_reg_2963_pp0_iter1_reg;
        icmp_ln25_reg_2963_pp0_iter3_reg <= icmp_ln25_reg_2963_pp0_iter2_reg;
        icmp_ln25_reg_2963_pp0_iter4_reg <= icmp_ln25_reg_2963_pp0_iter3_reg;
        icmp_ln25_reg_2963_pp0_iter5_reg <= icmp_ln25_reg_2963_pp0_iter4_reg;
        icmp_ln25_reg_2963_pp0_iter6_reg <= icmp_ln25_reg_2963_pp0_iter5_reg;
        icmp_ln25_reg_2963_pp0_iter7_reg <= icmp_ln25_reg_2963_pp0_iter6_reg;
        icmp_ln25_reg_2963_pp0_iter8_reg <= icmp_ln25_reg_2963_pp0_iter7_reg;
        icmp_ln25_reg_2963_pp0_iter9_reg <= icmp_ln25_reg_2963_pp0_iter8_reg;
        mul_5_1_reg_3956_pp0_iter2_reg <= mul_5_1_reg_3956;
        mul_5_1_reg_3956_pp0_iter3_reg <= mul_5_1_reg_3956_pp0_iter2_reg;
        mul_5_1_reg_3956_pp0_iter4_reg <= mul_5_1_reg_3956_pp0_iter3_reg;
        mul_5_1_reg_3956_pp0_iter5_reg <= mul_5_1_reg_3956_pp0_iter4_reg;
        mul_5_1_reg_3956_pp0_iter6_reg <= mul_5_1_reg_3956_pp0_iter5_reg;
        mul_5_1_reg_3956_pp0_iter7_reg <= mul_5_1_reg_3956_pp0_iter6_reg;
        mul_5_2_reg_3961_pp0_iter2_reg <= mul_5_2_reg_3961;
        mul_5_2_reg_3961_pp0_iter3_reg <= mul_5_2_reg_3961_pp0_iter2_reg;
        mul_5_2_reg_3961_pp0_iter4_reg <= mul_5_2_reg_3961_pp0_iter3_reg;
        mul_5_2_reg_3961_pp0_iter5_reg <= mul_5_2_reg_3961_pp0_iter4_reg;
        mul_5_2_reg_3961_pp0_iter6_reg <= mul_5_2_reg_3961_pp0_iter5_reg;
        mul_5_2_reg_3961_pp0_iter7_reg <= mul_5_2_reg_3961_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_0_1_reg_3295 <= grp_fu_1017_p2;
        mul_reg_3290 <= grp_fu_1013_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_0_2_reg_3320 <= grp_fu_1013_p2;
        mul_0_3_reg_3325 <= grp_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_0_4_reg_3369 <= grp_fu_1013_p2;
        mul_0_5_reg_3374 <= grp_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_0_6_reg_3399 <= grp_fu_1013_p2;
        mul_1_reg_3404 <= grp_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul_0_6_reg_3399_pp0_iter1_reg <= mul_0_6_reg_3399;
        mul_1_reg_3404_pp0_iter1_reg <= mul_1_reg_3404;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_1_1_reg_3429 <= grp_fu_1013_p2;
        mul_1_2_reg_3434 <= grp_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul_1_1_reg_3429_pp0_iter1_reg <= mul_1_1_reg_3429;
        mul_1_2_reg_3434_pp0_iter1_reg <= mul_1_2_reg_3434;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_1_3_reg_3469 <= grp_fu_1013_p2;
        mul_1_4_reg_3474 <= grp_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        mul_1_3_reg_3469_pp0_iter1_reg <= mul_1_3_reg_3469;
        mul_1_4_reg_3474_pp0_iter1_reg <= mul_1_4_reg_3474;
        mul_1_4_reg_3474_pp0_iter2_reg <= mul_1_4_reg_3474_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_1_5_reg_3499 <= grp_fu_1013_p2;
        mul_1_6_reg_3504 <= grp_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul_1_5_reg_3499_pp0_iter1_reg <= mul_1_5_reg_3499;
        mul_1_5_reg_3499_pp0_iter2_reg <= mul_1_5_reg_3499_pp0_iter1_reg;
        mul_1_6_reg_3504_pp0_iter1_reg <= mul_1_6_reg_3504;
        mul_1_6_reg_3504_pp0_iter2_reg <= mul_1_6_reg_3504_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_2_1_reg_3534 <= grp_fu_1017_p2;
        mul_2_reg_3529 <= grp_fu_1013_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        mul_2_1_reg_3534_pp0_iter1_reg <= mul_2_1_reg_3534;
        mul_2_1_reg_3534_pp0_iter2_reg <= mul_2_1_reg_3534_pp0_iter1_reg;
        mul_2_reg_3529_pp0_iter1_reg <= mul_2_reg_3529;
        mul_2_reg_3529_pp0_iter2_reg <= mul_2_reg_3529_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_2_2_reg_3571 <= grp_fu_1013_p2;
        mul_2_3_reg_3576 <= grp_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul_2_2_reg_3571_pp0_iter1_reg <= mul_2_2_reg_3571;
        mul_2_2_reg_3571_pp0_iter2_reg <= mul_2_2_reg_3571_pp0_iter1_reg;
        mul_2_3_reg_3576_pp0_iter1_reg <= mul_2_3_reg_3576;
        mul_2_3_reg_3576_pp0_iter2_reg <= mul_2_3_reg_3576_pp0_iter1_reg;
        mul_2_3_reg_3576_pp0_iter3_reg <= mul_2_3_reg_3576_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_2_4_reg_3610 <= grp_fu_1013_p2;
        mul_2_5_reg_3615 <= grp_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        mul_2_4_reg_3610_pp0_iter1_reg <= mul_2_4_reg_3610;
        mul_2_4_reg_3610_pp0_iter2_reg <= mul_2_4_reg_3610_pp0_iter1_reg;
        mul_2_4_reg_3610_pp0_iter3_reg <= mul_2_4_reg_3610_pp0_iter2_reg;
        mul_2_5_reg_3615_pp0_iter1_reg <= mul_2_5_reg_3615;
        mul_2_5_reg_3615_pp0_iter2_reg <= mul_2_5_reg_3615_pp0_iter1_reg;
        mul_2_5_reg_3615_pp0_iter3_reg <= mul_2_5_reg_3615_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_2_6_reg_3640 <= grp_fu_1013_p2;
        mul_3_reg_3645 <= grp_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul_2_6_reg_3640_pp0_iter1_reg <= mul_2_6_reg_3640;
        mul_2_6_reg_3640_pp0_iter2_reg <= mul_2_6_reg_3640_pp0_iter1_reg;
        mul_2_6_reg_3640_pp0_iter3_reg <= mul_2_6_reg_3640_pp0_iter2_reg;
        mul_3_reg_3645_pp0_iter1_reg <= mul_3_reg_3645;
        mul_3_reg_3645_pp0_iter2_reg <= mul_3_reg_3645_pp0_iter1_reg;
        mul_3_reg_3645_pp0_iter3_reg <= mul_3_reg_3645_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_3_1_reg_3676 <= grp_fu_1013_p2;
        mul_3_2_reg_3681 <= grp_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        mul_3_1_reg_3676_pp0_iter1_reg <= mul_3_1_reg_3676;
        mul_3_1_reg_3676_pp0_iter2_reg <= mul_3_1_reg_3676_pp0_iter1_reg;
        mul_3_1_reg_3676_pp0_iter3_reg <= mul_3_1_reg_3676_pp0_iter2_reg;
        mul_3_1_reg_3676_pp0_iter4_reg <= mul_3_1_reg_3676_pp0_iter3_reg;
        mul_3_2_reg_3681_pp0_iter1_reg <= mul_3_2_reg_3681;
        mul_3_2_reg_3681_pp0_iter2_reg <= mul_3_2_reg_3681_pp0_iter1_reg;
        mul_3_2_reg_3681_pp0_iter3_reg <= mul_3_2_reg_3681_pp0_iter2_reg;
        mul_3_2_reg_3681_pp0_iter4_reg <= mul_3_2_reg_3681_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_3_3_reg_3716 <= grp_fu_1013_p2;
        mul_3_4_reg_3721 <= grp_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        mul_3_3_reg_3716_pp0_iter1_reg <= mul_3_3_reg_3716;
        mul_3_3_reg_3716_pp0_iter2_reg <= mul_3_3_reg_3716_pp0_iter1_reg;
        mul_3_3_reg_3716_pp0_iter3_reg <= mul_3_3_reg_3716_pp0_iter2_reg;
        mul_3_3_reg_3716_pp0_iter4_reg <= mul_3_3_reg_3716_pp0_iter3_reg;
        mul_3_4_reg_3721_pp0_iter1_reg <= mul_3_4_reg_3721;
        mul_3_4_reg_3721_pp0_iter2_reg <= mul_3_4_reg_3721_pp0_iter1_reg;
        mul_3_4_reg_3721_pp0_iter3_reg <= mul_3_4_reg_3721_pp0_iter2_reg;
        mul_3_4_reg_3721_pp0_iter4_reg <= mul_3_4_reg_3721_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_3_5_reg_3746 <= grp_fu_1013_p2;
        mul_3_6_reg_3751 <= grp_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul_3_5_reg_3746_pp0_iter1_reg <= mul_3_5_reg_3746;
        mul_3_5_reg_3746_pp0_iter2_reg <= mul_3_5_reg_3746_pp0_iter1_reg;
        mul_3_5_reg_3746_pp0_iter3_reg <= mul_3_5_reg_3746_pp0_iter2_reg;
        mul_3_5_reg_3746_pp0_iter4_reg <= mul_3_5_reg_3746_pp0_iter3_reg;
        mul_3_6_reg_3751_pp0_iter1_reg <= mul_3_6_reg_3751;
        mul_3_6_reg_3751_pp0_iter2_reg <= mul_3_6_reg_3751_pp0_iter1_reg;
        mul_3_6_reg_3751_pp0_iter3_reg <= mul_3_6_reg_3751_pp0_iter2_reg;
        mul_3_6_reg_3751_pp0_iter4_reg <= mul_3_6_reg_3751_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        mul_4_1_reg_3826_pp0_iter1_reg <= mul_4_1_reg_3826;
        mul_4_1_reg_3826_pp0_iter2_reg <= mul_4_1_reg_3826_pp0_iter1_reg;
        mul_4_1_reg_3826_pp0_iter3_reg <= mul_4_1_reg_3826_pp0_iter2_reg;
        mul_4_1_reg_3826_pp0_iter4_reg <= mul_4_1_reg_3826_pp0_iter3_reg;
        mul_4_1_reg_3826_pp0_iter5_reg <= mul_4_1_reg_3826_pp0_iter4_reg;
        mul_4_reg_3821_pp0_iter1_reg <= mul_4_reg_3821;
        mul_4_reg_3821_pp0_iter2_reg <= mul_4_reg_3821_pp0_iter1_reg;
        mul_4_reg_3821_pp0_iter3_reg <= mul_4_reg_3821_pp0_iter2_reg;
        mul_4_reg_3821_pp0_iter4_reg <= mul_4_reg_3821_pp0_iter3_reg;
        mul_4_reg_3821_pp0_iter5_reg <= mul_4_reg_3821_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_4_2_reg_3861 <= grp_fu_1013_p2;
        mul_4_3_reg_3866 <= grp_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        mul_4_2_reg_3861_pp0_iter1_reg <= mul_4_2_reg_3861;
        mul_4_2_reg_3861_pp0_iter2_reg <= mul_4_2_reg_3861_pp0_iter1_reg;
        mul_4_2_reg_3861_pp0_iter3_reg <= mul_4_2_reg_3861_pp0_iter2_reg;
        mul_4_2_reg_3861_pp0_iter4_reg <= mul_4_2_reg_3861_pp0_iter3_reg;
        mul_4_2_reg_3861_pp0_iter5_reg <= mul_4_2_reg_3861_pp0_iter4_reg;
        mul_4_3_reg_3866_pp0_iter1_reg <= mul_4_3_reg_3866;
        mul_4_3_reg_3866_pp0_iter2_reg <= mul_4_3_reg_3866_pp0_iter1_reg;
        mul_4_3_reg_3866_pp0_iter3_reg <= mul_4_3_reg_3866_pp0_iter2_reg;
        mul_4_3_reg_3866_pp0_iter4_reg <= mul_4_3_reg_3866_pp0_iter3_reg;
        mul_4_3_reg_3866_pp0_iter5_reg <= mul_4_3_reg_3866_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_4_4_reg_3891 <= grp_fu_1013_p2;
        mul_4_5_reg_3896 <= grp_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        mul_4_4_reg_3891_pp0_iter1_reg <= mul_4_4_reg_3891;
        mul_4_4_reg_3891_pp0_iter2_reg <= mul_4_4_reg_3891_pp0_iter1_reg;
        mul_4_4_reg_3891_pp0_iter3_reg <= mul_4_4_reg_3891_pp0_iter2_reg;
        mul_4_4_reg_3891_pp0_iter4_reg <= mul_4_4_reg_3891_pp0_iter3_reg;
        mul_4_4_reg_3891_pp0_iter5_reg <= mul_4_4_reg_3891_pp0_iter4_reg;
        mul_4_5_reg_3896_pp0_iter1_reg <= mul_4_5_reg_3896;
        mul_4_5_reg_3896_pp0_iter2_reg <= mul_4_5_reg_3896_pp0_iter1_reg;
        mul_4_5_reg_3896_pp0_iter3_reg <= mul_4_5_reg_3896_pp0_iter2_reg;
        mul_4_5_reg_3896_pp0_iter4_reg <= mul_4_5_reg_3896_pp0_iter3_reg;
        mul_4_5_reg_3896_pp0_iter5_reg <= mul_4_5_reg_3896_pp0_iter4_reg;
        mul_4_5_reg_3896_pp0_iter6_reg <= mul_4_5_reg_3896_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        mul_4_6_reg_3921 <= grp_fu_1013_p2;
        mul_5_reg_3926 <= grp_fu_1017_p2;
        select_ln28_9_reg_3941 <= select_ln28_9_fu_2767_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        mul_4_6_reg_3921_pp0_iter1_reg <= mul_4_6_reg_3921;
        mul_4_6_reg_3921_pp0_iter2_reg <= mul_4_6_reg_3921_pp0_iter1_reg;
        mul_4_6_reg_3921_pp0_iter3_reg <= mul_4_6_reg_3921_pp0_iter2_reg;
        mul_4_6_reg_3921_pp0_iter4_reg <= mul_4_6_reg_3921_pp0_iter3_reg;
        mul_4_6_reg_3921_pp0_iter5_reg <= mul_4_6_reg_3921_pp0_iter4_reg;
        mul_4_6_reg_3921_pp0_iter6_reg <= mul_4_6_reg_3921_pp0_iter5_reg;
        mul_5_reg_3926_pp0_iter1_reg <= mul_5_reg_3926;
        mul_5_reg_3926_pp0_iter2_reg <= mul_5_reg_3926_pp0_iter1_reg;
        mul_5_reg_3926_pp0_iter3_reg <= mul_5_reg_3926_pp0_iter2_reg;
        mul_5_reg_3926_pp0_iter4_reg <= mul_5_reg_3926_pp0_iter3_reg;
        mul_5_reg_3926_pp0_iter5_reg <= mul_5_reg_3926_pp0_iter4_reg;
        mul_5_reg_3926_pp0_iter6_reg <= mul_5_reg_3926_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_5_1_reg_3956 <= grp_fu_1013_p2;
        mul_5_2_reg_3961 <= grp_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_5_3_reg_3981 <= grp_fu_1013_p2;
        mul_5_4_reg_3986 <= grp_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_5_5_reg_4001 <= grp_fu_1013_p2;
        mul_5_6_reg_4006 <= grp_fu_1017_p2;
        pad_img_load_48_reg_4016 <= pad_img_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_5_5_reg_4001_pp0_iter2_reg <= mul_5_5_reg_4001;
        mul_5_5_reg_4001_pp0_iter3_reg <= mul_5_5_reg_4001_pp0_iter2_reg;
        mul_5_5_reg_4001_pp0_iter4_reg <= mul_5_5_reg_4001_pp0_iter3_reg;
        mul_5_5_reg_4001_pp0_iter5_reg <= mul_5_5_reg_4001_pp0_iter4_reg;
        mul_5_5_reg_4001_pp0_iter6_reg <= mul_5_5_reg_4001_pp0_iter5_reg;
        mul_5_5_reg_4001_pp0_iter7_reg <= mul_5_5_reg_4001_pp0_iter6_reg;
        mul_5_5_reg_4001_pp0_iter8_reg <= mul_5_5_reg_4001_pp0_iter7_reg;
        mul_5_6_reg_4006_pp0_iter2_reg <= mul_5_6_reg_4006;
        mul_5_6_reg_4006_pp0_iter3_reg <= mul_5_6_reg_4006_pp0_iter2_reg;
        mul_5_6_reg_4006_pp0_iter4_reg <= mul_5_6_reg_4006_pp0_iter3_reg;
        mul_5_6_reg_4006_pp0_iter5_reg <= mul_5_6_reg_4006_pp0_iter4_reg;
        mul_5_6_reg_4006_pp0_iter6_reg <= mul_5_6_reg_4006_pp0_iter5_reg;
        mul_5_6_reg_4006_pp0_iter7_reg <= mul_5_6_reg_4006_pp0_iter6_reg;
        mul_5_6_reg_4006_pp0_iter8_reg <= mul_5_6_reg_4006_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_6_1_reg_4026 <= grp_fu_1017_p2;
        mul_6_reg_4021 <= grp_fu_1013_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_6_1_reg_4026_pp0_iter2_reg <= mul_6_1_reg_4026;
        mul_6_1_reg_4026_pp0_iter3_reg <= mul_6_1_reg_4026_pp0_iter2_reg;
        mul_6_1_reg_4026_pp0_iter4_reg <= mul_6_1_reg_4026_pp0_iter3_reg;
        mul_6_1_reg_4026_pp0_iter5_reg <= mul_6_1_reg_4026_pp0_iter4_reg;
        mul_6_1_reg_4026_pp0_iter6_reg <= mul_6_1_reg_4026_pp0_iter5_reg;
        mul_6_1_reg_4026_pp0_iter7_reg <= mul_6_1_reg_4026_pp0_iter6_reg;
        mul_6_1_reg_4026_pp0_iter8_reg <= mul_6_1_reg_4026_pp0_iter7_reg;
        mul_6_reg_4021_pp0_iter2_reg <= mul_6_reg_4021;
        mul_6_reg_4021_pp0_iter3_reg <= mul_6_reg_4021_pp0_iter2_reg;
        mul_6_reg_4021_pp0_iter4_reg <= mul_6_reg_4021_pp0_iter3_reg;
        mul_6_reg_4021_pp0_iter5_reg <= mul_6_reg_4021_pp0_iter4_reg;
        mul_6_reg_4021_pp0_iter6_reg <= mul_6_reg_4021_pp0_iter5_reg;
        mul_6_reg_4021_pp0_iter7_reg <= mul_6_reg_4021_pp0_iter6_reg;
        mul_6_reg_4021_pp0_iter8_reg <= mul_6_reg_4021_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_6_2_reg_4031 <= grp_fu_1013_p2;
        mul_6_3_reg_4036 <= grp_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_6_2_reg_4031_pp0_iter2_reg <= mul_6_2_reg_4031;
        mul_6_2_reg_4031_pp0_iter3_reg <= mul_6_2_reg_4031_pp0_iter2_reg;
        mul_6_2_reg_4031_pp0_iter4_reg <= mul_6_2_reg_4031_pp0_iter3_reg;
        mul_6_2_reg_4031_pp0_iter5_reg <= mul_6_2_reg_4031_pp0_iter4_reg;
        mul_6_2_reg_4031_pp0_iter6_reg <= mul_6_2_reg_4031_pp0_iter5_reg;
        mul_6_2_reg_4031_pp0_iter7_reg <= mul_6_2_reg_4031_pp0_iter6_reg;
        mul_6_2_reg_4031_pp0_iter8_reg <= mul_6_2_reg_4031_pp0_iter7_reg;
        mul_6_2_reg_4031_pp0_iter9_reg <= mul_6_2_reg_4031_pp0_iter8_reg;
        mul_6_3_reg_4036_pp0_iter2_reg <= mul_6_3_reg_4036;
        mul_6_3_reg_4036_pp0_iter3_reg <= mul_6_3_reg_4036_pp0_iter2_reg;
        mul_6_3_reg_4036_pp0_iter4_reg <= mul_6_3_reg_4036_pp0_iter3_reg;
        mul_6_3_reg_4036_pp0_iter5_reg <= mul_6_3_reg_4036_pp0_iter4_reg;
        mul_6_3_reg_4036_pp0_iter6_reg <= mul_6_3_reg_4036_pp0_iter5_reg;
        mul_6_3_reg_4036_pp0_iter7_reg <= mul_6_3_reg_4036_pp0_iter6_reg;
        mul_6_3_reg_4036_pp0_iter8_reg <= mul_6_3_reg_4036_pp0_iter7_reg;
        mul_6_3_reg_4036_pp0_iter9_reg <= mul_6_3_reg_4036_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_6_4_reg_4041 <= grp_fu_1013_p2;
        mul_6_5_reg_4046 <= grp_fu_1017_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_6_4_reg_4041_pp0_iter2_reg <= mul_6_4_reg_4041;
        mul_6_4_reg_4041_pp0_iter3_reg <= mul_6_4_reg_4041_pp0_iter2_reg;
        mul_6_4_reg_4041_pp0_iter4_reg <= mul_6_4_reg_4041_pp0_iter3_reg;
        mul_6_4_reg_4041_pp0_iter5_reg <= mul_6_4_reg_4041_pp0_iter4_reg;
        mul_6_4_reg_4041_pp0_iter6_reg <= mul_6_4_reg_4041_pp0_iter5_reg;
        mul_6_4_reg_4041_pp0_iter7_reg <= mul_6_4_reg_4041_pp0_iter6_reg;
        mul_6_4_reg_4041_pp0_iter8_reg <= mul_6_4_reg_4041_pp0_iter7_reg;
        mul_6_4_reg_4041_pp0_iter9_reg <= mul_6_4_reg_4041_pp0_iter8_reg;
        mul_6_5_reg_4046_pp0_iter2_reg <= mul_6_5_reg_4046;
        mul_6_5_reg_4046_pp0_iter3_reg <= mul_6_5_reg_4046_pp0_iter2_reg;
        mul_6_5_reg_4046_pp0_iter4_reg <= mul_6_5_reg_4046_pp0_iter3_reg;
        mul_6_5_reg_4046_pp0_iter5_reg <= mul_6_5_reg_4046_pp0_iter4_reg;
        mul_6_5_reg_4046_pp0_iter6_reg <= mul_6_5_reg_4046_pp0_iter5_reg;
        mul_6_5_reg_4046_pp0_iter7_reg <= mul_6_5_reg_4046_pp0_iter6_reg;
        mul_6_5_reg_4046_pp0_iter8_reg <= mul_6_5_reg_4046_pp0_iter7_reg;
        mul_6_5_reg_4046_pp0_iter9_reg <= mul_6_5_reg_4046_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_6_6_reg_4051 <= grp_fu_1013_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_6_6_reg_4051_pp0_iter2_reg <= mul_6_6_reg_4051;
        mul_6_6_reg_4051_pp0_iter3_reg <= mul_6_6_reg_4051_pp0_iter2_reg;
        mul_6_6_reg_4051_pp0_iter4_reg <= mul_6_6_reg_4051_pp0_iter3_reg;
        mul_6_6_reg_4051_pp0_iter5_reg <= mul_6_6_reg_4051_pp0_iter4_reg;
        mul_6_6_reg_4051_pp0_iter6_reg <= mul_6_6_reg_4051_pp0_iter5_reg;
        mul_6_6_reg_4051_pp0_iter7_reg <= mul_6_6_reg_4051_pp0_iter6_reg;
        mul_6_6_reg_4051_pp0_iter8_reg <= mul_6_6_reg_4051_pp0_iter7_reg;
        mul_6_6_reg_4051_pp0_iter9_reg <= mul_6_6_reg_4051_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1026 <= pad_img_q0;
        reg_1031 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1036 <= pad_img_q0;
        reg_1041 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1046 <= pad_img_q0;
        reg_1051 <= pad_img_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        reg_1068 <= grp_fu_1004_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln25_reg_2963_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        reg_1074 <= grp_fu_1009_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln25_reg_2963_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln25_reg_2963_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage23_11001) & (icmp_ln25_reg_2963_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage7_11001) & (icmp_ln25_reg_2963_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_1079 <= grp_fu_1009_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (icmp_ln25_reg_2963_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (icmp_ln25_reg_2963_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (icmp_ln25_reg_2963_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage23_11001) & (icmp_ln25_reg_2963_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage3_11001) & (icmp_ln25_reg_2963_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1085 <= grp_fu_1004_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln25_reg_2963_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln25_reg_2963_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((icmp_ln25_reg_2963_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln25_reg_2963_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_1091 <= grp_fu_1009_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln25_reg_2963_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln25_reg_2963_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln25_reg_2963_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln25_reg_2963_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((icmp_ln25_reg_2963_pp0_iter4_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)))) begin
        reg_1097 <= grp_fu_1004_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln25_reg_2963_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln25_reg_2963_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln25_reg_2963_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln25_reg_2963_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)))) begin
        reg_1103 <= grp_fu_1009_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln25_reg_2963_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln25_reg_2963_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (icmp_ln25_reg_2963_pp0_iter6_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln25_reg_2963_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((icmp_ln25_reg_2963_pp0_iter6_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        reg_1109 <= grp_fu_1004_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln25_reg_2963_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln25_reg_2963_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (icmp_ln25_reg_2963_pp0_iter7_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln25_reg_2963_pp0_iter7_reg == 1'd0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)))) begin
        reg_1115 <= grp_fu_1009_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln25_reg_2963_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln25_reg_2963_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln25_reg_2963_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln25_reg_2963_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln25_reg_2963_pp0_iter8_reg == 1'd0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        reg_1121 <= grp_fu_1004_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln25_reg_2963_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln25_reg_2963_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln25_reg_2963_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln25_reg_2963_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln25_reg_2963_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_1127 <= grp_fu_1009_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        select_ln25_5_reg_3019 <= select_ln25_5_fu_1236_p3;
        select_ln28_8_reg_3045 <= select_ln28_8_fu_1284_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        select_ln33_5_reg_3180 <= select_ln33_5_fu_1595_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        select_ln8_reg_4056 <= select_ln8_fu_2892_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        tmp_13_reg_3280 <= tmp_13_fu_1770_p6;
        tmp_14_reg_3285 <= tmp_14_fu_1783_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        tmp_15_reg_3310 <= tmp_15_fu_1814_p6;
        tmp_16_reg_3315 <= tmp_16_fu_1827_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        tmp_17_reg_3340 <= tmp_17_fu_1858_p6;
        tmp_18_reg_3345 <= tmp_18_fu_1871_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_1_reg_3145 <= tmp_1_fu_1544_p6;
        tmp_s_reg_3140 <= tmp_s_fu_1531_p6;
        zext_ln49_28_reg_3150[4 : 0] <= zext_ln49_28_fu_1562_p1[4 : 0];
        zext_ln49_36_reg_3165[4 : 0] <= zext_ln49_36_fu_1581_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        tmp_21_reg_3409 <= tmp_21_fu_1976_p6;
        tmp_22_reg_3414 <= tmp_22_fu_1989_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        tmp_23_reg_3439 <= tmp_23_fu_2020_p6;
        tmp_24_reg_3444 <= tmp_24_fu_2033_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        tmp_27_reg_3509 <= tmp_27_fu_2137_p6;
        tmp_28_reg_3514 <= tmp_28_fu_2150_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        tmp_29_reg_3539 <= tmp_29_fu_2181_p6;
        tmp_30_reg_3544 <= tmp_30_fu_2194_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        tmp_35_reg_3650 <= tmp_35_fu_2348_p6;
        tmp_36_reg_3655 <= tmp_36_fu_2361_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        tmp_41_reg_3756 <= tmp_41_fu_2510_p6;
        tmp_42_reg_3761 <= tmp_42_fu_2523_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        tmp_45_reg_3871 <= tmp_45_fu_2673_p6;
        tmp_46_reg_3876 <= tmp_46_fu_2686_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        tmp_47_reg_3901 <= tmp_47_fu_2707_p6;
        tmp_48_reg_3906 <= tmp_48_fu_2720_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        tmp_49_reg_3931 <= tmp_49_fu_2741_p6;
        tmp_50_reg_3936 <= tmp_50_fu_2754_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_51_reg_3966 <= tmp_51_fu_2781_p6;
        tmp_52_reg_3971 <= tmp_52_fu_2794_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_53_reg_3991 <= tmp_53_fu_2811_p6;
        tmp_54_reg_3996 <= tmp_54_fu_2824_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_55_reg_4011 <= tmp_55_fu_2837_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        tmp_reg_2953 <= tmp_fu_1133_p6;
    end
end

always @ (*) begin
    if ((icmp_ln25_reg_2963 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state4 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state267) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_c_phi_fu_975_p4 = select_ln28_8_reg_3045;
    end else begin
        ap_phi_mux_c_phi_fu_975_p4 = c_reg_971;
    end
end

always @ (*) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten43_phi_fu_941_p4 = select_ln28_9_reg_3941;
    end else begin
        ap_phi_mux_indvar_flatten43_phi_fu_941_p4 = indvar_flatten43_reg_937;
    end
end

always @ (*) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten95_phi_fu_930_p4 = add_ln25_1_reg_2958;
    end else begin
        ap_phi_mux_indvar_flatten95_phi_fu_930_p4 = indvar_flatten95_reg_926;
    end
end

always @ (*) begin
    if (((icmp_ln25_reg_2963 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_952_p4 = select_ln33_6_reg_3846;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_952_p4 = indvar_flatten_reg_948;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_pc_phi_fu_997_p4 = add_ln36_reg_3841;
    end else begin
        ap_phi_mux_pc_phi_fu_997_p4 = pc_reg_993;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_pr_phi_fu_986_p4 = select_ln33_5_reg_3180;
    end else begin
        ap_phi_mux_pr_phi_fu_986_p4 = pr_reg_982;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (icmp_ln25_reg_2963_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_mux_r_phi_fu_963_p4 = select_ln25_5_reg_3019;
    end else begin
        ap_phi_mux_r_phi_fu_963_p4 = r_reg_959;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state267)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln25_reg_2963_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        conv_to_pool_stream_V_blk_n = conv_to_pool_stream_V_full_n;
    end else begin
        conv_to_pool_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln25_reg_2963_pp0_iter10_reg == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        conv_to_pool_stream_V_write = 1'b1;
    end else begin
        conv_to_pool_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1004_ce = 1'b1;
    end else begin
        grp_fu_1004_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17)))) begin
        grp_fu_1004_p0 = reg_1121;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1004_p0 = reg_1115;
    end else if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16)))) begin
        grp_fu_1004_p0 = reg_1109;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1004_p0 = reg_1103;
    end else if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15)))) begin
        grp_fu_1004_p0 = reg_1097;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1004_p0 = reg_1091;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1004_p0 = reg_1085;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1004_p0 = reg_1079;
    end else if ((((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1004_p0 = reg_1068;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1004_p0 = mul_reg_3290;
    end else begin
        grp_fu_1004_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1004_p1 = mul_6_2_reg_4031_pp0_iter9_reg;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1004_p1 = mul_6_1_reg_4026_pp0_iter8_reg;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_1004_p1 = mul_6_reg_4021_pp0_iter8_reg;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1004_p1 = mul_5_6_reg_4006_pp0_iter8_reg;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1004_p1 = mul_5_5_reg_4001_pp0_iter8_reg;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1004_p1 = mul_4_6_reg_3921_pp0_iter6_reg;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1004_p1 = mul_4_5_reg_3896_pp0_iter6_reg;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_1004_p1 = mul_4_4_reg_3891_pp0_iter5_reg;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1004_p1 = mul_4_3_reg_3866_pp0_iter5_reg;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1004_p1 = mul_4_2_reg_3861_pp0_iter5_reg;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1004_p1 = mul_3_3_reg_3716_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1004_p1 = mul_3_2_reg_3681_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_1004_p1 = mul_3_1_reg_3676_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1004_p1 = mul_3_reg_3645_pp0_iter3_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1004_p1 = mul_2_6_reg_3640_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1004_p1 = mul_2_reg_3529_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_1004_p1 = mul_1_6_reg_3504_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_1004_p1 = mul_1_5_reg_3499_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1004_p1 = mul_1_4_reg_3474_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1004_p1 = mul_1_3_reg_3469_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1004_p1 = mul_0_4_reg_3369;
    end else if (((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1004_p1 = mul_0_3_reg_3325;
    end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1004_p1 = mul_0_2_reg_3320;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1004_p1 = mul_0_1_reg_3295;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1004_p1 = 32'd0;
    end else begin
        grp_fu_1004_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1009_ce = 1'b1;
    end else begin
        grp_fu_1009_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1009_p0 = reg_1127;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1009_p0 = reg_1121;
    end else if ((((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21)))) begin
        grp_fu_1009_p0 = reg_1115;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1009_p0 = reg_1109;
    end else if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1009_p0 = reg_1103;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1009_p0 = reg_1097;
    end else if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_1009_p0 = reg_1091;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)))) begin
        grp_fu_1009_p0 = reg_1079;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1009_p0 = reg_1085;
    end else if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1009_p0 = reg_1074;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1009_p0 = reg_1068;
    end else begin
        grp_fu_1009_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_1009_p1 = tmp_reg_2953;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1009_p1 = mul_6_6_reg_4051_pp0_iter9_reg;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_1009_p1 = mul_6_5_reg_4046_pp0_iter9_reg;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_1009_p1 = mul_6_4_reg_4041_pp0_iter9_reg;
    end else if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_1009_p1 = mul_6_3_reg_4036_pp0_iter9_reg;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_1009_p1 = mul_5_4_reg_3986_pp0_iter8_reg;
    end else if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1009_p1 = mul_5_3_reg_3981_pp0_iter7_reg;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_1009_p1 = mul_5_2_reg_3961_pp0_iter7_reg;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_1009_p1 = mul_5_1_reg_3956_pp0_iter7_reg;
    end else if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_1009_p1 = mul_5_reg_3926_pp0_iter6_reg;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_1009_p1 = mul_4_1_reg_3826_pp0_iter5_reg;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1009_p1 = mul_4_reg_3821_pp0_iter5_reg;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_1009_p1 = mul_3_6_reg_3751_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_1009_p1 = mul_3_5_reg_3746_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_1009_p1 = mul_3_4_reg_3721_pp0_iter4_reg;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_1009_p1 = mul_2_5_reg_3615_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_1009_p1 = mul_2_4_reg_3610_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_1009_p1 = mul_2_3_reg_3576_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_1009_p1 = mul_2_2_reg_3571_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_1009_p1 = mul_2_1_reg_3534_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1009_p1 = mul_1_2_reg_3434_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_1009_p1 = mul_1_1_reg_3429_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_1009_p1 = mul_1_reg_3404_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_1009_p1 = mul_0_6_reg_3399_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_1009_p1 = mul_0_5_reg_3374;
    end else begin
        grp_fu_1009_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1013_ce = 1'b1;
    end else begin
        grp_fu_1013_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1013_p0 = tmp_55_reg_4011;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1013_p0 = tmp_53_reg_3991;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1013_p0 = tmp_51_reg_3966;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1013_p0 = tmp_49_reg_3931;
    end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_47_reg_3901;
    end else if (((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_45_reg_3871;
    end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_43_reg_3831;
    end else if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_41_reg_3756;
    end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_39_reg_3726;
    end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_37_reg_3686;
    end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_35_reg_3650;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_33_reg_3620;
    end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_31_reg_3581;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_29_reg_3539;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_27_reg_3509;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_25_reg_3479;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_23_reg_3439;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_21_reg_3409;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_19_reg_3379;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_17_reg_3340;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_15_reg_3310;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_13_reg_3280;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_11_reg_3245;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_2_reg_3185;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1013_p0 = tmp_s_reg_3140;
    end else begin
        grp_fu_1013_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_1013_p1 = pad_img_load_48_reg_4016;
    end else if ((((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1013_p1 = reg_1056;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1013_p1 = reg_1046;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1013_p1 = reg_1036;
    end else if ((((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1013_p1 = reg_1026;
    end else begin
        grp_fu_1013_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_1017_ce = 1'b1;
    end else begin
        grp_fu_1017_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_1017_p0 = tmp_54_reg_3996;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_1017_p0 = tmp_52_reg_3971;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1017_p0 = tmp_50_reg_3936;
    end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_48_reg_3906;
    end else if (((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_46_reg_3876;
    end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_44_reg_3836;
    end else if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_42_reg_3761;
    end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_40_reg_3731;
    end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_38_reg_3691;
    end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_36_reg_3655;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_34_reg_3625;
    end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_32_reg_3586;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_30_reg_3544;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_28_reg_3514;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_26_reg_3484;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_24_reg_3444;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_22_reg_3414;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_20_reg_3384;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_18_reg_3345;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_16_reg_3315;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_14_reg_3285;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_12_reg_3250;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_3_reg_3190;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        grp_fu_1017_p0 = tmp_1_reg_3145;
    end else begin
        grp_fu_1017_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_1017_p1 = reg_1062;
    end else if ((((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_1017_p1 = reg_1051;
    end else if ((((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_1017_p1 = reg_1041;
    end else if ((((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        grp_fu_1017_p1 = reg_1031;
    end else begin
        grp_fu_1017_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        grp_fu_1021_ce = 1'b1;
    end else begin
        grp_fu_1021_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        pad_img_address0 = zext_ln49_67_fu_2807_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pad_img_address0 = zext_ln49_59_fu_2777_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_35_fu_2733_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_19_fu_2699_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_58_fu_2665_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_42_fu_2586_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_26_fu_2496_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_65_fu_2461_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_49_fu_2383_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_33_fu_2334_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_17_fu_2289_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_56_fu_2220_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_40_fu_2167_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_24_fu_2123_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_63_fu_2088_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_47_fu_2006_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_31_fu_1962_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_15_fu_1917_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_54_fu_1844_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_38_fu_1800_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_22_fu_1756_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_61_fu_1747_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_45_fu_1644_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_29_fu_1571_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address0 = zext_ln49_13_fu_1506_p1;
    end else begin
        pad_img_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pad_img_address1 = zext_ln49_51_fu_2773_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_43_fu_2737_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_27_fu_2703_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_66_fu_2669_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_50_fu_2600_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_34_fu_2505_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_18_fu_2452_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_57_fu_2392_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_41_fu_2343_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_25_fu_2299_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_64_fu_2229_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_48_fu_2176_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_32_fu_2132_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_16_fu_2079_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_55_fu_2015_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_39_fu_1971_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_23_fu_1927_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_62_fu_1853_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_46_fu_1809_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_30_fu_1765_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_14_fu_1708_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_53_fu_1664_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_37_fu_1590_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        pad_img_address1 = zext_ln49_21_fu_1526_p1;
    end else begin
        pad_img_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        pad_img_ce0 = 1'b1;
    end else begin
        pad_img_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        pad_img_ce1 = 1'b1;
    end else begin
        pad_img_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((~((icmp_ln25_reg_2963 == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((icmp_ln25_reg_2963 == 1'd1) & (1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state267;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((~((ap_enable_reg_pp0_iter9 == 1'b0) & (1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) & (1'b0 == ap_block_pp0_stage14_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else if (((ap_enable_reg_pp0_iter9 == 1'b0) & (1'b0 == ap_block_pp0_stage14_subdone) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
                ap_NS_fsm = ap_ST_fsm_state267;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_state267 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln25_1_fu_1147_p2 = (ap_phi_mux_indvar_flatten95_phi_fu_930_p4 + 10'd1);

assign add_ln25_fu_1205_p2 = (ap_phi_mux_r_phi_fu_963_p4 + 5'd2);

assign add_ln28_1_fu_1189_p2 = (ap_phi_mux_indvar_flatten43_phi_fu_941_p4 + 7'd1);

assign add_ln28_fu_1243_p2 = (select_ln25_fu_1211_p3 + 5'd2);

assign add_ln33_1_fu_2210_p2 = (zext_ln33_2_fu_2207_p1 + 6'd4);

assign add_ln33_2_fu_2374_p2 = (zext_ln33_2_reg_3549 + 6'd5);

assign add_ln33_3_fu_2536_p2 = (zext_ln33_2_reg_3549 + 6'd6);

assign add_ln33_4_fu_1183_p2 = (ap_phi_mux_indvar_flatten_phi_fu_952_p4 + 4'd1);

assign add_ln33_fu_1291_p2 = (select_ln28_fu_1253_p3 + 2'd1);

assign add_ln36_fu_2654_p2 = (select_ln33_reg_3055 + 2'd1);

assign add_ln49_10_fu_1353_p2 = (add_ln49_1_reg_3012 + 5'd3);

assign add_ln49_11_fu_1358_p2 = (r_reg_959 + 5'd3);

assign add_ln49_12_fu_1371_p2 = (r_reg_959 + 5'd4);

assign add_ln49_13_fu_1384_p2 = (r_reg_959 + 5'd5);

assign add_ln49_14_fu_1397_p2 = (select_ln25_5_reg_3019 + 5'd1);

assign add_ln49_15_fu_1409_p2 = (select_ln25_5_reg_3019 + 5'd2);

assign add_ln49_16_fu_1421_p2 = (select_ln25_5_reg_3019 + 5'd3);

assign add_ln49_17_fu_1319_p2 = (zext_ln33_1_fu_1315_p1 + select_ln25_5_fu_1236_p3);

assign add_ln49_18_fu_1455_p2 = (zext_ln49_fu_1440_p1 + zext_ln49_1_fu_1451_p1);

assign add_ln49_19_fu_1461_p2 = (add_ln49_17_reg_3060 + 5'd1);

assign add_ln49_1_fu_1199_p2 = (zext_ln33_fu_1195_p1 + ap_phi_mux_r_phi_fu_963_p4);

assign add_ln49_20_fu_1697_p2 = (zext_ln49_2_fu_1682_p1 + zext_ln49_3_fu_1693_p1);

assign add_ln49_21_fu_1473_p2 = (add_ln49_17_reg_3060 + 5'd2);

assign add_ln49_22_fu_1906_p2 = (zext_ln49_4_fu_1891_p1 + zext_ln49_5_fu_1902_p1);

assign add_ln49_23_fu_1485_p2 = (add_ln49_17_reg_3060 + 5'd3);

assign add_ln49_24_fu_2068_p2 = (zext_ln49_6_fu_2053_p1 + zext_ln49_7_fu_2064_p1);

assign add_ln49_25_fu_2278_p2 = (tmp_59_fu_2260_p3 + zext_ln49_9_fu_2274_p1);

assign add_ln49_26_fu_2441_p2 = (tmp_61_fu_2423_p3 + zext_ln49_10_fu_2437_p1);

assign add_ln49_27_fu_2561_p2 = (tmp_63_fu_2541_p3 + zext_ln49_11_fu_2557_p1);

assign add_ln49_28_fu_1500_p2 = (add_ln49_18_fu_1455_p2 + zext_ln49_12_fu_1497_p1);

assign add_ln49_29_fu_1703_p2 = (add_ln49_20_fu_1697_p2 + zext_ln49_12_reg_3110);

assign add_ln49_2_fu_1511_p2 = (add_ln49_reg_3074 + 5'd1);

assign add_ln49_30_fu_1912_p2 = (add_ln49_22_fu_1906_p2 + zext_ln49_12_reg_3110);

assign add_ln49_31_fu_2074_p2 = (add_ln49_24_fu_2068_p2 + zext_ln49_12_reg_3110);

assign add_ln49_32_fu_2284_p2 = (add_ln49_25_fu_2278_p2 + zext_ln49_12_reg_3110);

assign add_ln49_33_fu_2447_p2 = (add_ln49_26_fu_2441_p2 + zext_ln49_12_reg_3110);

assign add_ln49_34_fu_2567_p2 = (add_ln49_27_fu_2561_p2 + zext_ln49_12_reg_3110);

assign add_ln49_35_fu_1520_p2 = (add_ln49_18_fu_1455_p2 + zext_ln49_20_fu_1516_p1);

assign add_ln49_36_fu_1752_p2 = (add_ln49_20_reg_3230 + zext_ln49_20_reg_3125);

assign add_ln49_37_fu_1922_p2 = (add_ln49_22_fu_1906_p2 + zext_ln49_20_reg_3125);

assign add_ln49_38_fu_2119_p2 = (add_ln49_24_reg_3449 + zext_ln49_20_reg_3125);

assign add_ln49_39_fu_2294_p2 = (add_ln49_25_fu_2278_p2 + zext_ln49_20_reg_3125);

assign add_ln49_3_fu_1557_p2 = (add_ln49_reg_3074 + 5'd2);

assign add_ln49_40_fu_2492_p2 = (add_ln49_26_reg_3696 + zext_ln49_20_reg_3125);

assign add_ln49_41_fu_2572_p2 = (add_ln49_27_fu_2561_p2 + zext_ln49_20_reg_3125);

assign add_ln49_42_fu_1566_p2 = (add_ln49_18_reg_3083 + zext_ln49_28_fu_1562_p1);

assign add_ln49_43_fu_1761_p2 = (add_ln49_20_reg_3230 + zext_ln49_28_reg_3150);

assign add_ln49_44_fu_1958_p2 = (add_ln49_22_reg_3350 + zext_ln49_28_reg_3150);

assign add_ln49_45_fu_2128_p2 = (add_ln49_24_reg_3449 + zext_ln49_28_reg_3150);

assign add_ln49_46_fu_2330_p2 = (add_ln49_25_reg_3591 + zext_ln49_28_reg_3150);

assign add_ln49_47_fu_2501_p2 = (add_ln49_26_reg_3696 + zext_ln49_28_reg_3150);

assign add_ln49_48_fu_2577_p2 = (add_ln49_27_fu_2561_p2 + zext_ln49_28_reg_3150);

assign add_ln49_49_fu_1585_p2 = (add_ln49_18_reg_3083 + zext_ln49_36_fu_1581_p1);

assign add_ln49_4_fu_1576_p2 = (add_ln49_reg_3074 + 5'd3);

assign add_ln49_50_fu_1796_p2 = (add_ln49_20_reg_3230 + zext_ln49_36_reg_3165);

assign add_ln49_51_fu_1967_p2 = (add_ln49_22_reg_3350 + zext_ln49_36_reg_3165);

assign add_ln49_52_fu_2163_p2 = (add_ln49_24_reg_3449 + zext_ln49_36_reg_3165);

assign add_ln49_53_fu_2339_p2 = (add_ln49_25_reg_3591 + zext_ln49_36_reg_3165);

assign add_ln49_54_fu_2582_p2 = (add_ln49_26_reg_3696 + zext_ln49_36_reg_3165);

assign add_ln49_55_fu_2591_p2 = (add_ln49_27_fu_2561_p2 + zext_ln49_36_reg_3165);

assign add_ln49_56_fu_1639_p2 = (add_ln49_18_reg_3083 + zext_ln49_44_fu_1635_p1);

assign add_ln49_57_fu_1805_p2 = (add_ln49_20_reg_3230 + zext_ln49_44_reg_3195);

assign add_ln49_58_fu_2002_p2 = (add_ln49_22_reg_3350 + zext_ln49_44_reg_3195);

assign add_ln49_59_fu_2172_p2 = (add_ln49_24_reg_3449 + zext_ln49_44_reg_3195);

assign add_ln49_5_fu_1629_p2 = (zext_ln49_8_fu_1600_p1 + 6'd4);

assign add_ln49_60_fu_2379_p2 = (add_ln49_25_reg_3591 + zext_ln49_44_reg_3195);

assign add_ln49_61_fu_2596_p2 = (add_ln49_26_reg_3696 + zext_ln49_44_reg_3195);

assign add_ln49_62_fu_2605_p2 = (add_ln49_27_fu_2561_p2 + zext_ln49_44_reg_3195);

assign add_ln49_63_fu_1659_p2 = (add_ln49_18_reg_3083 + zext_ln49_52_fu_1655_p1);

assign add_ln49_64_fu_1840_p2 = (add_ln49_20_reg_3230 + zext_ln49_52_reg_3210);

assign add_ln49_65_fu_2011_p2 = (add_ln49_22_reg_3350 + zext_ln49_52_reg_3210);

assign add_ln49_66_fu_2216_p2 = (add_ln49_24_reg_3449 + zext_ln49_52_reg_3210);

assign add_ln49_67_fu_2388_p2 = (add_ln49_25_reg_3591 + zext_ln49_52_reg_3210);

assign add_ln49_68_fu_2610_p2 = (add_ln49_26_reg_3696 + zext_ln49_52_reg_3210);

assign add_ln49_69_fu_2614_p2 = (add_ln49_27_fu_2561_p2 + zext_ln49_52_reg_3210);

assign add_ln49_6_fu_1649_p2 = (zext_ln49_8_fu_1600_p1 + 6'd5);

assign add_ln49_70_fu_1742_p2 = (add_ln49_18_reg_3083 + zext_ln49_60_fu_1739_p1);

assign add_ln49_71_fu_1849_p2 = (add_ln49_20_reg_3230 + zext_ln49_60_reg_3255);

assign add_ln49_72_fu_2084_p2 = (add_ln49_22_reg_3350 + zext_ln49_60_reg_3255);

assign add_ln49_73_fu_2225_p2 = (add_ln49_24_reg_3449 + zext_ln49_60_reg_3255);

assign add_ln49_74_fu_2457_p2 = (add_ln49_25_reg_3591 + zext_ln49_60_reg_3255);

assign add_ln49_75_fu_2619_p2 = (add_ln49_26_reg_3696 + zext_ln49_60_reg_3255);

assign add_ln49_76_fu_2623_p2 = (add_ln49_27_fu_2561_p2 + zext_ln49_60_reg_3255);

assign add_ln49_7_fu_1669_p2 = (zext_ln49_8_fu_1600_p1 + 6'd6);

assign add_ln49_8_fu_1343_p2 = (add_ln49_1_reg_3012 + 5'd1);

assign add_ln49_9_fu_1348_p2 = (add_ln49_1_reg_3012 + 5'd2);

assign add_ln49_fu_1337_p2 = (pc_cast_fu_1333_p1 + select_ln28_8_fu_1284_p3);

assign and_ln25_1_fu_1177_p2 = (xor_ln25_fu_1165_p2 & icmp_ln33_fu_1171_p2);

assign and_ln25_fu_1231_p2 = (xor_ln25_reg_2981 & icmp_ln36_fu_1225_p2);

assign and_ln28_fu_1278_p2 = (or_ln28_7_fu_1273_p2 & and_ln25_fu_1231_p2);

assign and_ln7_fu_2886_p2 = (or_ln7_fu_2880_p2 & grp_fu_1021_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state267 = ap_CS_fsm[32'd26];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage14_01001 = ((icmp_ln25_reg_2963_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (conv_to_pool_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage14_11001 = ((icmp_ln25_reg_2963_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (conv_to_pool_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage14_subdone = ((icmp_ln25_reg_2963_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (conv_to_pool_stream_V_full_n == 1'b0));
end

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp0_stage23_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage24_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp0_stage8_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp0_stage9_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp0_stage10_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state113_pp0_stage11_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state114_pp0_stage12_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp0_stage13_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp0_stage14_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state117_pp0_stage15_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state118_pp0_stage16_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state119_pp0_stage17_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state120_pp0_stage18_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state121_pp0_stage19_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state122_pp0_stage20_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state123_pp0_stage21_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state124_pp0_stage22_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state125_pp0_stage23_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state126_pp0_stage24_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state127_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state128_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state129_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state130_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state131_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state132_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state133_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state134_pp0_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state135_pp0_stage8_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state136_pp0_stage9_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state137_pp0_stage10_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state138_pp0_stage11_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state139_pp0_stage12_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state140_pp0_stage13_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state141_pp0_stage14_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state142_pp0_stage15_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state143_pp0_stage16_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state144_pp0_stage17_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state145_pp0_stage18_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state146_pp0_stage19_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state147_pp0_stage20_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state148_pp0_stage21_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state149_pp0_stage22_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state150_pp0_stage23_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state151_pp0_stage24_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state152_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state153_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state154_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state155_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state156_pp0_stage4_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state157_pp0_stage5_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state158_pp0_stage6_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state159_pp0_stage7_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state160_pp0_stage8_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state161_pp0_stage9_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state162_pp0_stage10_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state163_pp0_stage11_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state164_pp0_stage12_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state165_pp0_stage13_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state166_pp0_stage14_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state167_pp0_stage15_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state168_pp0_stage16_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state169_pp0_stage17_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state170_pp0_stage18_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state171_pp0_stage19_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state172_pp0_stage20_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state173_pp0_stage21_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state174_pp0_stage22_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state175_pp0_stage23_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state176_pp0_stage24_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state177_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state178_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state179_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state180_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state181_pp0_stage4_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state182_pp0_stage5_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state183_pp0_stage6_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state184_pp0_stage7_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state185_pp0_stage8_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state186_pp0_stage9_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state187_pp0_stage10_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state188_pp0_stage11_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state189_pp0_stage12_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state190_pp0_stage13_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state191_pp0_stage14_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state192_pp0_stage15_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state193_pp0_stage16_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state194_pp0_stage17_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state195_pp0_stage18_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state196_pp0_stage19_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state197_pp0_stage20_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state198_pp0_stage21_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state199_pp0_stage22_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state200_pp0_stage23_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state201_pp0_stage24_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state202_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state203_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state204_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state205_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state206_pp0_stage4_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state207_pp0_stage5_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state208_pp0_stage6_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state209_pp0_stage7_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state210_pp0_stage8_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state211_pp0_stage9_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state212_pp0_stage10_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state213_pp0_stage11_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state214_pp0_stage12_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state215_pp0_stage13_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state216_pp0_stage14_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state217_pp0_stage15_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state218_pp0_stage16_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state219_pp0_stage17_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state220_pp0_stage18_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state221_pp0_stage19_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state222_pp0_stage20_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state223_pp0_stage21_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state224_pp0_stage22_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state225_pp0_stage23_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state226_pp0_stage24_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state227_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state228_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state229_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state230_pp0_stage3_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state231_pp0_stage4_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state232_pp0_stage5_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state233_pp0_stage6_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state234_pp0_stage7_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state235_pp0_stage8_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state236_pp0_stage9_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state237_pp0_stage10_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state238_pp0_stage11_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state239_pp0_stage12_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state240_pp0_stage13_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state241_pp0_stage14_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state242_pp0_stage15_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state243_pp0_stage16_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state244_pp0_stage17_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state245_pp0_stage18_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state246_pp0_stage19_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state247_pp0_stage20_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state248_pp0_stage21_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state249_pp0_stage22_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state250_pp0_stage23_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state251_pp0_stage24_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state252_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state253_pp0_stage1_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state254_pp0_stage2_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state255_pp0_stage3_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state256_pp0_stage4_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state257_pp0_stage5_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state258_pp0_stage6_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state259_pp0_stage7_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state260_pp0_stage8_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state261_pp0_stage9_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state262_pp0_stage10_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state263_pp0_stage11_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state264_pp0_stage12_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state265_pp0_stage13_iter10 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state266_pp0_stage14_iter10 = ((icmp_ln25_reg_2963_pp0_iter10_reg == 1'd0) & (conv_to_pool_stream_V_full_n == 1'b0));
end

assign ap_block_state26_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage19_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage20_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage21_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage22_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage23_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage24_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage14_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage15_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage16_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage17_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage18_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage19_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage20_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage21_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage22_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage23_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage24_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage9_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage10_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage11_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage12_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage13_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage14_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage15_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage16_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage17_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage18_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage19_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage20_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage21_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage22_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign bitcast_ln7_fu_2850_p1 = reg_1127;

assign conv_to_pool_stream_V_din = select_ln8_reg_4056;

assign icmp_ln25_fu_1153_p2 = ((ap_phi_mux_indvar_flatten95_phi_fu_930_p4 == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_1159_p2 = ((ap_phi_mux_indvar_flatten43_phi_fu_941_p4 == 7'd56) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_1171_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_952_p4 == 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln36_fu_1225_p2 = ((ap_phi_mux_pc_phi_fu_997_p4 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln7_1_fu_2874_p2 = ((trunc_ln7_fu_2864_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln7_fu_2868_p2 = ((tmp_56_fu_2854_p4 != 8'd255) ? 1'b1 : 1'b0);

assign or_ln28_7_fu_1273_p2 = (xor_ln28_fu_1268_p2 | icmp_ln28_reg_2967);

assign or_ln28_fu_1249_p2 = (icmp_ln28_reg_2967 | and_ln25_1_reg_2991);

assign or_ln33_1_fu_1302_p2 = (or_ln33_fu_1297_p2 | icmp_ln28_reg_2967);

assign or_ln33_fu_1297_p2 = (and_ln28_fu_1278_p2 | and_ln25_1_reg_2991);

assign or_ln7_fu_2880_p2 = (icmp_ln7_fu_2868_p2 | icmp_ln7_1_fu_2874_p2);

assign pc_cast_fu_1333_p1 = select_ln33_fu_1307_p3;

assign select_ln25_1_fu_1218_p3 = ((icmp_ln28_reg_2967[0:0] == 1'b1) ? add_ln25_fu_1205_p2 : add_ln49_1_fu_1199_p2);

assign select_ln25_2_fu_1364_p3 = ((icmp_ln28_reg_2967[0:0] == 1'b1) ? add_ln49_11_fu_1358_p2 : add_ln49_8_fu_1343_p2);

assign select_ln25_3_fu_1377_p3 = ((icmp_ln28_reg_2967[0:0] == 1'b1) ? add_ln49_12_fu_1371_p2 : add_ln49_9_fu_1348_p2);

assign select_ln25_4_fu_1390_p3 = ((icmp_ln28_reg_2967[0:0] == 1'b1) ? add_ln49_13_fu_1384_p2 : add_ln49_10_fu_1353_p2);

assign select_ln25_5_fu_1236_p3 = ((icmp_ln28_reg_2967[0:0] == 1'b1) ? add_ln25_fu_1205_p2 : ap_phi_mux_r_phi_fu_963_p4);

assign select_ln25_fu_1211_p3 = ((icmp_ln28_reg_2967[0:0] == 1'b1) ? 5'd0 : ap_phi_mux_c_phi_fu_975_p4);

assign select_ln28_4_fu_1261_p3 = ((and_ln25_1_reg_2991[0:0] == 1'b1) ? select_ln25_5_fu_1236_p3 : select_ln25_1_fu_1218_p3);

assign select_ln28_5_fu_1402_p3 = ((and_ln25_1_reg_2991[0:0] == 1'b1) ? add_ln49_14_fu_1397_p2 : select_ln25_2_fu_1364_p3);

assign select_ln28_6_fu_1414_p3 = ((and_ln25_1_reg_2991[0:0] == 1'b1) ? add_ln49_15_fu_1409_p2 : select_ln25_3_fu_1377_p3);

assign select_ln28_7_fu_1426_p3 = ((and_ln25_1_reg_2991[0:0] == 1'b1) ? add_ln49_16_fu_1421_p2 : select_ln25_4_fu_1390_p3);

assign select_ln28_8_fu_1284_p3 = ((and_ln25_1_reg_2991[0:0] == 1'b1) ? add_ln28_fu_1243_p2 : select_ln25_fu_1211_p3);

assign select_ln28_9_fu_2767_p3 = ((icmp_ln28_reg_2967[0:0] == 1'b1) ? 7'd1 : add_ln28_1_reg_3007);

assign select_ln28_fu_1253_p3 = ((or_ln28_fu_1249_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_pr_phi_fu_986_p4);

assign select_ln33_1_fu_1325_p3 = ((and_ln28_fu_1278_p2[0:0] == 1'b1) ? add_ln49_17_fu_1319_p2 : select_ln28_4_fu_1261_p3);

assign select_ln33_2_fu_1466_p3 = ((and_ln28_reg_3037[0:0] == 1'b1) ? add_ln49_19_fu_1461_p2 : select_ln28_5_fu_1402_p3);

assign select_ln33_3_fu_1478_p3 = ((and_ln28_reg_3037[0:0] == 1'b1) ? add_ln49_21_fu_1473_p2 : select_ln28_6_fu_1414_p3);

assign select_ln33_4_fu_1490_p3 = ((and_ln28_reg_3037[0:0] == 1'b1) ? add_ln49_23_fu_1485_p2 : select_ln28_7_fu_1426_p3);

assign select_ln33_5_fu_1595_p3 = ((and_ln28_reg_3037[0:0] == 1'b1) ? add_ln33_reg_3050 : select_ln28_reg_3032);

assign select_ln33_6_fu_2659_p3 = ((or_ln28_reg_3027[0:0] == 1'b1) ? 4'd1 : add_ln33_4_reg_3002);

assign select_ln33_fu_1307_p3 = ((or_ln33_1_fu_1302_p2[0:0] == 1'b1) ? 2'd0 : ap_phi_mux_pc_phi_fu_997_p4);

assign select_ln8_fu_2892_p3 = ((and_ln7_fu_2886_p2[0:0] == 1'b1) ? reg_1127 : 32'd0);

assign tmp_10_fu_2046_p3 = {{select_ln33_4_reg_3104}, {5'd0}};

assign tmp_4_fu_1433_p3 = {{select_ln33_1_reg_3067}, {5'd0}};

assign tmp_56_fu_2854_p4 = {{bitcast_ln7_fu_2850_p1[30:23]}};

assign tmp_58_fu_2057_p3 = {{select_ln33_4_reg_3104}, {1'd0}};

assign tmp_59_fu_2260_p3 = {{add_ln33_1_reg_3555}, {5'd0}};

assign tmp_5_fu_1444_p3 = {{select_ln33_1_reg_3067}, {1'd0}};

assign tmp_60_fu_2267_p3 = {{add_ln33_1_reg_3555}, {1'd0}};

assign tmp_61_fu_2423_p3 = {{add_ln33_2_reg_3660}, {5'd0}};

assign tmp_62_fu_2430_p3 = {{add_ln33_2_reg_3660}, {1'd0}};

assign tmp_63_fu_2541_p3 = {{add_ln33_3_fu_2536_p2}, {5'd0}};

assign tmp_64_fu_2549_p3 = {{add_ln33_3_fu_2536_p2}, {1'd0}};

assign tmp_6_fu_1675_p3 = {{select_ln33_2_reg_3092}, {5'd0}};

assign tmp_7_fu_1686_p3 = {{select_ln33_2_reg_3092}, {1'd0}};

assign tmp_8_fu_1884_p3 = {{select_ln33_3_reg_3098}, {5'd0}};

assign tmp_9_fu_1895_p3 = {{select_ln33_3_reg_3098}, {1'd0}};

assign trunc_ln7_fu_2864_p1 = bitcast_ln7_fu_2850_p1[22:0];

assign xor_ln25_fu_1165_p2 = (icmp_ln28_fu_1159_p2 ^ 1'd1);

assign xor_ln28_fu_1268_p2 = (icmp_ln33_reg_2986 ^ 1'd1);

assign zext_ln33_1_fu_1315_p1 = add_ln33_fu_1291_p2;

assign zext_ln33_2_fu_2207_p1 = select_ln33_1_reg_3067;

assign zext_ln33_fu_1195_p1 = ap_phi_mux_pr_phi_fu_986_p4;

assign zext_ln49_10_fu_2437_p1 = tmp_62_fu_2430_p3;

assign zext_ln49_11_fu_2557_p1 = tmp_64_fu_2549_p3;

assign zext_ln49_12_fu_1497_p1 = add_ln49_reg_3074;

assign zext_ln49_13_fu_1506_p1 = add_ln49_28_fu_1500_p2;

assign zext_ln49_14_fu_1708_p1 = add_ln49_29_fu_1703_p2;

assign zext_ln49_15_fu_1917_p1 = add_ln49_30_fu_1912_p2;

assign zext_ln49_16_fu_2079_p1 = add_ln49_31_fu_2074_p2;

assign zext_ln49_17_fu_2289_p1 = add_ln49_32_fu_2284_p2;

assign zext_ln49_18_fu_2452_p1 = add_ln49_33_fu_2447_p2;

assign zext_ln49_19_fu_2699_p1 = add_ln49_34_reg_3766;

assign zext_ln49_1_fu_1451_p1 = tmp_5_fu_1444_p3;

assign zext_ln49_20_fu_1516_p1 = add_ln49_2_fu_1511_p2;

assign zext_ln49_21_fu_1526_p1 = add_ln49_35_fu_1520_p2;

assign zext_ln49_22_fu_1756_p1 = add_ln49_36_fu_1752_p2;

assign zext_ln49_23_fu_1927_p1 = add_ln49_37_fu_1922_p2;

assign zext_ln49_24_fu_2123_p1 = add_ln49_38_fu_2119_p2;

assign zext_ln49_25_fu_2299_p1 = add_ln49_39_fu_2294_p2;

assign zext_ln49_26_fu_2496_p1 = add_ln49_40_fu_2492_p2;

assign zext_ln49_27_fu_2703_p1 = add_ln49_41_reg_3771;

assign zext_ln49_28_fu_1562_p1 = add_ln49_3_fu_1557_p2;

assign zext_ln49_29_fu_1571_p1 = add_ln49_42_fu_1566_p2;

assign zext_ln49_2_fu_1682_p1 = tmp_6_fu_1675_p3;

assign zext_ln49_30_fu_1765_p1 = add_ln49_43_fu_1761_p2;

assign zext_ln49_31_fu_1962_p1 = add_ln49_44_fu_1958_p2;

assign zext_ln49_32_fu_2132_p1 = add_ln49_45_fu_2128_p2;

assign zext_ln49_33_fu_2334_p1 = add_ln49_46_fu_2330_p2;

assign zext_ln49_34_fu_2505_p1 = add_ln49_47_fu_2501_p2;

assign zext_ln49_35_fu_2733_p1 = add_ln49_48_reg_3776;

assign zext_ln49_36_fu_1581_p1 = add_ln49_4_fu_1576_p2;

assign zext_ln49_37_fu_1590_p1 = add_ln49_49_fu_1585_p2;

assign zext_ln49_38_fu_1800_p1 = add_ln49_50_fu_1796_p2;

assign zext_ln49_39_fu_1971_p1 = add_ln49_51_fu_1967_p2;

assign zext_ln49_3_fu_1693_p1 = tmp_7_fu_1686_p3;

assign zext_ln49_40_fu_2167_p1 = add_ln49_52_fu_2163_p2;

assign zext_ln49_41_fu_2343_p1 = add_ln49_53_fu_2339_p2;

assign zext_ln49_42_fu_2586_p1 = add_ln49_54_fu_2582_p2;

assign zext_ln49_43_fu_2737_p1 = add_ln49_55_reg_3786;

assign zext_ln49_44_fu_1635_p1 = add_ln49_5_fu_1629_p2;

assign zext_ln49_45_fu_1644_p1 = add_ln49_56_fu_1639_p2;

assign zext_ln49_46_fu_1809_p1 = add_ln49_57_fu_1805_p2;

assign zext_ln49_47_fu_2006_p1 = add_ln49_58_fu_2002_p2;

assign zext_ln49_48_fu_2176_p1 = add_ln49_59_fu_2172_p2;

assign zext_ln49_49_fu_2383_p1 = add_ln49_60_fu_2379_p2;

assign zext_ln49_4_fu_1891_p1 = tmp_8_fu_1884_p3;

assign zext_ln49_50_fu_2600_p1 = add_ln49_61_fu_2596_p2;

assign zext_ln49_51_fu_2773_p1 = add_ln49_62_reg_3796;

assign zext_ln49_52_fu_1655_p1 = add_ln49_6_fu_1649_p2;

assign zext_ln49_53_fu_1664_p1 = add_ln49_63_fu_1659_p2;

assign zext_ln49_54_fu_1844_p1 = add_ln49_64_fu_1840_p2;

assign zext_ln49_55_fu_2015_p1 = add_ln49_65_fu_2011_p2;

assign zext_ln49_56_fu_2220_p1 = add_ln49_66_fu_2216_p2;

assign zext_ln49_57_fu_2392_p1 = add_ln49_67_fu_2388_p2;

assign zext_ln49_58_fu_2665_p1 = add_ln49_68_reg_3801;

assign zext_ln49_59_fu_2777_p1 = add_ln49_69_reg_3806;

assign zext_ln49_5_fu_1902_p1 = tmp_9_fu_1895_p3;

assign zext_ln49_60_fu_1739_p1 = add_ln49_7_reg_3225;

assign zext_ln49_61_fu_1747_p1 = add_ln49_70_fu_1742_p2;

assign zext_ln49_62_fu_1853_p1 = add_ln49_71_fu_1849_p2;

assign zext_ln49_63_fu_2088_p1 = add_ln49_72_fu_2084_p2;

assign zext_ln49_64_fu_2229_p1 = add_ln49_73_fu_2225_p2;

assign zext_ln49_65_fu_2461_p1 = add_ln49_74_fu_2457_p2;

assign zext_ln49_66_fu_2669_p1 = add_ln49_75_reg_3811;

assign zext_ln49_67_fu_2807_p1 = add_ln49_76_reg_3816;

assign zext_ln49_6_fu_2053_p1 = tmp_10_fu_2046_p3;

assign zext_ln49_7_fu_2064_p1 = tmp_58_fu_2057_p3;

assign zext_ln49_8_fu_1600_p1 = add_ln49_reg_3074;

assign zext_ln49_9_fu_2274_p1 = tmp_60_fu_2267_p3;

assign zext_ln49_fu_1440_p1 = tmp_4_fu_1433_p3;

always @ (posedge ap_clk) begin
    add_ln49_18_reg_3083[0] <= 1'b0;
    zext_ln49_12_reg_3110[10:5] <= 6'b000000;
    zext_ln49_20_reg_3125[10:5] <= 6'b000000;
    zext_ln49_28_reg_3150[10:5] <= 6'b000000;
    zext_ln49_36_reg_3165[10:5] <= 6'b000000;
    zext_ln49_44_reg_3195[10:6] <= 5'b00000;
    zext_ln49_52_reg_3210[10:6] <= 5'b00000;
    add_ln49_20_reg_3230[0] <= 1'b0;
    zext_ln49_60_reg_3255[10:6] <= 5'b00000;
    add_ln49_22_reg_3350[0] <= 1'b0;
    add_ln49_24_reg_3449[0] <= 1'b0;
    zext_ln33_2_reg_3549[5] <= 1'b0;
    add_ln49_25_reg_3591[0] <= 1'b0;
    add_ln49_26_reg_3696[0] <= 1'b0;
end

endmodule //cnn_stream_accel_convolution
