#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sat Jun 10 20:05:33 2017
# Process ID: 14244
# Current directory: f:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex
# Command line: vivado.exe -source f:/GITHUB/vivado/zynq_c2c/zynq_c2c.srcs/sources_1/ip/axi_chip2chip_0/axi_chip2chip_0_ex.tcl
# Log file: f:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/vivado.log
# Journal file: f:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source f:/GITHUB/vivado/zynq_c2c/zynq_c2c.srcs/sources_1/ip/axi_chip2chip_0/axi_chip2chip_0_ex.tcl
# set srcIpDir "f:/GITHUB/vivado/zynq_c2c/zynq_c2c.srcs/sources_1/ip/axi_chip2chip_0"
# create_project -name axi_chip2chip_0_ex -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/Vivado/2016.4/data/ip'.
create_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 795.973 ; gain = 103.090
# set_property part xc7v2000tflg1925-1 [current_project]
# set_property target_language verilog [current_project]
# set_property simulator_language MIXED [current_project]
# set projDir [get_property DIRECTORY [current_project]]
# set importDir [file join $projDir imports]
# file mkdir $importDir
# set_property coreContainer.enable false [current_project]
# set returnCode 0
# import_ip -files [list [file join $srcIpDir axi_chip2chip_0.xci]] -name axi_chip2chip_0
# reset_target {open_example} [get_ips axi_chip2chip_0]
# proc _filter_supported_targets {targets ip} {
#   set res {}
#   set all [get_property SUPPORTED_TARGETS $ip]
#   foreach target $targets {
#     lappend res {*}[lsearch -all -inline -nocase $all $target]
#   }
#   return $res
# }
# generate_target -quiet [_filter_supported_targets {instantiation_template synthesis simulation implementation shared_logic} [get_ips axi_chip2chip_0]] [get_ips axi_chip2chip_0]
# add_files -scan_for_includes -quiet -copy_to $importDir -fileset [current_fileset] \
#   [list [file join $srcIpDir example_design/aurora_exdes.v]] \
#   [list [file join $srcIpDir example_design/c2c_traffic_chk.v]] \
#   [list [file join $srcIpDir example_design/c2c_traffic_gen.v]] \
#   [list [file join $srcIpDir example_design/axi_chip2chip_0_dut.v]] \
#   [list [file join $srcIpDir example_design/axi_chip2chip_0_exdes.v]]
# add_files -quiet -copy_to $importDir -fileset [current_fileset] \
#   [list [file join $srcIpDir example_design/c2c_traffic_chk.txt]] \
#   [list [file join $srcIpDir example_design/c2c_traffic_gen.txt]] \
#   [list [file join $srcIpDir example_design/axi_chip2chip_0_dut.txt]] \
#   [list [file join $srcIpDir example_design/axi_chip2chip_0_exdes.txt]]
# add_files -quiet -copy_to $importDir -fileset [current_fileset -constrset] \
#   [list [file join $srcIpDir example_design/axi_chip2chip_0_exdes_top.xdc]]
# if { [catch {current_fileset -simset} exc] } { create_fileset -simset sim_1 }
# add_files -quiet -scan_for_includes -copy_to $importDir -fileset [current_fileset -simset] \
#   [list [file join $srcIpDir example_design/aurora_exdes_partner.v]] \
#   [list [file join $srcIpDir example_design/axi_chip2chip_0_exdes_tb.v]] \
#   [list [file join $srcIpDir example_design/c2c_traffic_chk_partner.v]] \
#   [list [file join $srcIpDir example_design/c2c_traffic_gen_partner.v]] \
#   [list [file join $srcIpDir example_design/axi_chip2chip_0_exdes_simtop.v]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $importDir aurora_exdes_partner.v]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $importDir axi_chip2chip_0_exdes_tb.v]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $importDir c2c_traffic_chk_partner.v]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $importDir c2c_traffic_gen_partner.v]]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $importDir axi_chip2chip_0_exdes_simtop.v]]]
# if { [catch {current_fileset -simset} exc] } { create_fileset -simset sim_1 }
# add_files -quiet -copy_to $importDir -fileset [current_fileset -simset] \
#   [list [file join $srcIpDir example_design/c2c_traffic_chk_partner.txt]] \
#   [list [file join $srcIpDir example_design/c2c_traffic_gen_partner.txt]]
# set_property TOP [lindex [find_top] 0] [current_fileset]
# if {[catch {source [file join $srcIpDir ttcl/c2c_partner_gen.tcl]} errMsg]} {
#   puts "Error encountered while sourcing custom IP example design script."
#   puts "$errorInfo"
#   incr returnCode
# }
## list \
## CONFIG.C_MASTER_FPGA {0} \
## CONFIG.C_INTERFACE_TYPE {2} \
## CONFIG.C_COMMON_CLK {0} \
## CONFIG.C_AXI_DATA_WIDTH {32} \
## CONFIG.C_INTERFACE_MODE {0} \
## CONFIG.C_AXI_WUSER_WIDTH {4} \
## CONFIG.C_AXI_ID_WIDTH {6} \
## CONFIG.C_ECC_ENABLE {1} \
## CONFIG.C_AXI_ADDR_WIDTH {32} \
## get_ips axi_chip2chip_partner
## get_ips axi_chip2chip_partner
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_chip2chip_partner'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_chip2chip_partner'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_chip2chip_partner'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_chip2chip_partner'...
## get_fileset axi_chip2chip_partner
## get_fileset axi_chip2chip_partner
## get_files -of_objects [get_fileset sources_1] *axi_chip2chip_partner.xci
## launch_run  axi_chip2chip_partner_synth_1
[Sat Jun 10 20:06:11 2017] Launched axi_chip2chip_partner_synth_1...
Run output will be captured here: f:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.runs/axi_chip2chip_partner_synth_1/runme.log
[Sat Jun 10 20:06:12 2017] Waiting for axi_chip2chip_partner_synth_1 to finish...
[Sat Jun 10 20:06:17 2017] Waiting for axi_chip2chip_partner_synth_1 to finish...
[Sat Jun 10 20:06:22 2017] Waiting for axi_chip2chip_partner_synth_1 to finish...
[Sat Jun 10 20:06:27 2017] Waiting for axi_chip2chip_partner_synth_1 to finish...
[Sat Jun 10 20:06:37 2017] Waiting for axi_chip2chip_partner_synth_1 to finish...
[Sat Jun 10 20:06:47 2017] Waiting for axi_chip2chip_partner_synth_1 to finish...
[Sat Jun 10 20:06:57 2017] Waiting for axi_chip2chip_partner_synth_1 to finish...
[Sat Jun 10 20:07:07 2017] Waiting for axi_chip2chip_partner_synth_1 to finish...
[Sat Jun 10 20:07:27 2017] Waiting for axi_chip2chip_partner_synth_1 to finish...
[Sat Jun 10 20:07:47 2017] Waiting for axi_chip2chip_partner_synth_1 to finish...
[Sat Jun 10 20:08:07 2017] Waiting for axi_chip2chip_partner_synth_1 to finish...
[Sat Jun 10 20:08:27 2017] Waiting for axi_chip2chip_partner_synth_1 to finish...
[Sat Jun 10 20:09:07 2017] Waiting for axi_chip2chip_partner_synth_1 to finish...
[Sat Jun 10 20:09:47 2017] Waiting for axi_chip2chip_partner_synth_1 to finish...
[Sat Jun 10 20:10:27 2017] Waiting for axi_chip2chip_partner_synth_1 to finish...
[Sat Jun 10 20:11:07 2017] Waiting for axi_chip2chip_partner_synth_1 to finish...
[Sat Jun 10 20:12:27 2017] Waiting for axi_chip2chip_partner_synth_1 to finish...
[Sat Jun 10 20:13:47 2017] Waiting for axi_chip2chip_partner_synth_1 to finish...
[Sat Jun 10 20:13:52 2017] axi_chip2chip_partner_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:12 ; elapsed = 00:07:40 . Memory (MB): peak = 833.695 ; gain = 20.051
## get_files -all -of_objects [get_files *axi_chip2chip_partner.xci] -filter {USED_IN=~"*sim*"&&(NAME=~"*partner*funcsim.v"||NAME=~"*partner*sim*netlist.v")}
## get_files *axi_chip2chip_partner.xci
## get_files *axi_chip2chip_partner.xci
## get_files *axi_chip2chip_partner.xci
create_ip: Time (s): cpu = 00:00:51 ; elapsed = 00:00:59 . Memory (MB): peak = 1326.211 ; gain = 492.516
## list CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} CONFIG.PRIM_IN_FREQ {200.000} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {50.000}
## get_ips clk_wiz_0
## get_ips clk_wiz_0
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
create_ip: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1470.031 ; gain = 125.957
## list CONFIG.C_EXAMPLE_SIMULATION {true} CONFIG.interface_mode {Streaming} CONFIG.drp_mode {Native} CONFIG.SupportLevel {1}
## get_ips aurora_64b66b_0_partner
## get_property CONFIG.C_REFCLK_FREQUENCY [get_ips aurora_64b66b_0_partner]
## list CONFIG.C_REFCLK_FREQUENCY $freq_aur CONFIG.interface_mode {Streaming} CONFIG.drp_mode {Native} CONFIG.SupportLevel {1}
## get_ips aurora_64b66b_0
## get_files *aurora_64b66b_0.xci
## get_files *aurora_64b66b_0.xci
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'aurora_64b66b_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'aurora_64b66b_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'aurora_64b66b_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'aurora_64b66b_0'...
INFO: [IP_Flow 19-1686] Generating 'Shared Logic Files' target for IP 'aurora_64b66b_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'aurora_64b66b_0'...
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1503.375 ; gain = 0.000
## get_ips aurora_64b66b_0_partner
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'aurora_64b66b_0_partner'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'aurora_64b66b_0_partner'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'aurora_64b66b_0_partner'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'aurora_64b66b_0_partner'...
INFO: [IP_Flow 19-1686] Generating 'Shared Logic Files' target for IP 'aurora_64b66b_0_partner'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'aurora_64b66b_0_partner'...
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1503.375 ; gain = 0.000
## get_fileset aurora_64b66b_0_partner
## get_fileset aurora_64b66b_0_partner
## get_files -of_objects [get_fileset sources_1] *aurora_64b66b_0_partner.xci
## launch_run  aurora_64b66b_0_partner_synth_1
[Sat Jun 10 20:15:42 2017] Launched aurora_64b66b_0_partner_synth_1...
Run output will be captured here: f:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.runs/aurora_64b66b_0_partner_synth_1/runme.log
[Sat Jun 10 20:15:42 2017] Waiting for aurora_64b66b_0_partner_synth_1 to finish...
[Sat Jun 10 20:15:47 2017] Waiting for aurora_64b66b_0_partner_synth_1 to finish...
[Sat Jun 10 20:15:52 2017] Waiting for aurora_64b66b_0_partner_synth_1 to finish...
[Sat Jun 10 20:15:57 2017] Waiting for aurora_64b66b_0_partner_synth_1 to finish...
[Sat Jun 10 20:16:07 2017] Waiting for aurora_64b66b_0_partner_synth_1 to finish...
[Sat Jun 10 20:16:17 2017] Waiting for aurora_64b66b_0_partner_synth_1 to finish...
[Sat Jun 10 20:16:27 2017] Waiting for aurora_64b66b_0_partner_synth_1 to finish...
[Sat Jun 10 20:16:37 2017] Waiting for aurora_64b66b_0_partner_synth_1 to finish...
[Sat Jun 10 20:16:57 2017] Waiting for aurora_64b66b_0_partner_synth_1 to finish...
[Sat Jun 10 20:17:18 2017] Waiting for aurora_64b66b_0_partner_synth_1 to finish...
[Sat Jun 10 20:17:38 2017] Waiting for aurora_64b66b_0_partner_synth_1 to finish...
[Sat Jun 10 20:17:58 2017] Waiting for aurora_64b66b_0_partner_synth_1 to finish...
[Sat Jun 10 20:18:38 2017] Waiting for aurora_64b66b_0_partner_synth_1 to finish...
[Sat Jun 10 20:19:13 2017] aurora_64b66b_0_partner_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:06 ; elapsed = 00:03:31 . Memory (MB): peak = 1503.375 ; gain = 0.000
## get_files -all -of_objects [get_files *aurora_64b66b_0_partner.xci] -filter {USED_IN=~"*sim*"&&(NAME=~"*aurora*partner*funcsim.v"||NAME=~"*aurora*partner*sim*netlist.v")}
## get_files *aurora_64b66b_0_partner.xci
## get_files *aurora_64b66b_0_partner.xci
## get_files *aurora_64b66b_0_partner.xci
update_compile_order: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1503.375 ; gain = 0.000
## get_filesets sim_1
## get_filesets sim_1
## get_filesets sim_1
## get_filesets sim_1
# update_compile_order -fileset [current_fileset]
# update_compile_order -fileset [current_fileset -simset]
# set tops [list]
# foreach tfile [ get_files -filter {name=~"*.xci" || name=~"*.bd"}] { if { [lsearch [list_property $tfile] PARENT_COMPOSITE_FILE ] == -1} {lappend tops $tfile} }
# generate_target all $tops
# export_ip_user_files -force
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/axi_chip2chip_0/xsim/axi_chip2chip_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/axi_chip2chip_0/modelsim/axi_chip2chip_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/axi_chip2chip_0/questa/axi_chip2chip_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/axi_chip2chip_0/ies/axi_chip2chip_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/axi_chip2chip_0/vcs/axi_chip2chip_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/axi_chip2chip_0/riviera/axi_chip2chip_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/axi_chip2chip_0/activehdl/axi_chip2chip_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/xsim/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/modelsim/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/questa/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/ies/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/vcs/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/riviera/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/aurora_64b66b_0/activehdl/aurora_64b66b_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/clk_wiz_0/xsim/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/clk_wiz_0/modelsim/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/clk_wiz_0/questa/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/clk_wiz_0/ies/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/clk_wiz_0/vcs/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/clk_wiz_0/riviera/clk_wiz_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'F:/GITHUB/vivado/zynq_c2c/axi_chip2chip_0_ex/axi_chip2chip_0_ex.ip_user_files/sim_scripts/clk_wiz_0/activehdl/clk_wiz_0.sh'
export_ip_user_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1503.375 ; gain = 0.000
# set dfile [file join $srcIpDir oepdone.txt]
# if { [ catch { set doneFile [open $dfile w] } ] } {
# } else { 
#   puts $doneFile "Open Example Project DONE"
#   close $doneFile
# }
# if { $returnCode != 0 } {
#   error "Problems were encountered while executing the example design script, please review the log files."
# }
config_webtalk -user on
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun 10 20:57:35 2017...
