Classic Timing Analyzer report for program_counter
Mon Nov 17 14:19:04 2014
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                       ;
+------------------------------+-------+---------------+-------------+-----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From            ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.513 ns    ; PC_in[29]       ; PC_out[29]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.367 ns    ; PC_out[13]~reg0 ; PC_out[13]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.080 ns    ; PC_in[1]        ; PC_out[1]~reg0  ; --         ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;             ;                 ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------+
; tsu                                                                        ;
+-------+--------------+------------+-----------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To              ; To Clock ;
+-------+--------------+------------+-----------+-----------------+----------+
; N/A   ; None         ; 4.513 ns   ; PC_in[29] ; PC_out[29]~reg0 ; clk      ;
; N/A   ; None         ; 4.415 ns   ; PC_in[22] ; PC_out[22]~reg0 ; clk      ;
; N/A   ; None         ; 4.316 ns   ; PC_in[15] ; PC_out[15]~reg0 ; clk      ;
; N/A   ; None         ; 4.182 ns   ; PC_in[30] ; PC_out[30]~reg0 ; clk      ;
; N/A   ; None         ; 3.993 ns   ; PC_in[13] ; PC_out[13]~reg0 ; clk      ;
; N/A   ; None         ; 3.773 ns   ; PC_in[18] ; PC_out[18]~reg0 ; clk      ;
; N/A   ; None         ; 3.719 ns   ; PC_in[20] ; PC_out[20]~reg0 ; clk      ;
; N/A   ; None         ; 3.706 ns   ; PC_in[31] ; PC_out[31]~reg0 ; clk      ;
; N/A   ; None         ; 3.678 ns   ; PC_in[6]  ; PC_out[6]~reg0  ; clk      ;
; N/A   ; None         ; 3.673 ns   ; PC_in[14] ; PC_out[14]~reg0 ; clk      ;
; N/A   ; None         ; 3.633 ns   ; PC_in[19] ; PC_out[19]~reg0 ; clk      ;
; N/A   ; None         ; 3.597 ns   ; PC_in[17] ; PC_out[17]~reg0 ; clk      ;
; N/A   ; None         ; 3.583 ns   ; PC_in[8]  ; PC_out[8]~reg0  ; clk      ;
; N/A   ; None         ; 3.482 ns   ; PC_in[11] ; PC_out[11]~reg0 ; clk      ;
; N/A   ; None         ; 3.472 ns   ; PC_in[21] ; PC_out[21]~reg0 ; clk      ;
; N/A   ; None         ; 3.460 ns   ; PC_in[2]  ; PC_out[2]~reg0  ; clk      ;
; N/A   ; None         ; 3.459 ns   ; PC_in[9]  ; PC_out[9]~reg0  ; clk      ;
; N/A   ; None         ; 3.396 ns   ; PC_in[5]  ; PC_out[5]~reg0  ; clk      ;
; N/A   ; None         ; 3.357 ns   ; PC_in[28] ; PC_out[28]~reg0 ; clk      ;
; N/A   ; None         ; 3.313 ns   ; PC_in[27] ; PC_out[27]~reg0 ; clk      ;
; N/A   ; None         ; 3.307 ns   ; PC_in[3]  ; PC_out[3]~reg0  ; clk      ;
; N/A   ; None         ; 3.099 ns   ; PC_in[23] ; PC_out[23]~reg0 ; clk      ;
; N/A   ; None         ; 3.076 ns   ; PC_in[24] ; PC_out[24]~reg0 ; clk      ;
; N/A   ; None         ; 3.074 ns   ; PC_in[16] ; PC_out[16]~reg0 ; clk      ;
; N/A   ; None         ; 3.072 ns   ; PC_in[12] ; PC_out[12]~reg0 ; clk      ;
; N/A   ; None         ; 3.065 ns   ; PC_in[25] ; PC_out[25]~reg0 ; clk      ;
; N/A   ; None         ; 3.065 ns   ; PC_in[7]  ; PC_out[7]~reg0  ; clk      ;
; N/A   ; None         ; 3.063 ns   ; PC_in[10] ; PC_out[10]~reg0 ; clk      ;
; N/A   ; None         ; 3.054 ns   ; PC_in[26] ; PC_out[26]~reg0 ; clk      ;
; N/A   ; None         ; 3.036 ns   ; PC_in[4]  ; PC_out[4]~reg0  ; clk      ;
; N/A   ; None         ; 0.178 ns   ; PC_in[0]  ; PC_out[0]~reg0  ; clk      ;
; N/A   ; None         ; -0.832 ns  ; PC_in[1]  ; PC_out[1]~reg0  ; clk      ;
+-------+--------------+------------+-----------+-----------------+----------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+-----------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To         ; From Clock ;
+-------+--------------+------------+-----------------+------------+------------+
; N/A   ; None         ; 8.367 ns   ; PC_out[13]~reg0 ; PC_out[13] ; clk        ;
; N/A   ; None         ; 7.797 ns   ; PC_out[0]~reg0  ; PC_out[0]  ; clk        ;
; N/A   ; None         ; 7.534 ns   ; PC_out[20]~reg0 ; PC_out[20] ; clk        ;
; N/A   ; None         ; 7.302 ns   ; PC_out[14]~reg0 ; PC_out[14] ; clk        ;
; N/A   ; None         ; 7.293 ns   ; PC_out[22]~reg0 ; PC_out[22] ; clk        ;
; N/A   ; None         ; 7.286 ns   ; PC_out[10]~reg0 ; PC_out[10] ; clk        ;
; N/A   ; None         ; 7.252 ns   ; PC_out[9]~reg0  ; PC_out[9]  ; clk        ;
; N/A   ; None         ; 7.185 ns   ; PC_out[27]~reg0 ; PC_out[27] ; clk        ;
; N/A   ; None         ; 7.165 ns   ; PC_out[3]~reg0  ; PC_out[3]  ; clk        ;
; N/A   ; None         ; 6.956 ns   ; PC_out[17]~reg0 ; PC_out[17] ; clk        ;
; N/A   ; None         ; 6.955 ns   ; PC_out[29]~reg0 ; PC_out[29] ; clk        ;
; N/A   ; None         ; 6.955 ns   ; PC_out[28]~reg0 ; PC_out[28] ; clk        ;
; N/A   ; None         ; 6.927 ns   ; PC_out[30]~reg0 ; PC_out[30] ; clk        ;
; N/A   ; None         ; 6.918 ns   ; PC_out[6]~reg0  ; PC_out[6]  ; clk        ;
; N/A   ; None         ; 6.892 ns   ; PC_out[31]~reg0 ; PC_out[31] ; clk        ;
; N/A   ; None         ; 6.883 ns   ; PC_out[18]~reg0 ; PC_out[18] ; clk        ;
; N/A   ; None         ; 6.882 ns   ; PC_out[19]~reg0 ; PC_out[19] ; clk        ;
; N/A   ; None         ; 6.809 ns   ; PC_out[11]~reg0 ; PC_out[11] ; clk        ;
; N/A   ; None         ; 6.770 ns   ; PC_out[2]~reg0  ; PC_out[2]  ; clk        ;
; N/A   ; None         ; 6.763 ns   ; PC_out[21]~reg0 ; PC_out[21] ; clk        ;
; N/A   ; None         ; 6.752 ns   ; PC_out[15]~reg0 ; PC_out[15] ; clk        ;
; N/A   ; None         ; 6.577 ns   ; PC_out[16]~reg0 ; PC_out[16] ; clk        ;
; N/A   ; None         ; 6.563 ns   ; PC_out[23]~reg0 ; PC_out[23] ; clk        ;
; N/A   ; None         ; 6.562 ns   ; PC_out[24]~reg0 ; PC_out[24] ; clk        ;
; N/A   ; None         ; 6.556 ns   ; PC_out[7]~reg0  ; PC_out[7]  ; clk        ;
; N/A   ; None         ; 6.554 ns   ; PC_out[12]~reg0 ; PC_out[12] ; clk        ;
; N/A   ; None         ; 6.553 ns   ; PC_out[8]~reg0  ; PC_out[8]  ; clk        ;
; N/A   ; None         ; 6.549 ns   ; PC_out[25]~reg0 ; PC_out[25] ; clk        ;
; N/A   ; None         ; 6.542 ns   ; PC_out[5]~reg0  ; PC_out[5]  ; clk        ;
; N/A   ; None         ; 6.540 ns   ; PC_out[1]~reg0  ; PC_out[1]  ; clk        ;
; N/A   ; None         ; 6.538 ns   ; PC_out[4]~reg0  ; PC_out[4]  ; clk        ;
; N/A   ; None         ; 6.537 ns   ; PC_out[26]~reg0 ; PC_out[26] ; clk        ;
+-------+--------------+------------+-----------------+------------+------------+


+----------------------------------------------------------------------------------+
; th                                                                               ;
+---------------+-------------+-----------+-----------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To              ; To Clock ;
+---------------+-------------+-----------+-----------+-----------------+----------+
; N/A           ; None        ; 1.080 ns  ; PC_in[1]  ; PC_out[1]~reg0  ; clk      ;
; N/A           ; None        ; 0.070 ns  ; PC_in[0]  ; PC_out[0]~reg0  ; clk      ;
; N/A           ; None        ; -2.788 ns ; PC_in[4]  ; PC_out[4]~reg0  ; clk      ;
; N/A           ; None        ; -2.806 ns ; PC_in[26] ; PC_out[26]~reg0 ; clk      ;
; N/A           ; None        ; -2.815 ns ; PC_in[10] ; PC_out[10]~reg0 ; clk      ;
; N/A           ; None        ; -2.817 ns ; PC_in[25] ; PC_out[25]~reg0 ; clk      ;
; N/A           ; None        ; -2.817 ns ; PC_in[7]  ; PC_out[7]~reg0  ; clk      ;
; N/A           ; None        ; -2.824 ns ; PC_in[12] ; PC_out[12]~reg0 ; clk      ;
; N/A           ; None        ; -2.826 ns ; PC_in[16] ; PC_out[16]~reg0 ; clk      ;
; N/A           ; None        ; -2.828 ns ; PC_in[24] ; PC_out[24]~reg0 ; clk      ;
; N/A           ; None        ; -2.851 ns ; PC_in[23] ; PC_out[23]~reg0 ; clk      ;
; N/A           ; None        ; -3.059 ns ; PC_in[3]  ; PC_out[3]~reg0  ; clk      ;
; N/A           ; None        ; -3.065 ns ; PC_in[27] ; PC_out[27]~reg0 ; clk      ;
; N/A           ; None        ; -3.109 ns ; PC_in[28] ; PC_out[28]~reg0 ; clk      ;
; N/A           ; None        ; -3.148 ns ; PC_in[5]  ; PC_out[5]~reg0  ; clk      ;
; N/A           ; None        ; -3.211 ns ; PC_in[9]  ; PC_out[9]~reg0  ; clk      ;
; N/A           ; None        ; -3.212 ns ; PC_in[2]  ; PC_out[2]~reg0  ; clk      ;
; N/A           ; None        ; -3.224 ns ; PC_in[21] ; PC_out[21]~reg0 ; clk      ;
; N/A           ; None        ; -3.234 ns ; PC_in[11] ; PC_out[11]~reg0 ; clk      ;
; N/A           ; None        ; -3.335 ns ; PC_in[8]  ; PC_out[8]~reg0  ; clk      ;
; N/A           ; None        ; -3.349 ns ; PC_in[17] ; PC_out[17]~reg0 ; clk      ;
; N/A           ; None        ; -3.385 ns ; PC_in[19] ; PC_out[19]~reg0 ; clk      ;
; N/A           ; None        ; -3.425 ns ; PC_in[14] ; PC_out[14]~reg0 ; clk      ;
; N/A           ; None        ; -3.430 ns ; PC_in[6]  ; PC_out[6]~reg0  ; clk      ;
; N/A           ; None        ; -3.458 ns ; PC_in[31] ; PC_out[31]~reg0 ; clk      ;
; N/A           ; None        ; -3.471 ns ; PC_in[20] ; PC_out[20]~reg0 ; clk      ;
; N/A           ; None        ; -3.525 ns ; PC_in[18] ; PC_out[18]~reg0 ; clk      ;
; N/A           ; None        ; -3.745 ns ; PC_in[13] ; PC_out[13]~reg0 ; clk      ;
; N/A           ; None        ; -3.934 ns ; PC_in[30] ; PC_out[30]~reg0 ; clk      ;
; N/A           ; None        ; -4.068 ns ; PC_in[15] ; PC_out[15]~reg0 ; clk      ;
; N/A           ; None        ; -4.167 ns ; PC_in[22] ; PC_out[22]~reg0 ; clk      ;
; N/A           ; None        ; -4.265 ns ; PC_in[29] ; PC_out[29]~reg0 ; clk      ;
+---------------+-------------+-----------+-----------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Mon Nov 17 14:19:03 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off program_counter -c program_counter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: No valid register-to-register data paths exist for clock "clk"
Info: tsu for register "PC_out[29]~reg0" (data pin = "PC_in[29]", clock pin = "clk") is 4.513 ns
    Info: + Longest pin to register delay is 7.419 ns
        Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_A19; Fanout = 1; PIN Node = 'PC_in[29]'
        Info: 2: + IC(6.272 ns) + CELL(0.178 ns) = 7.323 ns; Loc. = LCCOMB_X48_Y3_N8; Fanout = 1; COMB Node = 'PC_out[29]~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.419 ns; Loc. = LCFF_X48_Y3_N9; Fanout = 1; REG Node = 'PC_out[29]~reg0'
        Info: Total cell delay = 1.147 ns ( 15.46 % )
        Info: Total interconnect delay = 6.272 ns ( 84.54 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.868 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.002 ns) + CELL(0.602 ns) = 2.868 ns; Loc. = LCFF_X48_Y3_N9; Fanout = 1; REG Node = 'PC_out[29]~reg0'
        Info: Total cell delay = 1.628 ns ( 56.76 % )
        Info: Total interconnect delay = 1.240 ns ( 43.24 % )
Info: tco from clock "clk" to destination pin "PC_out[13]" through register "PC_out[13]~reg0" is 8.367 ns
    Info: + Longest clock path from clock "clk" to source register is 2.836 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X30_Y7_N9; Fanout = 1; REG Node = 'PC_out[13]~reg0'
        Info: Total cell delay = 1.628 ns ( 57.40 % )
        Info: Total interconnect delay = 1.208 ns ( 42.60 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 5.254 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y7_N9; Fanout = 1; REG Node = 'PC_out[13]~reg0'
        Info: 2: + IC(2.248 ns) + CELL(3.006 ns) = 5.254 ns; Loc. = PIN_A14; Fanout = 0; PIN Node = 'PC_out[13]'
        Info: Total cell delay = 3.006 ns ( 57.21 % )
        Info: Total interconnect delay = 2.248 ns ( 42.79 % )
Info: th for register "PC_out[1]~reg0" (data pin = "PC_in[1]", clock pin = "clk") is 1.080 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.871 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.005 ns) + CELL(0.602 ns) = 2.871 ns; Loc. = LCFF_X49_Y13_N17; Fanout = 1; REG Node = 'PC_out[1]~reg0'
        Info: Total cell delay = 1.628 ns ( 56.70 % )
        Info: Total interconnect delay = 1.243 ns ( 43.30 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 2.077 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 1; PIN Node = 'PC_in[1]'
        Info: 2: + IC(0.777 ns) + CELL(0.178 ns) = 1.981 ns; Loc. = LCCOMB_X49_Y13_N16; Fanout = 1; COMB Node = 'PC_out[1]~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 2.077 ns; Loc. = LCFF_X49_Y13_N17; Fanout = 1; REG Node = 'PC_out[1]~reg0'
        Info: Total cell delay = 1.300 ns ( 62.59 % )
        Info: Total interconnect delay = 0.777 ns ( 37.41 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Mon Nov 17 14:19:04 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


