rem compile my_design with iverilog
iverilog -o my_design  counter_tb.v counter.v
pause