Info: Starting: Create simulation model
Info: qsys-generate /home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/simulation --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading testbench/CPU1_tb.qsys
Progress: Reading input file
Progress: Adding CPU1_inst [CPU1 1.0]
Progress: Parameterizing module CPU1_inst
Progress: Adding CPU1_inst_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module CPU1_inst_clk_bfm
Progress: Adding CPU1_inst_leds_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module CPU1_inst_leds_bfm
Progress: Adding CPU1_inst_reset_bfm [altera_avalon_reset_source 18.1]
Progress: Parameterizing module CPU1_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU1_tb.CPU1_inst.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: CPU1_tb.CPU1_inst.key_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU1_tb.CPU1_inst.key_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU1_tb.CPU1_inst.key_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU1_tb.CPU1_inst_clk_bfm: Elaborate: altera_clock_source
Info: CPU1_tb.CPU1_inst_clk_bfm:            $Revision: #1 $
Info: CPU1_tb.CPU1_inst_clk_bfm:            $Date: 2018/07/18 $
Info: CPU1_tb.CPU1_inst_reset_bfm: Elaborate: altera_reset_source
Info: CPU1_tb.CPU1_inst_reset_bfm:            $Revision: #1 $
Info: CPU1_tb.CPU1_inst_reset_bfm:            $Date: 2018/07/18 $
Info: CPU1_tb.CPU1_inst_reset_bfm: Reset is negatively asserted.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.key_1 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.key_2 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.key_3 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.seven_seg_0 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.seven_seg_1 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.seven_seg_2 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.seven_seg_3 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.seven_seg_4 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.seven_seg_5 must be exported, or connected to a matching conduit.
Info: CPU1_tb: Generating CPU1_tb "CPU1_tb" for SIM_VERILOG
Info: CPU1_inst: "CPU1_tb" instantiated CPU1 "CPU1_inst"
Info: CPU1_inst_clk_bfm: "CPU1_tb" instantiated altera_avalon_clock_source "CPU1_inst_clk_bfm"
Info: CPU1_inst_leds_bfm: "CPU1_tb" instantiated altera_conduit_bfm "CPU1_inst_leds_bfm"
Info: Reusing file /home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/simulation/submodules/verbosity_pkg.sv
Info: CPU1_inst_reset_bfm: "CPU1_tb" instantiated altera_avalon_reset_source "CPU1_inst_reset_bfm"
Info: Reusing file /home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/simulation/submodules/verbosity_pkg.sv
Info: jtag_uart_0: Starting RTL generation for module 'CPU1_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU1_jtag_uart_0 --dir=/tmp/alt9951_8674328070407795156.dir/0060_jtag_uart_0_gen/ --quartus_dir=/home/duesan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9951_8674328070407795156.dir/0060_jtag_uart_0_gen//CPU1_jtag_uart_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9951_8674328070407795156.dir/0060_jtag_uart_0_gen/  ]
Info: jtag_uart_0: Done RTL generation for module 'CPU1_jtag_uart_0'
Info: jtag_uart_0: "CPU1_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: key_1: Starting RTL generation for module 'CPU1_key_1'
Info: key_1:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU1_key_1 --dir=/tmp/alt9951_8674328070407795156.dir/0061_key_1_gen/ --quartus_dir=/home/duesan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9951_8674328070407795156.dir/0061_key_1_gen//CPU1_key_1_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9951_8674328070407795156.dir/0061_key_1_gen/  ]
Info: key_1: Done RTL generation for module 'CPU1_key_1'
Info: key_1: "CPU1_inst" instantiated altera_avalon_pio "key_1"
Info: leds: Starting RTL generation for module 'CPU1_leds'
Info: leds:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU1_leds --dir=/tmp/alt9951_8674328070407795156.dir/0062_leds_gen/ --quartus_dir=/home/duesan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9951_8674328070407795156.dir/0062_leds_gen//CPU1_leds_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9951_8674328070407795156.dir/0062_leds_gen/  ]
Info: leds: Done RTL generation for module 'CPU1_leds'
Info: leds: "CPU1_inst" instantiated altera_avalon_pio "leds"
Info: nios2_gen2_0: "CPU1_inst" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'CPU1_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU1_onchip_memory2_0 --dir=/tmp/alt9951_8674328070407795156.dir/0063_onchip_memory2_0_gen/ --quartus_dir=/home/duesan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9951_8674328070407795156.dir/0063_onchip_memory2_0_gen//CPU1_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9951_8674328070407795156.dir/0063_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'CPU1_onchip_memory2_0'
Info: onchip_memory2_0: "CPU1_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: seven_seg_0: Starting RTL generation for module 'CPU1_seven_seg_0'
Info: seven_seg_0:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU1_seven_seg_0 --dir=/tmp/alt9951_8674328070407795156.dir/0064_seven_seg_0_gen/ --quartus_dir=/home/duesan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9951_8674328070407795156.dir/0064_seven_seg_0_gen//CPU1_seven_seg_0_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9951_8674328070407795156.dir/0064_seven_seg_0_gen/  ]
Info: seven_seg_0: Done RTL generation for module 'CPU1_seven_seg_0'
Info: seven_seg_0: "CPU1_inst" instantiated altera_avalon_pio "seven_seg_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "CPU1_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "CPU1_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "CPU1_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'CPU1_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU1_nios2_gen2_0_cpu --dir=/tmp/alt9951_8674328070407795156.dir/0067_cpu_gen/ --quartus_bindir=/home/duesan/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9951_8674328070407795156.dir/0067_cpu_gen//CPU1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt9951_8674328070407795156.dir/0067_cpu_gen/  ]
Info: cpu: # 2024.08.15 23:36:50 (*) Starting Nios II generation
Info: cpu: # 2024.08.15 23:36:50 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.15 23:36:51 (*)   Couldn't query license setup in Quartus directory /home/duesan/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2024.08.15 23:36:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.15 23:36:51 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.08.15 23:36:51 (*)   Plaintext license not found.
Info: cpu: # 2024.08.15 23:36:51 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.08.15 23:36:51 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.15 23:36:51 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.15 23:36:51 (*)   Creating '/tmp/alt9951_8674328070407795156.dir/0067_cpu_gen//CPU1_nios2_gen2_0_cpu_nios2_waves.do'
Info: cpu: # 2024.08.15 23:36:51 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.15 23:36:51 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.15 23:36:52 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'CPU1_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: CPU1_tb: Done "CPU1_tb" with 35 modules, 56 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/CPU1_tb.spd --output-directory=/home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/CPU1_tb.spd --output-directory=/home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	35 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb.qsys --block-symbol-file --output-directory=/home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading testbench/CPU1_tb.qsys
Progress: Reading input file
Progress: Adding CPU1_inst [CPU1 1.0]
Progress: Parameterizing module CPU1_inst
Progress: Adding CPU1_inst_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module CPU1_inst_clk_bfm
Progress: Adding CPU1_inst_leds_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module CPU1_inst_leds_bfm
Progress: Adding CPU1_inst_reset_bfm [altera_avalon_reset_source 18.1]
Progress: Parameterizing module CPU1_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU1_tb.CPU1_inst.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: CPU1_tb.CPU1_inst.key_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU1_tb.CPU1_inst.key_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU1_tb.CPU1_inst.key_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU1_tb.CPU1_inst_clk_bfm: Elaborate: altera_clock_source
Info: CPU1_tb.CPU1_inst_clk_bfm:            $Revision: #1 $
Info: CPU1_tb.CPU1_inst_clk_bfm:            $Date: 2018/07/18 $
Info: CPU1_tb.CPU1_inst_reset_bfm: Elaborate: altera_reset_source
Info: CPU1_tb.CPU1_inst_reset_bfm:            $Revision: #1 $
Info: CPU1_tb.CPU1_inst_reset_bfm:            $Date: 2018/07/18 $
Info: CPU1_tb.CPU1_inst_reset_bfm: Reset is negatively asserted.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.key_1 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.key_2 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.key_3 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.seven_seg_0 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.seven_seg_1 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.seven_seg_2 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.seven_seg_3 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.seven_seg_4 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.seven_seg_5 must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb.qsys --synthesis=VERILOG --output-directory=/home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/synthesis --family="Cyclone V" --part=5CSXFC6D6F31C6
Progress: Loading testbench/CPU1_tb.qsys
Progress: Reading input file
Progress: Adding CPU1_inst [CPU1 1.0]
Progress: Parameterizing module CPU1_inst
Progress: Adding CPU1_inst_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module CPU1_inst_clk_bfm
Progress: Adding CPU1_inst_leds_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module CPU1_inst_leds_bfm
Progress: Adding CPU1_inst_reset_bfm [altera_avalon_reset_source 18.1]
Progress: Parameterizing module CPU1_inst_reset_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: CPU1_tb.CPU1_inst.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: CPU1_tb.CPU1_inst.key_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU1_tb.CPU1_inst.key_2: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU1_tb.CPU1_inst.key_3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: CPU1_tb.CPU1_inst_clk_bfm: Elaborate: altera_clock_source
Info: CPU1_tb.CPU1_inst_clk_bfm:            $Revision: #1 $
Info: CPU1_tb.CPU1_inst_clk_bfm:            $Date: 2018/07/18 $
Info: CPU1_tb.CPU1_inst_reset_bfm: Elaborate: altera_reset_source
Info: CPU1_tb.CPU1_inst_reset_bfm:            $Revision: #1 $
Info: CPU1_tb.CPU1_inst_reset_bfm:            $Date: 2018/07/18 $
Info: CPU1_tb.CPU1_inst_reset_bfm: Reset is negatively asserted.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.key_1 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.key_2 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.key_3 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.seven_seg_0 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.seven_seg_1 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.seven_seg_2 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.seven_seg_3 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.seven_seg_4 must be exported, or connected to a matching conduit.
Warning: CPU1_tb.CPU1_inst: CPU1_inst.seven_seg_5 must be exported, or connected to a matching conduit.
Info: CPU1_tb: Generating CPU1_tb "CPU1_tb" for QUARTUS_SYNTH
Info: CPU1_inst: "CPU1_tb" instantiated CPU1 "CPU1_inst"
Info: CPU1_inst_clk_bfm: "CPU1_tb" instantiated altera_avalon_clock_source "CPU1_inst_clk_bfm"
Info: CPU1_inst_leds_bfm: "CPU1_tb" instantiated altera_conduit_bfm "CPU1_inst_leds_bfm"
Info: Reusing file /home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/synthesis/submodules/verbosity_pkg.sv
Info: CPU1_inst_reset_bfm: "CPU1_tb" instantiated altera_avalon_reset_source "CPU1_inst_reset_bfm"
Info: Reusing file /home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/synthesis/submodules/verbosity_pkg.sv
Info: jtag_uart_0: Starting RTL generation for module 'CPU1_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPU1_jtag_uart_0 --dir=/tmp/alt9951_8674328070407795156.dir/0091_jtag_uart_0_gen/ --quartus_dir=/home/duesan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9951_8674328070407795156.dir/0091_jtag_uart_0_gen//CPU1_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'CPU1_jtag_uart_0'
Info: jtag_uart_0: "CPU1_inst" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: key_1: Starting RTL generation for module 'CPU1_key_1'
Info: key_1:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU1_key_1 --dir=/tmp/alt9951_8674328070407795156.dir/0092_key_1_gen/ --quartus_dir=/home/duesan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9951_8674328070407795156.dir/0092_key_1_gen//CPU1_key_1_component_configuration.pl  --do_build_sim=0  ]
Info: key_1: Done RTL generation for module 'CPU1_key_1'
Info: key_1: "CPU1_inst" instantiated altera_avalon_pio "key_1"
Info: leds: Starting RTL generation for module 'CPU1_leds'
Info: leds:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU1_leds --dir=/tmp/alt9951_8674328070407795156.dir/0093_leds_gen/ --quartus_dir=/home/duesan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9951_8674328070407795156.dir/0093_leds_gen//CPU1_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'CPU1_leds'
Info: leds: "CPU1_inst" instantiated altera_avalon_pio "leds"
Info: nios2_gen2_0: "CPU1_inst" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'CPU1_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPU1_onchip_memory2_0 --dir=/tmp/alt9951_8674328070407795156.dir/0094_onchip_memory2_0_gen/ --quartus_dir=/home/duesan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9951_8674328070407795156.dir/0094_onchip_memory2_0_gen//CPU1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'CPU1_onchip_memory2_0'
Info: onchip_memory2_0: "CPU1_inst" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: seven_seg_0: Starting RTL generation for module 'CPU1_seven_seg_0'
Info: seven_seg_0:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPU1_seven_seg_0 --dir=/tmp/alt9951_8674328070407795156.dir/0095_seven_seg_0_gen/ --quartus_dir=/home/duesan/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt9951_8674328070407795156.dir/0095_seven_seg_0_gen//CPU1_seven_seg_0_component_configuration.pl  --do_build_sim=0  ]
Info: seven_seg_0: Done RTL generation for module 'CPU1_seven_seg_0'
Info: seven_seg_0: "CPU1_inst" instantiated altera_avalon_pio "seven_seg_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "CPU1_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "CPU1_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "CPU1_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'CPU1_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/duesan/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/duesan/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/duesan/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CPU1_nios2_gen2_0_cpu --dir=/tmp/alt9951_8674328070407795156.dir/0098_cpu_gen/ --quartus_bindir=/home/duesan/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt9951_8674328070407795156.dir/0098_cpu_gen//CPU1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2024.08.15 23:36:57 (*) Starting Nios II generation
Info: cpu: # 2024.08.15 23:36:57 (*)   Checking for plaintext license.
Info: cpu: # 2024.08.15 23:36:57 (*)   Couldn't query license setup in Quartus directory /home/duesan/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2024.08.15 23:36:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2024.08.15 23:36:57 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2024.08.15 23:36:57 (*)   Plaintext license not found.
Info: cpu: # 2024.08.15 23:36:57 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2024.08.15 23:36:57 (*)   Elaborating CPU configuration settings
Info: cpu: # 2024.08.15 23:36:57 (*)   Creating all objects for CPU
Info: cpu: # 2024.08.15 23:36:57 (*)   Generating RTL from CPU objects
Info: cpu: # 2024.08.15 23:36:57 (*)   Creating plain-text RTL
Info: cpu: # 2024.08.15 23:36:58 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'CPU1_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_014: "mm_interconnect_0" instantiated altera_merlin_router "router_014"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/duesan/Downloads/CPU3/NIOS/testbench/CPU1_tb/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: CPU1_tb: Done "CPU1_tb" with 35 modules, 49 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
