{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696975391634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696975391634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 16:03:11 2023 " "Processing started: Tue Oct 10 16:03:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696975391634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1696975391634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off buscaminas -c buscaminas --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off buscaminas -c buscaminas --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1696975391634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1696975392185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1696975392185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696975399113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696975399113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vgacontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vgaController " "Found entity 1: vgaController" {  } { { "vgaController.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vgaController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696975399117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696975399117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videogen.sv 1 1 " "Found 1 design units, including 1 entities, in source file videogen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoGen " "Found entity 1: videoGen" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696975399121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696975399121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rectgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file rectgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rectgen " "Found entity 1: rectgen" {  } { { "rectgen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/rectgen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696975399124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696975399124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/pll.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696975399128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696975399128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_vga " "Found entity 1: tb_vga" {  } { { "tb_vga.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/tb_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696975399132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696975399132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696975399136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1696975399136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1696975399182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:vgapll " "Elaborating entity \"pll\" for hierarchy \"pll:vgapll\"" {  } { { "vga.sv" "vgapll" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696975399184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgaController vgaController:vgaCont " "Elaborating entity \"vgaController\" for hierarchy \"vgaController:vgaCont\"" {  } { { "vga.sv" "vgaCont" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696975399186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoGen videoGen:videoGen " "Elaborating entity \"videoGen\" for hierarchy \"videoGen:videoGen\"" {  } { { "vga.sv" "videoGen" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1696975399187 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "board videoGen.sv(15) " "Verilog HDL warning at videoGen.sv(15): object board used but never assigned" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 15 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1696975399188 "|vga|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 videoGen.sv(34) " "Verilog HDL assignment warning at videoGen.sv(34): truncated value with size 32 to match size of target (1)" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696975399188 "|vga|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 videoGen.sv(49) " "Verilog HDL assignment warning at videoGen.sv(49): truncated value with size 32 to match size of target (10)" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696975399189 "|vga|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 videoGen.sv(50) " "Verilog HDL assignment warning at videoGen.sv(50): truncated value with size 32 to match size of target (10)" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1696975399189 "|vga|videoGen:videoGen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cell_start_x videoGen.sv(62) " "Verilog HDL Always Construct warning at videoGen.sv(62): inferring latch(es) for variable \"cell_start_x\", which holds its previous value in one or more paths through the always construct" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1696975399191 "|vga|videoGen:videoGen"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "videoGen.sv(62) " "SystemVerilog RTL Coding error at videoGen.sv(62): always_comb construct does not infer purely combinational logic." {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 62 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Design Software" 0 -1 1696975399192 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_start_x\[0\] videoGen.sv(114) " "Inferred latch for \"cell_start_x\[0\]\" at videoGen.sv(114)" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696975399194 "|vga|videoGen:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_start_x\[1\] videoGen.sv(114) " "Inferred latch for \"cell_start_x\[1\]\" at videoGen.sv(114)" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696975399194 "|vga|videoGen:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_start_x\[2\] videoGen.sv(114) " "Inferred latch for \"cell_start_x\[2\]\" at videoGen.sv(114)" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696975399194 "|vga|videoGen:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_start_x\[3\] videoGen.sv(114) " "Inferred latch for \"cell_start_x\[3\]\" at videoGen.sv(114)" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696975399194 "|vga|videoGen:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_start_x\[4\] videoGen.sv(114) " "Inferred latch for \"cell_start_x\[4\]\" at videoGen.sv(114)" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696975399194 "|vga|videoGen:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_start_x\[5\] videoGen.sv(114) " "Inferred latch for \"cell_start_x\[5\]\" at videoGen.sv(114)" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696975399194 "|vga|videoGen:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_start_x\[6\] videoGen.sv(114) " "Inferred latch for \"cell_start_x\[6\]\" at videoGen.sv(114)" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696975399194 "|vga|videoGen:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_start_x\[7\] videoGen.sv(114) " "Inferred latch for \"cell_start_x\[7\]\" at videoGen.sv(114)" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696975399194 "|vga|videoGen:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_start_x\[8\] videoGen.sv(114) " "Inferred latch for \"cell_start_x\[8\]\" at videoGen.sv(114)" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696975399194 "|vga|videoGen:videoGen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cell_start_x\[9\] videoGen.sv(114) " "Inferred latch for \"cell_start_x\[9\]\" at videoGen.sv(114)" {  } { { "videoGen.sv" "" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/videoGen.sv" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1696975399194 "|vga|videoGen:videoGen"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "videoGen:videoGen " "Can't elaborate user hierarchy \"videoGen:videoGen\"" {  } { { "vga.sv" "videoGen" { Text "C:/Users/User/Desktop/tdd/drayodigital_design-_lab-_2023/laboratorio4/vga.sv" 17 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1696975399196 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696975399218 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 10 16:03:19 2023 " "Processing ended: Tue Oct 10 16:03:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696975399218 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696975399218 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696975399218 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1696975399218 ""}
