{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 26 08:40:33 2022 " "Info: Processing started: Tue Apr 26 08:40:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Info: Found entity 1: decodificador" {  } { { "decodificador.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/decodificador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file projeto.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto " "Info: Found entity 1: projeto" {  } { { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saidas.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file saidas.v" { { "Info" "ISGN_ENTITY_NAME" "1 saidas " "Info: Found entity 1: saidas" {  } { { "saidas.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/saidas.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cronometro.v" { { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Info: Found entity 1: cronometro" {  } { { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "projeto.v(7) " "Critical Warning (10846): Verilog HDL Instantiation warning at projeto.v(7): instance has no name" {  } { { "projeto.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto " "Info: Elaborating entity \"projeto\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometro cronometro:comb_3 " "Info: Elaborating entity \"cronometro\" for hierarchy \"cronometro:comb_3\"" {  } { { "projeto.v" "comb_3" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/projeto.v" 7 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "parar cronometro.v(16) " "Warning (10036): Verilog HDL or VHDL warning at cronometro.v(16): object \"parar\" assigned a value but never read" {  } { { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 cronometro.v(69) " "Warning (10230): Verilog HDL assignment warning at cronometro.v(69): truncated value with size 32 to match size of target (15)" {  } { { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 cronometro.v(73) " "Warning (10230): Verilog HDL assignment warning at cronometro.v(73): truncated value with size 32 to match size of target (31)" {  } { { "cronometro.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador cronometro:comb_3\|decodificador:d1 " "Info: Elaborating entity \"decodificador\" for hierarchy \"cronometro:comb_3\|decodificador:d1\"" {  } { { "cronometro.v" "d1" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saidas cronometro:comb_3\|saidas:sd " "Info: Elaborating entity \"saidas\" for hierarchy \"cronometro:comb_3\|saidas:sd\"" {  } { { "cronometro.v" "sd" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/cronometro.v" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidas.v(8) " "Warning (10230): Verilog HDL assignment warning at saidas.v(8): truncated value with size 32 to match size of target (4)" {  } { { "saidas.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/saidas.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidas.v(9) " "Warning (10230): Verilog HDL assignment warning at saidas.v(9): truncated value with size 32 to match size of target (4)" {  } { { "saidas.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/saidas.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidas.v(10) " "Warning (10230): Verilog HDL assignment warning at saidas.v(10): truncated value with size 32 to match size of target (4)" {  } { { "saidas.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/saidas.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidas.v(11) " "Warning (10230): Verilog HDL assignment warning at saidas.v(11): truncated value with size 32 to match size of target (4)" {  } { { "saidas.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/saidas.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Info: Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:comb_3\|saidas:sd\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:comb_3\|saidas:sd\|Mod0\"" {  } { { "saidas.v" "Mod0" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/saidas.v" 8 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:comb_3\|saidas:sd\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:comb_3\|saidas:sd\|Div0\"" {  } { { "saidas.v" "Div0" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/saidas.v" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:comb_3\|saidas:sd\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:comb_3\|saidas:sd\|Mod1\"" {  } { { "saidas.v" "Mod1" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/saidas.v" 9 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:comb_3\|saidas:sd\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:comb_3\|saidas:sd\|Div1\"" {  } { { "saidas.v" "Div1" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/saidas.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:comb_3\|saidas:sd\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:comb_3\|saidas:sd\|Mod2\"" {  } { { "saidas.v" "Mod2" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/saidas.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:comb_3\|saidas:sd\|Div2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:comb_3\|saidas:sd\|Div2\"" {  } { { "saidas.v" "Div2" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/saidas.v" 11 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "cronometro:comb_3\|saidas:sd\|Mod3 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"cronometro:comb_3\|saidas:sd\|Mod3\"" {  } { { "saidas.v" "Mod3" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/saidas.v" 11 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cronometro:comb_3\|saidas:sd\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"cronometro:comb_3\|saidas:sd\|lpm_divide:Mod0\"" {  } { { "saidas.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/saidas.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cronometro:comb_3\|saidas:sd\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"cronometro:comb_3\|saidas:sd\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Info: Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "saidas.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/saidas.v" 8 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i6m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_i6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i6m " "Info: Found entity 1: lpm_divide_i6m" {  } { { "db/lpm_divide_i6m.tdf" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/lpm_divide_i6m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Info: Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Info: Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Info: Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Info: Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cronometro:comb_3\|saidas:sd\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"cronometro:comb_3\|saidas:sd\|lpm_divide:Div0\"" {  } { { "saidas.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/saidas.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cronometro:comb_3\|saidas:sd\|lpm_divide:Div0 " "Info: Instantiated megafunction \"cronometro:comb_3\|saidas:sd\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Info: Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "saidas.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/saidas.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_fem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fem " "Info: Found entity 1: lpm_divide_fem" {  } { { "db/lpm_divide_fem.tdf" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/lpm_divide_fem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cronometro:comb_3\|saidas:sd\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"cronometro:comb_3\|saidas:sd\|lpm_divide:Div1\"" {  } { { "saidas.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/saidas.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cronometro:comb_3\|saidas:sd\|lpm_divide:Div1 " "Info: Instantiated megafunction \"cronometro:comb_3\|saidas:sd\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Info: Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "saidas.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/saidas.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_iem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_iem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_iem " "Info: Found entity 1: lpm_divide_iem" {  } { { "db/lpm_divide_iem.tdf" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/lpm_divide_iem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Info: Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Info: Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/alt_u_div_c7f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cronometro:comb_3\|saidas:sd\|lpm_divide:Div2 " "Info: Elaborated megafunction instantiation \"cronometro:comb_3\|saidas:sd\|lpm_divide:Div2\"" {  } { { "saidas.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/saidas.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cronometro:comb_3\|saidas:sd\|lpm_divide:Div2 " "Info: Instantiated megafunction \"cronometro:comb_3\|saidas:sd\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 15 " "Info: Parameter \"LPM_WIDTHN\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Info: Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "saidas.v" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/saidas.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sfm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_sfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sfm " "Info: Found entity 1: lpm_divide_sfm" {  } { { "db/lpm_divide_sfm.tdf" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/lpm_divide_sfm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6nh " "Info: Found entity 1: sign_div_unsign_6nh" {  } { { "db/sign_div_unsign_6nh.tdf" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/sign_div_unsign_6nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0af.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0af " "Info: Found entity 1: alt_u_div_0af" {  } { { "db/alt_u_div_0af.tdf" "" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/alt_u_div_0af.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 5 " "Info: 5 registers lost all their fanouts during netlist optimizations. The first 5 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cronometro:comb_3\|estado~4 " "Info: Register \"cronometro:comb_3\|estado~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cronometro:comb_3\|estado~5 " "Info: Register \"cronometro:comb_3\|estado~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cronometro:comb_3\|estado~6 " "Info: Register \"cronometro:comb_3\|estado~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cronometro:comb_3\|pausar~3 " "Info: Register \"cronometro:comb_3\|pausar~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cronometro:comb_3\|contar~5 " "Info: Register \"cronometro:comb_3\|contar~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "cronometro:comb_3\|saidas:sd\|lpm_divide:Mod2\|lpm_divide_i6m:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~0 " "Info (17048): Logic cell \"cronometro:comb_3\|saidas:sd\|lpm_divide:Mod2\|lpm_divide_i6m:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~0\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_14_result_int\[0\]~0" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/alt_u_div_67f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "cronometro:comb_3\|saidas:sd\|lpm_divide:Mod2\|lpm_divide_i6m:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_9_result_int\[0\]~10 " "Info (17048): Logic cell \"cronometro:comb_3\|saidas:sd\|lpm_divide:Mod2\|lpm_divide_i6m:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/alt_u_div_67f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "cronometro:comb_3\|saidas:sd\|lpm_divide:Mod2\|lpm_divide_i6m:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_10_result_int\[0\]~10 " "Info (17048): Logic cell \"cronometro:comb_3\|saidas:sd\|lpm_divide:Mod2\|lpm_divide_i6m:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/alt_u_div_67f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "cronometro:comb_3\|saidas:sd\|lpm_divide:Mod2\|lpm_divide_i6m:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_11_result_int\[0\]~10 " "Info (17048): Logic cell \"cronometro:comb_3\|saidas:sd\|lpm_divide:Mod2\|lpm_divide_i6m:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/alt_u_div_67f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "cronometro:comb_3\|saidas:sd\|lpm_divide:Mod2\|lpm_divide_i6m:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10 " "Info (17048): Logic cell \"cronometro:comb_3\|saidas:sd\|lpm_divide:Mod2\|lpm_divide_i6m:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/alt_u_div_67f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "cronometro:comb_3\|saidas:sd\|lpm_divide:Mod2\|lpm_divide_i6m:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10 " "Info (17048): Logic cell \"cronometro:comb_3\|saidas:sd\|lpm_divide:Mod2\|lpm_divide_i6m:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/alt_u_div_67f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "cronometro:comb_3\|saidas:sd\|lpm_divide:Mod3\|lpm_divide_i6m:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~0 " "Info (17048): Logic cell \"cronometro:comb_3\|saidas:sd\|lpm_divide:Mod3\|lpm_divide_i6m:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_14_result_int\[0\]~0\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_14_result_int\[0\]~0" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/alt_u_div_67f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "cronometro:comb_3\|saidas:sd\|lpm_divide:Mod3\|lpm_divide_i6m:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10 " "Info (17048): Logic cell \"cronometro:comb_3\|saidas:sd\|lpm_divide:Mod3\|lpm_divide_i6m:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/alt_u_div_67f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "cronometro:comb_3\|saidas:sd\|lpm_divide:Mod3\|lpm_divide_i6m:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10 " "Info (17048): Logic cell \"cronometro:comb_3\|saidas:sd\|lpm_divide:Mod3\|lpm_divide_i6m:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/Mateus/Documents/UFPE/EngComp-p2/SD/projeto2/projetoSD2/db/alt_u_div_67f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1007 " "Info: Implemented 1007 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "974 " "Info: Implemented 974 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 26 08:40:38 2022 " "Info: Processing ended: Tue Apr 26 08:40:38 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
