{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1508631910438 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "part1 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"part1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1508631910469 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508631910506 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1508631910506 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll Cyclone II PLL " "Implemented PLL \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 14 31 0 0 " "Implementing clock multiplication of 14, clock division of 31, and phase shift of 0 degrees (0 ps) for clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/0000programs/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 944 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1508631910574 ""}  } { { "altpll.tdf" "" { Text "d:/0000programs/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 944 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1508631910574 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1508631910672 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1508631910685 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508631911198 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508631911198 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1508631911198 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1508631911198 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 4160 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508631911201 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 4161 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508631911201 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 4162 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1508631911201 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1508631911201 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1508631911212 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 192 " "No exact pin location assignment(s) for 8 pins of 192 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio_0\[39\] " "Pin gpio_0\[39\] not assigned to an exact location on the device" {  } { { "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" { gpio_0[39] } } } { "part1.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/part1.vhd" 26 0 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_0[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508631911381 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio_0\[38\] " "Pin gpio_0\[38\] not assigned to an exact location on the device" {  } { { "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" { gpio_0[38] } } } { "part1.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/part1.vhd" 26 0 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_0[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508631911381 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio_0\[37\] " "Pin gpio_0\[37\] not assigned to an exact location on the device" {  } { { "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" { gpio_0[37] } } } { "part1.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/part1.vhd" 26 0 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_0[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508631911381 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio_0\[36\] " "Pin gpio_0\[36\] not assigned to an exact location on the device" {  } { { "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" { gpio_0[36] } } } { "part1.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/part1.vhd" 26 0 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_0[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508631911381 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio_1\[39\] " "Pin gpio_1\[39\] not assigned to an exact location on the device" {  } { { "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" { gpio_1[39] } } } { "part1.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/part1.vhd" 27 0 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_1[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508631911381 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio_1\[38\] " "Pin gpio_1\[38\] not assigned to an exact location on the device" {  } { { "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" { gpio_1[38] } } } { "part1.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/part1.vhd" 27 0 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_1[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508631911381 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio_1\[37\] " "Pin gpio_1\[37\] not assigned to an exact location on the device" {  } { { "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" { gpio_1[37] } } } { "part1.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/part1.vhd" 27 0 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_1[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508631911381 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpio_1\[36\] " "Pin gpio_1\[36\] not assigned to an exact location on the device" {  } { { "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" { gpio_1[36] } } } { "part1.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/part1.vhd" 27 0 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_1[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1508631911381 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1508631911381 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "59 " "TimeQuest Timing Analyzer is analyzing 59 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1508631911703 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "part1.sdc " "Synopsys Design Constraints File file not found: 'part1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1508631911707 ""}
{ "Info" "ITDC_TIMEQUEST_USING_TAN_FMAX_REQ" "" "TimeQuest will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored." {  } {  } 0 336004 "TimeQuest will use the Classic Timing Analyzer's FMAX_REQUIREMENT assignment (or --fmax command-line argument) as default timing requirement. Any other Classic Timing Analyzer assignment will be ignored." 0 0 "Fitter" 0 -1 1508631911707 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1508631911708 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1508631911724 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|addressing17Max\[17\]~34  from: datac  to: combout " "Cell: memory\|addressing17Max\[17\]~34  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508631911770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|addressing17Max\[17\]~37  from: dataa  to: combout " "Cell: memory\|addressing17Max\[17\]~37  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508631911770 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|addressing17Max\[17\]~42  from: datac  to: combout " "Cell: memory\|addressing17Max\[17\]~42  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1508631911770 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1508631911770 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1508631911784 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1508631911785 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1508631911785 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|left_audio_fifo_read_space\[0\] " "   1.000 audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|left_audio_fifo_read_space\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1508631911785 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 bluetooth_module:bluetooth\|clock_48KHz " "   1.000 bluetooth_module:bluetooth\|clock_48KHz" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1508631911785 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 bluetooth_module:bluetooth\|rxStream\[0\] " "   1.000 bluetooth_module:bluetooth\|rxStream\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1508631911785 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000  clock_24\[0\] " "   1.000  clock_24\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1508631911785 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037     clock_50 " "  37.037     clock_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1508631911785 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       key\[3\] " "   1.000       key\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1508631911785 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  82.010 my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] " "  82.010 my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1508631911785 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1508631911785 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1508631911925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|right_audio_fifo_read_space\[0\] " "Destination node audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|right_audio_fifo_read_space\[0\]" {  } { { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/altera_up_audio_in_deserializer.v" 150 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 803 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|right_audio_fifo_read_space\[1\] " "Destination node audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|right_audio_fifo_read_space\[1\]" {  } { { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/altera_up_audio_in_deserializer.v" 150 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 827 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|right_audio_fifo_read_space\[2\] " "Destination node audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|right_audio_fifo_read_space\[2\]" {  } { { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/altera_up_audio_in_deserializer.v" 150 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 828 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|right_audio_fifo_read_space\[3\] " "Destination node audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|right_audio_fifo_read_space\[3\]" {  } { { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/altera_up_audio_in_deserializer.v" 150 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 829 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|right_audio_fifo_read_space\[4\] " "Destination node audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|right_audio_fifo_read_space\[4\]" {  } { { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/altera_up_audio_in_deserializer.v" 150 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 830 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|right_audio_fifo_read_space\[5\] " "Destination node audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|right_audio_fifo_read_space\[5\]" {  } { { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/altera_up_audio_in_deserializer.v" 150 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 831 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|right_audio_fifo_read_space\[6\] " "Destination node audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|right_audio_fifo_read_space\[6\]" {  } { { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/altera_up_audio_in_deserializer.v" 150 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 832 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|right_audio_fifo_read_space\[7\] " "Destination node audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|right_audio_fifo_read_space\[7\]" {  } { { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/altera_up_audio_in_deserializer.v" 150 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|right_audio_fifo_read_space[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 833 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|left_audio_fifo_read_space\[1\] " "Destination node audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|left_audio_fifo_read_space\[1\]" {  } { { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/altera_up_audio_in_deserializer.v" 139 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 834 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|left_audio_fifo_read_space\[2\] " "Destination node audio_codec:codec\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|left_audio_fifo_read_space\[2\]" {  } { { "altera_up_audio_in_deserializer.v" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/altera_up_audio_in_deserializer.v" 139 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 835 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911925 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1508631911925 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1508631911925 ""}  } { { "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" { clock_50 } } } { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_50" } } } } { "part1.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/part1.vhd" 9 0 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 250 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508631911925 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1508631911927 ""}  } { { "altpll.tdf" "" { Text "d:/0000programs/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 944 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508631911927 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_24\[0\] (placed in PIN B12 (CLK8, LVDSCLK4n, Input)) " "Automatically promoted node clock_24\[0\] (placed in PIN B12 (CLK8, LVDSCLK4n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1508631911928 ""}  } { { "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" { clock_24[0] } } } { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_24\[0\]" } } } } { "part1.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/part1.vhd" 11 0 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_24[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508631911928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "write_s  " "Automatically promoted node write_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1508631911928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SRAM:memory\|mode\[2\]~4 " "Destination node SRAM:memory\|mode\[2\]~4" {  } { { "Memory_SRAM.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/Memory_SRAM.vhd" 292 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:memory|mode[2]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 1901 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|comb~0 " "Destination node audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|comb~0" {  } { { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 1954 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|comb~1 " "Destination node audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|comb~1" {  } { { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 2065 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|usedw_will_be_1~0 " "Destination node audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|usedw_will_be_1~0" {  } { { "db/a_dpfifo_pn31.tdf" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/db/a_dpfifo_pn31.tdf" 70 2 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|usedw_will_be_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 2067 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|usedw_will_be_1~0 " "Destination node audio_codec:codec\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_6041:auto_generated\|a_dpfifo_pn31:dpfifo\|usedw_will_be_1~0" {  } { { "db/a_dpfifo_pn31.tdf" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/db/a_dpfifo_pn31.tdf" 70 2 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_6041:auto_generated|a_dpfifo_pn31:dpfifo|usedw_will_be_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 2072 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gpio_1\[0\] " "Destination node gpio_1\[0\]" {  } { { "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/0000programs/altera/13.0/quartus/bin/pin_planner.ppl" { gpio_1[0] } } } { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "gpio_1\[0\]" } } } } { "part1.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/part1.vhd" 27 0 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911928 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1508631911928 ""}  } { { "part1.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/part1.vhd" 150 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { write_s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 950 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508631911928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM:memory\|sram_dq\[0\]~17  " "Automatically promoted node SRAM:memory\|sram_dq\[0\]~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1508631911929 ""}  } { { "Memory_SRAM.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/Memory_SRAM.vhd" 127 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:memory|sram_dq[0]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 2202 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508631911929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM:memory\|ledr\[9\]~0  " "Automatically promoted node SRAM:memory\|ledr\[9\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1508631911930 ""}  } { { "Memory_SRAM.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/Memory_SRAM.vhd" 127 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:memory|ledr[9]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 1689 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508631911930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bluetooth_module:bluetooth\|clock_48KHz  " "Automatically promoted node bluetooth_module:bluetooth\|clock_48KHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1508631911930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bluetooth_module:bluetooth\|rxStream\[7\] " "Destination node bluetooth_module:bluetooth\|rxStream\[7\]" {  } { { "Bluetooth_COM.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/Bluetooth_COM.vhd" 74 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { bluetooth_module:bluetooth|rxStream[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 543 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bluetooth_module:bluetooth\|rxStream\[6\] " "Destination node bluetooth_module:bluetooth\|rxStream\[6\]" {  } { { "Bluetooth_COM.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/Bluetooth_COM.vhd" 74 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { bluetooth_module:bluetooth|rxStream[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 542 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bluetooth_module:bluetooth\|rxStream\[5\] " "Destination node bluetooth_module:bluetooth\|rxStream\[5\]" {  } { { "Bluetooth_COM.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/Bluetooth_COM.vhd" 74 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { bluetooth_module:bluetooth|rxStream[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 541 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bluetooth_module:bluetooth\|rxStream\[4\] " "Destination node bluetooth_module:bluetooth\|rxStream\[4\]" {  } { { "Bluetooth_COM.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/Bluetooth_COM.vhd" 74 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { bluetooth_module:bluetooth|rxStream[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 540 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bluetooth_module:bluetooth\|rxStream\[3\] " "Destination node bluetooth_module:bluetooth\|rxStream\[3\]" {  } { { "Bluetooth_COM.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/Bluetooth_COM.vhd" 74 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { bluetooth_module:bluetooth|rxStream[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 539 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bluetooth_module:bluetooth\|rxStream\[2\] " "Destination node bluetooth_module:bluetooth\|rxStream\[2\]" {  } { { "Bluetooth_COM.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/Bluetooth_COM.vhd" 74 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { bluetooth_module:bluetooth|rxStream[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 538 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bluetooth_module:bluetooth\|rxStream\[1\] " "Destination node bluetooth_module:bluetooth\|rxStream\[1\]" {  } { { "Bluetooth_COM.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/Bluetooth_COM.vhd" 74 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { bluetooth_module:bluetooth|rxStream[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 537 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "bluetooth_module:bluetooth\|clock_48KHz~0 " "Destination node bluetooth_module:bluetooth\|clock_48KHz~0" {  } { { "Bluetooth_COM.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/Bluetooth_COM.vhd" 34 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { bluetooth_module:bluetooth|clock_48KHz~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 1924 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1508631911930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1508631911930 ""}  } { { "Bluetooth_COM.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/Bluetooth_COM.vhd" 34 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { bluetooth_module:bluetooth|clock_48KHz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 560 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508631911930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM:memory\|ledg\[7\]~1  " "Automatically promoted node SRAM:memory\|ledg\[7\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1508631911931 ""}  } { { "Memory_SRAM.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/Memory_SRAM.vhd" 127 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:memory|ledg[7]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 1681 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508631911931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SRAM:memory\|appSRA\[0\]~10  " "Automatically promoted node SRAM:memory\|appSRA\[0\]~10 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1508631911931 ""}  } { { "Memory_SRAM.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/Memory_SRAM.vhd" 127 -1 0 } } { "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/0000programs/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM:memory|appSRA[0]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 0 { 0 ""} 0 2231 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1508631911931 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1508631912249 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508631912253 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1508631912253 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508631912259 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1508631912521 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1508631912521 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1508631912521 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1508631912522 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1508631912526 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1508631912526 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1508631912530 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1508631912531 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 I/O " "Packed 24 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1508631912535 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "19 " "Created 19 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1508631912535 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1508631912535 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 4 4 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 4 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1508631912576 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1508631912576 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1508631912576 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508631912578 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 32 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508631912578 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 10 33 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508631912578 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 34 6 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508631912578 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 36 3 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508631912578 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 30 6 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508631912578 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508631912578 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 41 2 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1508631912578 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1508631912578 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1508631912578 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll compensate_clock 0 " "PLL \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "d:/0000programs/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "clock_generator.v" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/clock_generator.v" 134 0 0 } } { "part1.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/part1.vhd" 174 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1508631912658 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll clk\[0\] aud_xck " "PLL \"clock_generator:my_clock_gen\|altpll:DE_Clock_Generator_Audio\|pll\" output port clk\[0\] feeds output pin \"aud_xck\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/0000programs/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "clock_generator.v" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/clock_generator.v" 134 0 0 } } { "part1.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/part1.vhd" 174 0 0 } } { "part1.vhd" "" { Text "C:/Users/MartialBuda/Desktop/Project Echo/part1.vhd" 16 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1508631912659 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "EXT_CLOCK " "Ignored I/O standard assignment to node \"EXT_CLOCK\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_CLK " "Ignored I/O standard assignment to node \"PS2_CLK\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "PS2_DAT " "Ignored I/O standard assignment to node \"PS2_DAT\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCK " "Ignored I/O standard assignment to node \"TCK\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TCS " "Ignored I/O standard assignment to node \"TCS\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDI " "Ignored I/O standard assignment to node \"TDI\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "TDO " "Ignored I/O standard assignment to node \"TDO\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_RXD " "Ignored I/O standard assignment to node \"UART_RXD\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "UART_TXD " "Ignored I/O standard assignment to node \"UART_TXD\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[0\] " "Ignored I/O standard assignment to node \"VGA_B\[0\]\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[1\] " "Ignored I/O standard assignment to node \"VGA_B\[1\]\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[2\] " "Ignored I/O standard assignment to node \"VGA_B\[2\]\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_B\[3\] " "Ignored I/O standard assignment to node \"VGA_B\[3\]\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[0\] " "Ignored I/O standard assignment to node \"VGA_G\[0\]\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[1\] " "Ignored I/O standard assignment to node \"VGA_G\[1\]\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[2\] " "Ignored I/O standard assignment to node \"VGA_G\[2\]\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_G\[3\] " "Ignored I/O standard assignment to node \"VGA_G\[3\]\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_HS " "Ignored I/O standard assignment to node \"VGA_HS\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[0\] " "Ignored I/O standard assignment to node \"VGA_R\[0\]\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[1\] " "Ignored I/O standard assignment to node \"VGA_R\[1\]\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[2\] " "Ignored I/O standard assignment to node \"VGA_R\[2\]\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_R\[3\] " "Ignored I/O standard assignment to node \"VGA_R\[3\]\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "VGA_VS " "Ignored I/O standard assignment to node \"VGA_VS\"" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1508631912723 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1508631912723 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/0000programs/altera/13.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1508631912725 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1508631912725 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508631912733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1508631914623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508631915574 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1508631915602 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1508631922329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508631922329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1508631922952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X12_Y0 X24_Y13 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } { { "loc" "" { Generic "C:/Users/MartialBuda/Desktop/Project Echo/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13"} 12 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1508631927286 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1508631927286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508631930821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1508631930830 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1508631930830 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.34 " "Total time spent on timing analysis during the Fitter is 4.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1508631931006 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508631931021 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "129 " "Found 129 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "i2c_sdat 0 " "Pin \"i2c_sdat\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[0\] 0 " "Pin \"sram_dq\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[1\] 0 " "Pin \"sram_dq\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[2\] 0 " "Pin \"sram_dq\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[3\] 0 " "Pin \"sram_dq\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[4\] 0 " "Pin \"sram_dq\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[5\] 0 " "Pin \"sram_dq\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[6\] 0 " "Pin \"sram_dq\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[7\] 0 " "Pin \"sram_dq\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[8\] 0 " "Pin \"sram_dq\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[9\] 0 " "Pin \"sram_dq\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[10\] 0 " "Pin \"sram_dq\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[11\] 0 " "Pin \"sram_dq\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[12\] 0 " "Pin \"sram_dq\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[13\] 0 " "Pin \"sram_dq\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[14\] 0 " "Pin \"sram_dq\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_dq\[15\] 0 " "Pin \"sram_dq\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "i2c_sclk 0 " "Pin \"i2c_sclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aud_xck 0 " "Pin \"aud_xck\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "aud_dacdat 0 " "Pin \"aud_dacdat\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[39\] 0 " "Pin \"gpio_1\[39\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[38\] 0 " "Pin \"gpio_1\[38\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[37\] 0 " "Pin \"gpio_1\[37\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[36\] 0 " "Pin \"gpio_1\[36\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[35\] 0 " "Pin \"gpio_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[34\] 0 " "Pin \"gpio_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[33\] 0 " "Pin \"gpio_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[32\] 0 " "Pin \"gpio_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[31\] 0 " "Pin \"gpio_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[30\] 0 " "Pin \"gpio_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[29\] 0 " "Pin \"gpio_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[28\] 0 " "Pin \"gpio_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[27\] 0 " "Pin \"gpio_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[26\] 0 " "Pin \"gpio_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[25\] 0 " "Pin \"gpio_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[24\] 0 " "Pin \"gpio_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[23\] 0 " "Pin \"gpio_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[22\] 0 " "Pin \"gpio_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[21\] 0 " "Pin \"gpio_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[20\] 0 " "Pin \"gpio_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[19\] 0 " "Pin \"gpio_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[18\] 0 " "Pin \"gpio_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[17\] 0 " "Pin \"gpio_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[16\] 0 " "Pin \"gpio_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[15\] 0 " "Pin \"gpio_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[14\] 0 " "Pin \"gpio_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[13\] 0 " "Pin \"gpio_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[12\] 0 " "Pin \"gpio_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[11\] 0 " "Pin \"gpio_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[10\] 0 " "Pin \"gpio_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[9\] 0 " "Pin \"gpio_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[8\] 0 " "Pin \"gpio_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[7\] 0 " "Pin \"gpio_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[6\] 0 " "Pin \"gpio_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[5\] 0 " "Pin \"gpio_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[4\] 0 " "Pin \"gpio_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[3\] 0 " "Pin \"gpio_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[2\] 0 " "Pin \"gpio_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[1\] 0 " "Pin \"gpio_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "gpio_1\[0\] 0 " "Pin \"gpio_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[0\] 0 " "Pin \"sram_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[1\] 0 " "Pin \"sram_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[2\] 0 " "Pin \"sram_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[3\] 0 " "Pin \"sram_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[4\] 0 " "Pin \"sram_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[5\] 0 " "Pin \"sram_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[6\] 0 " "Pin \"sram_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[7\] 0 " "Pin \"sram_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[8\] 0 " "Pin \"sram_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[9\] 0 " "Pin \"sram_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[10\] 0 " "Pin \"sram_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[11\] 0 " "Pin \"sram_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[12\] 0 " "Pin \"sram_addr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[13\] 0 " "Pin \"sram_addr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[14\] 0 " "Pin \"sram_addr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[15\] 0 " "Pin \"sram_addr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[16\] 0 " "Pin \"sram_addr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_addr\[17\] 0 " "Pin \"sram_addr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_we_n 0 " "Pin \"sram_we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_oe_n 0 " "Pin \"sram_oe_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_ub_n 0 " "Pin \"sram_ub_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_lb_n 0 " "Pin \"sram_lb_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sram_ce_n 0 " "Pin \"sram_ce_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[6\] 0 " "Pin \"hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[5\] 0 " "Pin \"hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[4\] 0 " "Pin \"hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[3\] 0 " "Pin \"hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[2\] 0 " "Pin \"hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[1\] 0 " "Pin \"hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[0\] 0 " "Pin \"hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[6\] 0 " "Pin \"hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[5\] 0 " "Pin \"hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[4\] 0 " "Pin \"hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[3\] 0 " "Pin \"hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[2\] 0 " "Pin \"hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[1\] 0 " "Pin \"hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[0\] 0 " "Pin \"hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[6\] 0 " "Pin \"hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[5\] 0 " "Pin \"hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[4\] 0 " "Pin \"hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[3\] 0 " "Pin \"hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[2\] 0 " "Pin \"hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[1\] 0 " "Pin \"hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[0\] 0 " "Pin \"hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[6\] 0 " "Pin \"hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[5\] 0 " "Pin \"hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[4\] 0 " "Pin \"hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[3\] 0 " "Pin \"hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[2\] 0 " "Pin \"hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[1\] 0 " "Pin \"hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[0\] 0 " "Pin \"hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[0\] 0 " "Pin \"ledg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[1\] 0 " "Pin \"ledg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[2\] 0 " "Pin \"ledg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[3\] 0 " "Pin \"ledg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[4\] 0 " "Pin \"ledg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[5\] 0 " "Pin \"ledg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[6\] 0 " "Pin \"ledg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[7\] 0 " "Pin \"ledg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[0\] 0 " "Pin \"ledr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[1\] 0 " "Pin \"ledr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[2\] 0 " "Pin \"ledr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[3\] 0 " "Pin \"ledr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[4\] 0 " "Pin \"ledr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[5\] 0 " "Pin \"ledr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[6\] 0 " "Pin \"ledr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[7\] 0 " "Pin \"ledr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[8\] 0 " "Pin \"ledr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[9\] 0 " "Pin \"ledr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1508631931106 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1508631931106 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508631932087 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1508631932298 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1508631933285 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1508631934036 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1508631934077 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1508631934268 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1508631934272 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/MartialBuda/Desktop/Project Echo/part1.fit.smsg " "Generated suppressed messages file C:/Users/MartialBuda/Desktop/Project Echo/part1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1508631934698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 130 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "460 " "Peak virtual memory: 460 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1508631935561 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 21 22:25:35 2017 " "Processing ended: Sat Oct 21 22:25:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1508631935561 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1508631935561 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1508631935561 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1508631935561 ""}
