
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//wipefs_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402140 <.init>:
  402140:	stp	x29, x30, [sp, #-16]!
  402144:	mov	x29, sp
  402148:	bl	4027e0 <ferror@plt+0x60>
  40214c:	ldp	x29, x30, [sp], #16
  402150:	ret

Disassembly of section .plt:

0000000000402160 <memcpy@plt-0x20>:
  402160:	stp	x16, x30, [sp, #-16]!
  402164:	adrp	x16, 417000 <ferror@plt+0x14880>
  402168:	ldr	x17, [x16, #4088]
  40216c:	add	x16, x16, #0xff8
  402170:	br	x17
  402174:	nop
  402178:	nop
  40217c:	nop

0000000000402180 <memcpy@plt>:
  402180:	adrp	x16, 418000 <ferror@plt+0x15880>
  402184:	ldr	x17, [x16]
  402188:	add	x16, x16, #0x0
  40218c:	br	x17

0000000000402190 <scols_column_set_json_type@plt>:
  402190:	adrp	x16, 418000 <ferror@plt+0x15880>
  402194:	ldr	x17, [x16, #8]
  402198:	add	x16, x16, #0x8
  40219c:	br	x17

00000000004021a0 <_exit@plt>:
  4021a0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4021a4:	ldr	x17, [x16, #16]
  4021a8:	add	x16, x16, #0x10
  4021ac:	br	x17

00000000004021b0 <strtoul@plt>:
  4021b0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4021b4:	ldr	x17, [x16, #24]
  4021b8:	add	x16, x16, #0x18
  4021bc:	br	x17

00000000004021c0 <strlen@plt>:
  4021c0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4021c4:	ldr	x17, [x16, #32]
  4021c8:	add	x16, x16, #0x20
  4021cc:	br	x17

00000000004021d0 <fputs@plt>:
  4021d0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4021d4:	ldr	x17, [x16, #40]
  4021d8:	add	x16, x16, #0x28
  4021dc:	br	x17

00000000004021e0 <exit@plt>:
  4021e0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4021e4:	ldr	x17, [x16, #48]
  4021e8:	add	x16, x16, #0x30
  4021ec:	br	x17

00000000004021f0 <dup@plt>:
  4021f0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4021f4:	ldr	x17, [x16, #56]
  4021f8:	add	x16, x16, #0x38
  4021fc:	br	x17

0000000000402200 <scols_line_refer_data@plt>:
  402200:	adrp	x16, 418000 <ferror@plt+0x15880>
  402204:	ldr	x17, [x16, #64]
  402208:	add	x16, x16, #0x40
  40220c:	br	x17

0000000000402210 <blkid_do_probe@plt>:
  402210:	adrp	x16, 418000 <ferror@plt+0x15880>
  402214:	ldr	x17, [x16, #72]
  402218:	add	x16, x16, #0x48
  40221c:	br	x17

0000000000402220 <strtoll@plt>:
  402220:	adrp	x16, 418000 <ferror@plt+0x15880>
  402224:	ldr	x17, [x16, #80]
  402228:	add	x16, x16, #0x50
  40222c:	br	x17

0000000000402230 <scols_table_set_name@plt>:
  402230:	adrp	x16, 418000 <ferror@plt+0x15880>
  402234:	ldr	x17, [x16, #88]
  402238:	add	x16, x16, #0x58
  40223c:	br	x17

0000000000402240 <blkid_probe_lookup_value@plt>:
  402240:	adrp	x16, 418000 <ferror@plt+0x15880>
  402244:	ldr	x17, [x16, #96]
  402248:	add	x16, x16, #0x60
  40224c:	br	x17

0000000000402250 <strtod@plt>:
  402250:	adrp	x16, 418000 <ferror@plt+0x15880>
  402254:	ldr	x17, [x16, #104]
  402258:	add	x16, x16, #0x68
  40225c:	br	x17

0000000000402260 <scols_table_enable_noheadings@plt>:
  402260:	adrp	x16, 418000 <ferror@plt+0x15880>
  402264:	ldr	x17, [x16, #112]
  402268:	add	x16, x16, #0x70
  40226c:	br	x17

0000000000402270 <scols_column_get_header@plt>:
  402270:	adrp	x16, 418000 <ferror@plt+0x15880>
  402274:	ldr	x17, [x16, #120]
  402278:	add	x16, x16, #0x78
  40227c:	br	x17

0000000000402280 <scols_table_new_column@plt>:
  402280:	adrp	x16, 418000 <ferror@plt+0x15880>
  402284:	ldr	x17, [x16, #128]
  402288:	add	x16, x16, #0x80
  40228c:	br	x17

0000000000402290 <blkid_new_probe_from_filename@plt>:
  402290:	adrp	x16, 418000 <ferror@plt+0x15880>
  402294:	ldr	x17, [x16, #136]
  402298:	add	x16, x16, #0x88
  40229c:	br	x17

00000000004022a0 <scols_free_iter@plt>:
  4022a0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4022a4:	ldr	x17, [x16, #144]
  4022a8:	add	x16, x16, #0x90
  4022ac:	br	x17

00000000004022b0 <blkid_probe_enable_superblocks@plt>:
  4022b0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4022b4:	ldr	x17, [x16, #152]
  4022b8:	add	x16, x16, #0x98
  4022bc:	br	x17

00000000004022c0 <putc@plt>:
  4022c0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4022c4:	ldr	x17, [x16, #160]
  4022c8:	add	x16, x16, #0xa0
  4022cc:	br	x17

00000000004022d0 <__cxa_atexit@plt>:
  4022d0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4022d4:	ldr	x17, [x16, #168]
  4022d8:	add	x16, x16, #0xa8
  4022dc:	br	x17

00000000004022e0 <fputc@plt>:
  4022e0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4022e4:	ldr	x17, [x16, #176]
  4022e8:	add	x16, x16, #0xb0
  4022ec:	br	x17

00000000004022f0 <scols_table_enable_raw@plt>:
  4022f0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4022f4:	ldr	x17, [x16, #184]
  4022f8:	add	x16, x16, #0xb8
  4022fc:	br	x17

0000000000402300 <scols_table_set_column_separator@plt>:
  402300:	adrp	x16, 418000 <ferror@plt+0x15880>
  402304:	ldr	x17, [x16, #192]
  402308:	add	x16, x16, #0xc0
  40230c:	br	x17

0000000000402310 <blkid_probe_enable_partitions@plt>:
  402310:	adrp	x16, 418000 <ferror@plt+0x15880>
  402314:	ldr	x17, [x16, #200]
  402318:	add	x16, x16, #0xc8
  40231c:	br	x17

0000000000402320 <blkid_probe_step_back@plt>:
  402320:	adrp	x16, 418000 <ferror@plt+0x15880>
  402324:	ldr	x17, [x16, #208]
  402328:	add	x16, x16, #0xd0
  40232c:	br	x17

0000000000402330 <snprintf@plt>:
  402330:	adrp	x16, 418000 <ferror@plt+0x15880>
  402334:	ldr	x17, [x16, #216]
  402338:	add	x16, x16, #0xd8
  40233c:	br	x17

0000000000402340 <localeconv@plt>:
  402340:	adrp	x16, 418000 <ferror@plt+0x15880>
  402344:	ldr	x17, [x16, #224]
  402348:	add	x16, x16, #0xe0
  40234c:	br	x17

0000000000402350 <fileno@plt>:
  402350:	adrp	x16, 418000 <ferror@plt+0x15880>
  402354:	ldr	x17, [x16, #232]
  402358:	add	x16, x16, #0xe8
  40235c:	br	x17

0000000000402360 <blkid_probe_set_device@plt>:
  402360:	adrp	x16, 418000 <ferror@plt+0x15880>
  402364:	ldr	x17, [x16, #240]
  402368:	add	x16, x16, #0xf0
  40236c:	br	x17

0000000000402370 <fsync@plt>:
  402370:	adrp	x16, 418000 <ferror@plt+0x15880>
  402374:	ldr	x17, [x16, #248]
  402378:	add	x16, x16, #0xf8
  40237c:	br	x17

0000000000402380 <malloc@plt>:
  402380:	adrp	x16, 418000 <ferror@plt+0x15880>
  402384:	ldr	x17, [x16, #256]
  402388:	add	x16, x16, #0x100
  40238c:	br	x17

0000000000402390 <open@plt>:
  402390:	adrp	x16, 418000 <ferror@plt+0x15880>
  402394:	ldr	x17, [x16, #264]
  402398:	add	x16, x16, #0x108
  40239c:	br	x17

00000000004023a0 <__strtol_internal@plt>:
  4023a0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4023a4:	ldr	x17, [x16, #272]
  4023a8:	add	x16, x16, #0x110
  4023ac:	br	x17

00000000004023b0 <strncmp@plt>:
  4023b0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4023b4:	ldr	x17, [x16, #280]
  4023b8:	add	x16, x16, #0x118
  4023bc:	br	x17

00000000004023c0 <bindtextdomain@plt>:
  4023c0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4023c4:	ldr	x17, [x16, #288]
  4023c8:	add	x16, x16, #0x120
  4023cc:	br	x17

00000000004023d0 <__libc_start_main@plt>:
  4023d0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4023d4:	ldr	x17, [x16, #296]
  4023d8:	add	x16, x16, #0x128
  4023dc:	br	x17

00000000004023e0 <fgetc@plt>:
  4023e0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4023e4:	ldr	x17, [x16, #304]
  4023e8:	add	x16, x16, #0x130
  4023ec:	br	x17

00000000004023f0 <scols_new_table@plt>:
  4023f0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4023f4:	ldr	x17, [x16, #312]
  4023f8:	add	x16, x16, #0x138
  4023fc:	br	x17

0000000000402400 <blkid_probe_is_wholedisk@plt>:
  402400:	adrp	x16, 418000 <ferror@plt+0x15880>
  402404:	ldr	x17, [x16, #320]
  402408:	add	x16, x16, #0x140
  40240c:	br	x17

0000000000402410 <blkid_probe_set_superblocks_flags@plt>:
  402410:	adrp	x16, 418000 <ferror@plt+0x15880>
  402414:	ldr	x17, [x16, #328]
  402418:	add	x16, x16, #0x148
  40241c:	br	x17

0000000000402420 <__strtoul_internal@plt>:
  402420:	adrp	x16, 418000 <ferror@plt+0x15880>
  402424:	ldr	x17, [x16, #336]
  402428:	add	x16, x16, #0x150
  40242c:	br	x17

0000000000402430 <calloc@plt>:
  402430:	adrp	x16, 418000 <ferror@plt+0x15880>
  402434:	ldr	x17, [x16, #344]
  402438:	add	x16, x16, #0x158
  40243c:	br	x17

0000000000402440 <__xpg_basename@plt>:
  402440:	adrp	x16, 418000 <ferror@plt+0x15880>
  402444:	ldr	x17, [x16, #352]
  402448:	add	x16, x16, #0x160
  40244c:	br	x17

0000000000402450 <strdup@plt>:
  402450:	adrp	x16, 418000 <ferror@plt+0x15880>
  402454:	ldr	x17, [x16, #360]
  402458:	add	x16, x16, #0x168
  40245c:	br	x17

0000000000402460 <scols_table_new_line@plt>:
  402460:	adrp	x16, 418000 <ferror@plt+0x15880>
  402464:	ldr	x17, [x16, #368]
  402468:	add	x16, x16, #0x170
  40246c:	br	x17

0000000000402470 <scols_unref_table@plt>:
  402470:	adrp	x16, 418000 <ferror@plt+0x15880>
  402474:	ldr	x17, [x16, #376]
  402478:	add	x16, x16, #0x178
  40247c:	br	x17

0000000000402480 <close@plt>:
  402480:	adrp	x16, 418000 <ferror@plt+0x15880>
  402484:	ldr	x17, [x16, #384]
  402488:	add	x16, x16, #0x180
  40248c:	br	x17

0000000000402490 <__gmon_start__@plt>:
  402490:	adrp	x16, 418000 <ferror@plt+0x15880>
  402494:	ldr	x17, [x16, #392]
  402498:	add	x16, x16, #0x188
  40249c:	br	x17

00000000004024a0 <write@plt>:
  4024a0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4024a4:	ldr	x17, [x16, #400]
  4024a8:	add	x16, x16, #0x190
  4024ac:	br	x17

00000000004024b0 <abort@plt>:
  4024b0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4024b4:	ldr	x17, [x16, #408]
  4024b8:	add	x16, x16, #0x198
  4024bc:	br	x17

00000000004024c0 <scols_table_is_empty@plt>:
  4024c0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4024c4:	ldr	x17, [x16, #416]
  4024c8:	add	x16, x16, #0x1a0
  4024cc:	br	x17

00000000004024d0 <puts@plt>:
  4024d0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4024d4:	ldr	x17, [x16, #424]
  4024d8:	add	x16, x16, #0x1a8
  4024dc:	br	x17

00000000004024e0 <textdomain@plt>:
  4024e0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4024e4:	ldr	x17, [x16, #432]
  4024e8:	add	x16, x16, #0x1b0
  4024ec:	br	x17

00000000004024f0 <getopt_long@plt>:
  4024f0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4024f4:	ldr	x17, [x16, #440]
  4024f8:	add	x16, x16, #0x1b8
  4024fc:	br	x17

0000000000402500 <strcmp@plt>:
  402500:	adrp	x16, 418000 <ferror@plt+0x15880>
  402504:	ldr	x17, [x16, #448]
  402508:	add	x16, x16, #0x1c0
  40250c:	br	x17

0000000000402510 <warn@plt>:
  402510:	adrp	x16, 418000 <ferror@plt+0x15880>
  402514:	ldr	x17, [x16, #456]
  402518:	add	x16, x16, #0x1c8
  40251c:	br	x17

0000000000402520 <__ctype_b_loc@plt>:
  402520:	adrp	x16, 418000 <ferror@plt+0x15880>
  402524:	ldr	x17, [x16, #464]
  402528:	add	x16, x16, #0x1d0
  40252c:	br	x17

0000000000402530 <blkid_probe_set_partitions_flags@plt>:
  402530:	adrp	x16, 418000 <ferror@plt+0x15880>
  402534:	ldr	x17, [x16, #472]
  402538:	add	x16, x16, #0x1d8
  40253c:	br	x17

0000000000402540 <strtol@plt>:
  402540:	adrp	x16, 418000 <ferror@plt+0x15880>
  402544:	ldr	x17, [x16, #480]
  402548:	add	x16, x16, #0x1e0
  40254c:	br	x17

0000000000402550 <scols_table_next_column@plt>:
  402550:	adrp	x16, 418000 <ferror@plt+0x15880>
  402554:	ldr	x17, [x16, #488]
  402558:	add	x16, x16, #0x1e8
  40255c:	br	x17

0000000000402560 <blkid_new_probe@plt>:
  402560:	adrp	x16, 418000 <ferror@plt+0x15880>
  402564:	ldr	x17, [x16, #496]
  402568:	add	x16, x16, #0x1f0
  40256c:	br	x17

0000000000402570 <scols_cell_get_data@plt>:
  402570:	adrp	x16, 418000 <ferror@plt+0x15880>
  402574:	ldr	x17, [x16, #504]
  402578:	add	x16, x16, #0x1f8
  40257c:	br	x17

0000000000402580 <free@plt>:
  402580:	adrp	x16, 418000 <ferror@plt+0x15880>
  402584:	ldr	x17, [x16, #512]
  402588:	add	x16, x16, #0x200
  40258c:	br	x17

0000000000402590 <scols_table_enable_json@plt>:
  402590:	adrp	x16, 418000 <ferror@plt+0x15880>
  402594:	ldr	x17, [x16, #520]
  402598:	add	x16, x16, #0x208
  40259c:	br	x17

00000000004025a0 <strncasecmp@plt>:
  4025a0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4025a4:	ldr	x17, [x16, #528]
  4025a8:	add	x16, x16, #0x210
  4025ac:	br	x17

00000000004025b0 <nanosleep@plt>:
  4025b0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4025b4:	ldr	x17, [x16, #536]
  4025b8:	add	x16, x16, #0x218
  4025bc:	br	x17

00000000004025c0 <vasprintf@plt>:
  4025c0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4025c4:	ldr	x17, [x16, #544]
  4025c8:	add	x16, x16, #0x220
  4025cc:	br	x17

00000000004025d0 <strndup@plt>:
  4025d0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4025d4:	ldr	x17, [x16, #552]
  4025d8:	add	x16, x16, #0x228
  4025dc:	br	x17

00000000004025e0 <strspn@plt>:
  4025e0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4025e4:	ldr	x17, [x16, #560]
  4025e8:	add	x16, x16, #0x230
  4025ec:	br	x17

00000000004025f0 <strchr@plt>:
  4025f0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4025f4:	ldr	x17, [x16, #568]
  4025f8:	add	x16, x16, #0x238
  4025fc:	br	x17

0000000000402600 <fwrite@plt>:
  402600:	adrp	x16, 418000 <ferror@plt+0x15880>
  402604:	ldr	x17, [x16, #576]
  402608:	add	x16, x16, #0x240
  40260c:	br	x17

0000000000402610 <blkid_free_probe@plt>:
  402610:	adrp	x16, 418000 <ferror@plt+0x15880>
  402614:	ldr	x17, [x16, #584]
  402618:	add	x16, x16, #0x248
  40261c:	br	x17

0000000000402620 <dcngettext@plt>:
  402620:	adrp	x16, 418000 <ferror@plt+0x15880>
  402624:	ldr	x17, [x16, #592]
  402628:	add	x16, x16, #0x250
  40262c:	br	x17

0000000000402630 <fflush@plt>:
  402630:	adrp	x16, 418000 <ferror@plt+0x15880>
  402634:	ldr	x17, [x16, #600]
  402638:	add	x16, x16, #0x258
  40263c:	br	x17

0000000000402640 <blkid_probe_hide_range@plt>:
  402640:	adrp	x16, 418000 <ferror@plt+0x15880>
  402644:	ldr	x17, [x16, #608]
  402648:	add	x16, x16, #0x260
  40264c:	br	x17

0000000000402650 <scols_print_table@plt>:
  402650:	adrp	x16, 418000 <ferror@plt+0x15880>
  402654:	ldr	x17, [x16, #616]
  402658:	add	x16, x16, #0x268
  40265c:	br	x17

0000000000402660 <warnx@plt>:
  402660:	adrp	x16, 418000 <ferror@plt+0x15880>
  402664:	ldr	x17, [x16, #624]
  402668:	add	x16, x16, #0x270
  40266c:	br	x17

0000000000402670 <memchr@plt>:
  402670:	adrp	x16, 418000 <ferror@plt+0x15880>
  402674:	ldr	x17, [x16, #632]
  402678:	add	x16, x16, #0x278
  40267c:	br	x17

0000000000402680 <scols_new_iter@plt>:
  402680:	adrp	x16, 418000 <ferror@plt+0x15880>
  402684:	ldr	x17, [x16, #640]
  402688:	add	x16, x16, #0x280
  40268c:	br	x17

0000000000402690 <__fxstat@plt>:
  402690:	adrp	x16, 418000 <ferror@plt+0x15880>
  402694:	ldr	x17, [x16, #648]
  402698:	add	x16, x16, #0x288
  40269c:	br	x17

00000000004026a0 <dcgettext@plt>:
  4026a0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4026a4:	ldr	x17, [x16, #656]
  4026a8:	add	x16, x16, #0x290
  4026ac:	br	x17

00000000004026b0 <errx@plt>:
  4026b0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4026b4:	ldr	x17, [x16, #664]
  4026b8:	add	x16, x16, #0x298
  4026bc:	br	x17

00000000004026c0 <strcspn@plt>:
  4026c0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4026c4:	ldr	x17, [x16, #672]
  4026c8:	add	x16, x16, #0x2a0
  4026cc:	br	x17

00000000004026d0 <printf@plt>:
  4026d0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4026d4:	ldr	x17, [x16, #680]
  4026d8:	add	x16, x16, #0x2a8
  4026dc:	br	x17

00000000004026e0 <__assert_fail@plt>:
  4026e0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4026e4:	ldr	x17, [x16, #688]
  4026e8:	add	x16, x16, #0x2b0
  4026ec:	br	x17

00000000004026f0 <__errno_location@plt>:
  4026f0:	adrp	x16, 418000 <ferror@plt+0x15880>
  4026f4:	ldr	x17, [x16, #696]
  4026f8:	add	x16, x16, #0x2b8
  4026fc:	br	x17

0000000000402700 <getenv@plt>:
  402700:	adrp	x16, 418000 <ferror@plt+0x15880>
  402704:	ldr	x17, [x16, #704]
  402708:	add	x16, x16, #0x2c0
  40270c:	br	x17

0000000000402710 <blkid_probe_get_fd@plt>:
  402710:	adrp	x16, 418000 <ferror@plt+0x15880>
  402714:	ldr	x17, [x16, #712]
  402718:	add	x16, x16, #0x2c8
  40271c:	br	x17

0000000000402720 <fprintf@plt>:
  402720:	adrp	x16, 418000 <ferror@plt+0x15880>
  402724:	ldr	x17, [x16, #720]
  402728:	add	x16, x16, #0x2d0
  40272c:	br	x17

0000000000402730 <scols_init_debug@plt>:
  402730:	adrp	x16, 418000 <ferror@plt+0x15880>
  402734:	ldr	x17, [x16, #728]
  402738:	add	x16, x16, #0x2d8
  40273c:	br	x17

0000000000402740 <err@plt>:
  402740:	adrp	x16, 418000 <ferror@plt+0x15880>
  402744:	ldr	x17, [x16, #736]
  402748:	add	x16, x16, #0x2e0
  40274c:	br	x17

0000000000402750 <ioctl@plt>:
  402750:	adrp	x16, 418000 <ferror@plt+0x15880>
  402754:	ldr	x17, [x16, #744]
  402758:	add	x16, x16, #0x2e8
  40275c:	br	x17

0000000000402760 <setlocale@plt>:
  402760:	adrp	x16, 418000 <ferror@plt+0x15880>
  402764:	ldr	x17, [x16, #752]
  402768:	add	x16, x16, #0x2f0
  40276c:	br	x17

0000000000402770 <blkid_do_wipe@plt>:
  402770:	adrp	x16, 418000 <ferror@plt+0x15880>
  402774:	ldr	x17, [x16, #760]
  402778:	add	x16, x16, #0x2f8
  40277c:	br	x17

0000000000402780 <ferror@plt>:
  402780:	adrp	x16, 418000 <ferror@plt+0x15880>
  402784:	ldr	x17, [x16, #768]
  402788:	add	x16, x16, #0x300
  40278c:	br	x17

Disassembly of section .text:

0000000000402790 <.text>:
  402790:	mov	x29, #0x0                   	// #0
  402794:	mov	x30, #0x0                   	// #0
  402798:	mov	x5, x0
  40279c:	ldr	x1, [sp]
  4027a0:	add	x2, sp, #0x8
  4027a4:	mov	x6, sp
  4027a8:	movz	x0, #0x0, lsl #48
  4027ac:	movk	x0, #0x0, lsl #32
  4027b0:	movk	x0, #0x40, lsl #16
  4027b4:	movk	x0, #0x289c
  4027b8:	movz	x3, #0x0, lsl #48
  4027bc:	movk	x3, #0x0, lsl #32
  4027c0:	movk	x3, #0x40, lsl #16
  4027c4:	movk	x3, #0x6200
  4027c8:	movz	x4, #0x0, lsl #48
  4027cc:	movk	x4, #0x0, lsl #32
  4027d0:	movk	x4, #0x40, lsl #16
  4027d4:	movk	x4, #0x6280
  4027d8:	bl	4023d0 <__libc_start_main@plt>
  4027dc:	bl	4024b0 <abort@plt>
  4027e0:	adrp	x0, 417000 <ferror@plt+0x14880>
  4027e4:	ldr	x0, [x0, #4064]
  4027e8:	cbz	x0, 4027f0 <ferror@plt+0x70>
  4027ec:	b	402490 <__gmon_start__@plt>
  4027f0:	ret
  4027f4:	nop
  4027f8:	adrp	x0, 418000 <ferror@plt+0x15880>
  4027fc:	add	x0, x0, #0x320
  402800:	adrp	x1, 418000 <ferror@plt+0x15880>
  402804:	add	x1, x1, #0x320
  402808:	cmp	x1, x0
  40280c:	b.eq	402824 <ferror@plt+0xa4>  // b.none
  402810:	adrp	x1, 406000 <ferror@plt+0x3880>
  402814:	ldr	x1, [x1, #696]
  402818:	cbz	x1, 402824 <ferror@plt+0xa4>
  40281c:	mov	x16, x1
  402820:	br	x16
  402824:	ret
  402828:	adrp	x0, 418000 <ferror@plt+0x15880>
  40282c:	add	x0, x0, #0x320
  402830:	adrp	x1, 418000 <ferror@plt+0x15880>
  402834:	add	x1, x1, #0x320
  402838:	sub	x1, x1, x0
  40283c:	lsr	x2, x1, #63
  402840:	add	x1, x2, x1, asr #3
  402844:	cmp	xzr, x1, asr #1
  402848:	asr	x1, x1, #1
  40284c:	b.eq	402864 <ferror@plt+0xe4>  // b.none
  402850:	adrp	x2, 406000 <ferror@plt+0x3880>
  402854:	ldr	x2, [x2, #704]
  402858:	cbz	x2, 402864 <ferror@plt+0xe4>
  40285c:	mov	x16, x2
  402860:	br	x16
  402864:	ret
  402868:	stp	x29, x30, [sp, #-32]!
  40286c:	mov	x29, sp
  402870:	str	x19, [sp, #16]
  402874:	adrp	x19, 418000 <ferror@plt+0x15880>
  402878:	ldrb	w0, [x19, #840]
  40287c:	cbnz	w0, 40288c <ferror@plt+0x10c>
  402880:	bl	4027f8 <ferror@plt+0x78>
  402884:	mov	w0, #0x1                   	// #1
  402888:	strb	w0, [x19, #840]
  40288c:	ldr	x19, [sp, #16]
  402890:	ldp	x29, x30, [sp], #32
  402894:	ret
  402898:	b	402828 <ferror@plt+0xa8>
  40289c:	sub	sp, sp, #0x140
  4028a0:	stp	x26, x25, [sp, #256]
  4028a4:	mov	x25, x1
  4028a8:	adrp	x1, 406000 <ferror@plt+0x3880>
  4028ac:	stp	x20, x19, [sp, #304]
  4028b0:	mov	w20, w0
  4028b4:	movi	v0.2d, #0x0
  4028b8:	add	x1, x1, #0x7ab
  4028bc:	mov	w0, #0x6                   	// #6
  4028c0:	stp	x29, x30, [sp, #224]
  4028c4:	stp	x28, x27, [sp, #240]
  4028c8:	stp	x24, x23, [sp, #272]
  4028cc:	stp	x22, x21, [sp, #288]
  4028d0:	add	x29, sp, #0xe0
  4028d4:	stp	q0, q0, [sp, #128]
  4028d8:	stp	q0, q0, [sp, #96]
  4028dc:	bl	402760 <setlocale@plt>
  4028e0:	adrp	x19, 406000 <ferror@plt+0x3880>
  4028e4:	add	x19, x19, #0x721
  4028e8:	adrp	x1, 406000 <ferror@plt+0x3880>
  4028ec:	add	x1, x1, #0x72c
  4028f0:	mov	x0, x19
  4028f4:	bl	4023c0 <bindtextdomain@plt>
  4028f8:	mov	x0, x19
  4028fc:	bl	4024e0 <textdomain@plt>
  402900:	adrp	x0, 403000 <ferror@plt+0x880>
  402904:	add	x0, x0, #0xf80
  402908:	bl	406288 <ferror@plt+0x3b08>
  40290c:	adrp	x2, 406000 <ferror@plt+0x3880>
  402910:	adrp	x3, 406000 <ferror@plt+0x3880>
  402914:	add	x2, x2, #0x73e
  402918:	add	x3, x3, #0x3c8
  40291c:	mov	w0, w20
  402920:	mov	x1, x25
  402924:	mov	x4, xzr
  402928:	str	w20, [sp, #76]
  40292c:	bl	4024f0 <getopt_long@plt>
  402930:	cmn	w0, #0x1
  402934:	b.eq	402b78 <ferror@plt+0x3f8>  // b.none
  402938:	ldr	x8, [sp, #104]
  40293c:	adrp	x21, 406000 <ferror@plt+0x3880>
  402940:	adrp	x22, 406000 <ferror@plt+0x3880>
  402944:	adrp	x23, 406000 <ferror@plt+0x3880>
  402948:	stp	x8, xzr, [sp, #48]
  40294c:	ldr	x8, [sp, #120]
  402950:	adrp	x24, 406000 <ferror@plt+0x3880>
  402954:	mov	x19, xzr
  402958:	mov	x28, xzr
  40295c:	mov	w20, wzr
  402960:	mov	w27, wzr
  402964:	add	x21, x21, #0x366
  402968:	add	x22, x22, #0x73e
  40296c:	add	x23, x23, #0x3c8
  402970:	add	x24, x24, #0x58c
  402974:	str	xzr, [sp, #24]
  402978:	str	xzr, [sp, #80]
  40297c:	str	x8, [sp, #64]
  402980:	b	4029ac <ferror@plt+0x22c>
  402984:	orr	w20, w20, #0x1
  402988:	strb	w20, [sp, #152]
  40298c:	ldr	w0, [sp, #76]
  402990:	mov	x1, x25
  402994:	mov	x2, x22
  402998:	mov	x3, x23
  40299c:	mov	x4, xzr
  4029a0:	bl	4024f0 <getopt_long@plt>
  4029a4:	cmn	w0, #0x1
  4029a8:	b.eq	402b64 <ferror@plt+0x3e4>  // b.none
  4029ac:	cmp	w0, #0x4f
  4029b0:	mov	w8, w27
  4029b4:	b.ge	4029e0 <ferror@plt+0x260>  // b.tcont
  4029b8:	mov	w27, w8
  4029bc:	sub	w8, w0, #0x4a
  4029c0:	cmp	w8, #0x2a
  4029c4:	b.hi	4035d8 <ferror@plt+0xe58>  // b.pmore
  4029c8:	adr	x9, 402984 <ferror@plt+0x204>
  4029cc:	ldrh	w10, [x21, x8, lsl #1]
  4029d0:	add	x9, x9, x10, lsl #2
  4029d4:	br	x9
  4029d8:	orr	w20, w20, #0x20
  4029dc:	b	402988 <ferror@plt+0x208>
  4029e0:	mov	w10, #0x4f                  	// #79
  4029e4:	mov	x9, x24
  4029e8:	cmp	w10, w0
  4029ec:	b.eq	402a04 <ferror@plt+0x284>  // b.none
  4029f0:	ldr	w10, [x9], #4
  4029f4:	cbz	w10, 4029b8 <ferror@plt+0x238>
  4029f8:	cmp	w10, w0
  4029fc:	b.le	4029e8 <ferror@plt+0x268>
  402a00:	b	4029b8 <ferror@plt+0x238>
  402a04:	mov	w27, w0
  402a08:	cbz	w8, 4029bc <ferror@plt+0x23c>
  402a0c:	cmp	w8, w0
  402a10:	mov	w27, w0
  402a14:	b.eq	4029bc <ferror@plt+0x23c>  // b.none
  402a18:	b	4036dc <ferror@plt+0xf5c>
  402a1c:	orr	w20, w20, #0x10
  402a20:	b	402988 <ferror@plt+0x208>
  402a24:	orr	w20, w20, #0x8
  402a28:	b	402988 <ferror@plt+0x208>
  402a2c:	orr	w20, w20, #0xffffffc0
  402a30:	b	402988 <ferror@plt+0x208>
  402a34:	adrp	x8, 418000 <ferror@plt+0x15880>
  402a38:	ldr	x8, [x8, #808]
  402a3c:	str	x8, [sp, #48]
  402a40:	b	40298c <ferror@plt+0x20c>
  402a44:	adrp	x8, 418000 <ferror@plt+0x15880>
  402a48:	ldr	x8, [x8, #808]
  402a4c:	str	x8, [sp, #56]
  402a50:	b	40298c <ferror@plt+0x20c>
  402a54:	orr	w20, w20, #0x2
  402a58:	b	402988 <ferror@plt+0x208>
  402a5c:	orr	w20, w20, #0x40
  402a60:	b	402988 <ferror@plt+0x208>
  402a64:	adrp	x8, 418000 <ferror@plt+0x15880>
  402a68:	mov	x23, x22
  402a6c:	mov	x22, x21
  402a70:	mov	x21, x24
  402a74:	mov	x24, x28
  402a78:	mov	x28, x19
  402a7c:	ldr	x19, [x8, #808]
  402a80:	adrp	x1, 406000 <ferror@plt+0x3880>
  402a84:	mov	w2, #0x5                   	// #5
  402a88:	mov	x0, xzr
  402a8c:	add	x1, x1, #0x74f
  402a90:	mov	w26, w20
  402a94:	mov	x20, x25
  402a98:	bl	4026a0 <dcgettext@plt>
  402a9c:	mov	x1, x0
  402aa0:	mov	x0, x19
  402aa4:	bl	4052c8 <ferror@plt+0x2b48>
  402aa8:	ldr	x8, [sp, #80]
  402aac:	mov	x19, x0
  402ab0:	cbz	x8, 402ad8 <ferror@plt+0x358>
  402ab4:	mov	x25, x8
  402ab8:	ldr	x8, [x8]
  402abc:	cmp	x8, x19
  402ac0:	b.eq	402b3c <ferror@plt+0x3bc>  // b.none
  402ac4:	ldr	x8, [x25, #56]
  402ac8:	cbnz	x8, 402ab4 <ferror@plt+0x334>
  402acc:	b	402adc <ferror@plt+0x35c>
  402ad0:	orr	w20, w20, #0x4
  402ad4:	b	402988 <ferror@plt+0x208>
  402ad8:	mov	x25, xzr
  402adc:	mov	w0, #0x1                   	// #1
  402ae0:	mov	w1, #0x48                  	// #72
  402ae4:	bl	402430 <calloc@plt>
  402ae8:	cbz	x0, 403858 <ferror@plt+0x10d8>
  402aec:	ldr	x8, [sp, #24]
  402af0:	str	x19, [x0]
  402af4:	cbz	x25, 402afc <ferror@plt+0x37c>
  402af8:	str	x0, [x25, #56]
  402afc:	ldr	x10, [sp, #80]
  402b00:	ldr	x9, [sp, #64]
  402b04:	mov	x19, x28
  402b08:	mov	x25, x20
  402b0c:	cmp	x10, #0x0
  402b10:	csel	x9, x0, x9, eq  // eq = none
  402b14:	csel	x8, x0, x8, eq  // eq = none
  402b18:	csel	x19, x0, x28, eq  // eq = none
  402b1c:	mov	x28, x24
  402b20:	csel	x10, x0, x10, eq  // eq = none
  402b24:	str	x9, [sp, #64]
  402b28:	str	x8, [sp, #24]
  402b2c:	csel	x28, x0, x24, eq  // eq = none
  402b30:	str	x10, [sp, #80]
  402b34:	mov	w20, w26
  402b38:	b	402b4c <ferror@plt+0x3cc>
  402b3c:	mov	x25, x20
  402b40:	mov	w20, w26
  402b44:	mov	x19, x28
  402b48:	mov	x28, x24
  402b4c:	mov	x24, x21
  402b50:	mov	x21, x22
  402b54:	mov	x22, x23
  402b58:	adrp	x23, 406000 <ferror@plt+0x3880>
  402b5c:	add	x23, x23, #0x3c8
  402b60:	b	40298c <ferror@plt+0x20c>
  402b64:	ldp	x8, x22, [sp, #48]
  402b68:	str	x8, [sp, #104]
  402b6c:	ldr	x8, [sp, #64]
  402b70:	str	x8, [sp, #120]
  402b74:	b	402b8c <ferror@plt+0x40c>
  402b78:	str	xzr, [sp, #24]
  402b7c:	mov	x19, xzr
  402b80:	mov	x28, xzr
  402b84:	mov	w20, wzr
  402b88:	mov	x22, xzr
  402b8c:	adrp	x21, 418000 <ferror@plt+0x15880>
  402b90:	ldr	w8, [x21, #816]
  402b94:	ldr	w9, [sp, #76]
  402b98:	cmp	w8, w9
  402b9c:	b.eq	40387c <ferror@plt+0x10fc>  // b.none
  402ba0:	mov	w8, #0xa                   	// #10
  402ba4:	and	w8, w20, w8
  402ba8:	cmp	w8, #0x8
  402bac:	b.ne	402bcc <ferror@plt+0x44c>  // b.any
  402bb0:	cbnz	x28, 402bcc <ferror@plt+0x44c>
  402bb4:	adrp	x1, 406000 <ferror@plt+0x3880>
  402bb8:	add	x1, x1, #0x7c0
  402bbc:	mov	w2, #0x5                   	// #5
  402bc0:	mov	x0, xzr
  402bc4:	bl	4026a0 <dcgettext@plt>
  402bc8:	bl	402660 <warnx@plt>
  402bcc:	tbnz	w20, #1, 402c24 <ferror@plt+0x4a4>
  402bd0:	cbnz	x19, 402c24 <ferror@plt+0x4a4>
  402bd4:	adrp	x27, 418000 <ferror@plt+0x15880>
  402bd8:	ldr	x8, [x27, #904]
  402bdc:	adrp	x28, 418000 <ferror@plt+0x15880>
  402be0:	sxtb	w19, w20
  402be4:	add	x28, x28, #0x350
  402be8:	add	x12, x8, #0x1
  402bec:	mov	w9, #0x4                   	// #4
  402bf0:	str	x12, [x27, #904]
  402bf4:	tbnz	w19, #31, 4030b4 <ferror@plt+0x934>
  402bf8:	mov	w14, #0x6                   	// #6
  402bfc:	mov	w10, wzr
  402c00:	add	x11, x28, x12, lsl #2
  402c04:	add	x12, x8, #0x2
  402c08:	mov	w16, #0x1                   	// #1
  402c0c:	mov	w15, #0x3                   	// #3
  402c10:	mov	w17, #0x5                   	// #5
  402c14:	mov	w13, #0x4                   	// #4
  402c18:	str	w14, [x28, x8, lsl #2]
  402c1c:	mov	w14, #0x3                   	// #3
  402c20:	b	4030d0 <ferror@plt+0x950>
  402c24:	ldr	w8, [x21, #816]
  402c28:	ldr	w9, [sp, #76]
  402c2c:	subs	w9, w9, w8
  402c30:	sxtw	x24, w9
  402c34:	str	x24, [sp, #128]
  402c38:	b.le	403060 <ferror@plt+0x8e0>
  402c3c:	adrp	x9, 406000 <ferror@plt+0x3880>
  402c40:	ldr	q0, [x9, #720]
  402c44:	adrp	x26, 406000 <ferror@plt+0x3880>
  402c48:	adrp	x22, 418000 <ferror@plt+0x15880>
  402c4c:	add	x26, x26, #0xfd2
  402c50:	str	x25, [sp, #56]
  402c54:	stp	xzr, xzr, [sp, #8]
  402c58:	str	q0, [sp, #80]
  402c5c:	b	402c98 <ferror@plt+0x518>
  402c60:	ldr	x24, [sp, #32]
  402c64:	mov	x0, x23
  402c68:	bl	402710 <blkid_probe_get_fd@plt>
  402c6c:	bl	402480 <close@plt>
  402c70:	mov	x0, x23
  402c74:	bl	402610 <blkid_free_probe@plt>
  402c78:	ldur	x0, [x29, #-48]
  402c7c:	bl	402580 <free@plt>
  402c80:	ldr	w8, [x21, #816]
  402c84:	ldr	w9, [sp, #76]
  402c88:	sub	x24, x24, #0x1
  402c8c:	str	x24, [sp, #128]
  402c90:	cmp	w8, w9
  402c94:	b.ge	403068 <ferror@plt+0x8e8>  // b.tcont
  402c98:	add	w9, w8, #0x1
  402c9c:	str	w9, [x21, #816]
  402ca0:	ldr	x9, [sp, #56]
  402ca4:	tst	w20, #0x10
  402ca8:	ldr	x25, [x9, w8, sxtw #3]
  402cac:	mov	w8, #0x2                   	// #2
  402cb0:	mov	w9, #0x82                  	// #130
  402cb4:	csel	w1, w9, w8, eq  // eq = none
  402cb8:	mov	x0, x25
  402cbc:	stur	xzr, [x29, #-48]
  402cc0:	str	x25, [sp, #96]
  402cc4:	str	w1, [sp, #44]
  402cc8:	bl	404090 <ferror@plt+0x1910>
  402ccc:	cbz	x0, 402c80 <ferror@plt+0x500>
  402cd0:	mov	x23, x0
  402cd4:	tbz	w20, #3, 402d2c <ferror@plt+0x5ac>
  402cd8:	adrp	x0, 406000 <ferror@plt+0x3880>
  402cdc:	add	x0, x0, #0x8fe
  402ce0:	mov	w21, w20
  402ce4:	bl	402700 <getenv@plt>
  402ce8:	cbz	x25, 4035a8 <ferror@plt+0xe28>
  402cec:	mov	x19, x0
  402cf0:	mov	x0, x25
  402cf4:	bl	402450 <strdup@plt>
  402cf8:	cbz	x0, 403574 <ferror@plt+0xdf4>
  402cfc:	cbz	x19, 40384c <ferror@plt+0x10cc>
  402d00:	mov	x20, x0
  402d04:	bl	402440 <__xpg_basename@plt>
  402d08:	adrp	x1, 406000 <ferror@plt+0x3880>
  402d0c:	mov	x3, x0
  402d10:	sub	x0, x29, #0x30
  402d14:	add	x1, x1, #0xe70
  402d18:	mov	x2, x19
  402d1c:	bl	4044a8 <ferror@plt+0x1d28>
  402d20:	mov	x0, x20
  402d24:	bl	402580 <free@plt>
  402d28:	mov	w20, w21
  402d2c:	mov	x0, x23
  402d30:	str	x24, [sp, #32]
  402d34:	bl	402210 <blkid_do_probe@plt>
  402d38:	cbz	w0, 402d8c <ferror@plt+0x60c>
  402d3c:	str	wzr, [sp, #48]
  402d40:	mov	w24, wzr
  402d44:	ldr	x19, [sp, #24]
  402d48:	cbz	x19, 402fd0 <ferror@plt+0x850>
  402d4c:	adrp	x21, 418000 <ferror@plt+0x15880>
  402d50:	b	402d5c <ferror@plt+0x5dc>
  402d54:	ldr	x19, [x19, #56]
  402d58:	cbz	x19, 402fd4 <ferror@plt+0x854>
  402d5c:	ldrb	w8, [x19, #64]
  402d60:	tbnz	w8, #0, 402d54 <ferror@plt+0x5d4>
  402d64:	tbnz	w20, #2, 402d54 <ferror@plt+0x5d4>
  402d68:	adrp	x1, 406000 <ferror@plt+0x3880>
  402d6c:	mov	w2, #0x5                   	// #5
  402d70:	mov	x0, xzr
  402d74:	add	x1, x1, #0xec0
  402d78:	bl	4026a0 <dcgettext@plt>
  402d7c:	ldr	x2, [x19]
  402d80:	mov	x1, x25
  402d84:	bl	402660 <warnx@plt>
  402d88:	b	402d54 <ferror@plt+0x5d4>
  402d8c:	mov	w24, wzr
  402d90:	str	wzr, [sp, #48]
  402d94:	str	x23, [sp, #64]
  402d98:	b	402dc8 <ferror@plt+0x648>
  402d9c:	ldr	x1, [x22, #824]
  402da0:	mov	w0, #0xa                   	// #10
  402da4:	bl	4022c0 <putc@plt>
  402da8:	ldrb	w8, [x21, #64]
  402dac:	tst	w8, #0x2
  402db0:	csinc	w24, w24, wzr, eq  // eq = none
  402db4:	mov	x0, x21
  402db8:	bl	403dc0 <ferror@plt+0x1640>
  402dbc:	mov	x0, x23
  402dc0:	bl	402210 <blkid_do_probe@plt>
  402dc4:	cbnz	w0, 402d44 <ferror@plt+0x5c4>
  402dc8:	add	x0, sp, #0x60
  402dcc:	sub	x3, x29, #0x40
  402dd0:	sub	x4, x29, #0x38
  402dd4:	mov	x1, xzr
  402dd8:	mov	x2, x23
  402ddc:	stp	xzr, xzr, [x29, #-64]
  402de0:	bl	40417c <ferror@plt+0x19fc>
  402de4:	mov	x21, x0
  402de8:	cbz	x0, 402fb0 <ferror@plt+0x830>
  402dec:	tbnz	w20, #4, 402e04 <ferror@plt+0x684>
  402df0:	ldrb	w8, [x21, #64]
  402df4:	tbz	w8, #1, 402e04 <ferror@plt+0x684>
  402df8:	mov	x0, x23
  402dfc:	bl	402400 <blkid_probe_is_wholedisk@plt>
  402e00:	cbz	w0, 402f88 <ferror@plt+0x808>
  402e04:	ldur	x2, [x29, #-48]
  402e08:	cbz	x2, 402ef8 <ferror@plt+0x778>
  402e0c:	stur	xzr, [x29, #-40]
  402e10:	ldr	x3, [x21]
  402e14:	adrp	x1, 406000 <ferror@plt+0x3880>
  402e18:	sub	x0, x29, #0x28
  402e1c:	add	x1, x1, #0xf02
  402e20:	mov	x23, x26
  402e24:	mov	w26, w24
  402e28:	mov	x24, x22
  402e2c:	mov	x22, x25
  402e30:	mov	w25, w20
  402e34:	bl	4044a8 <ferror@plt+0x1d28>
  402e38:	ldur	x0, [x29, #-40]
  402e3c:	mov	w1, #0x41                  	// #65
  402e40:	mov	w2, #0x180                 	// #384
  402e44:	bl	402390 <open@plt>
  402e48:	tbnz	w0, #31, 403584 <ferror@plt+0xe04>
  402e4c:	ldr	x28, [x21, #8]
  402e50:	mov	w27, w0
  402e54:	cbz	x28, 402ed0 <ferror@plt+0x750>
  402e58:	ldr	x19, [x21, #16]
  402e5c:	bl	4026f0 <__errno_location@plt>
  402e60:	mov	x20, x0
  402e64:	b	402e6c <ferror@plt+0x6ec>
  402e68:	cbz	x28, 402ed0 <ferror@plt+0x750>
  402e6c:	mov	w0, w27
  402e70:	mov	x1, x19
  402e74:	mov	x2, x28
  402e78:	str	wzr, [x20]
  402e7c:	bl	4024a0 <write@plt>
  402e80:	cmp	x0, #0x1
  402e84:	b.lt	402e9c <ferror@plt+0x71c>  // b.tstop
  402e88:	ldr	w8, [x20]
  402e8c:	subs	x28, x28, x0
  402e90:	add	x9, x19, x0
  402e94:	csel	x19, x19, x9, eq  // eq = none
  402e98:	b	402eb0 <ferror@plt+0x730>
  402e9c:	ldr	w8, [x20]
  402ea0:	cmp	w8, #0xb
  402ea4:	b.eq	402eb0 <ferror@plt+0x730>  // b.none
  402ea8:	cmp	w8, #0x4
  402eac:	b.ne	403584 <ferror@plt+0xe04>  // b.any
  402eb0:	cmp	w8, #0xb
  402eb4:	b.ne	402e68 <ferror@plt+0x6e8>  // b.any
  402eb8:	ldr	q0, [sp, #80]
  402ebc:	sub	x0, x29, #0x20
  402ec0:	mov	x1, xzr
  402ec4:	stur	q0, [x29, #-32]
  402ec8:	bl	4025b0 <nanosleep@plt>
  402ecc:	b	402e68 <ferror@plt+0x6e8>
  402ed0:	mov	w0, w27
  402ed4:	bl	402480 <close@plt>
  402ed8:	ldur	x0, [x29, #-40]
  402edc:	bl	402580 <free@plt>
  402ee0:	mov	w20, w25
  402ee4:	mov	x25, x22
  402ee8:	mov	x22, x24
  402eec:	mov	w24, w26
  402ef0:	mov	x26, x23
  402ef4:	ldr	x23, [sp, #64]
  402ef8:	and	w1, w20, #0x1
  402efc:	mov	x0, x23
  402f00:	bl	402770 <blkid_do_wipe@plt>
  402f04:	cbnz	w0, 403620 <ferror@plt+0xea0>
  402f08:	tbnz	w20, #2, 402da8 <ferror@plt+0x628>
  402f0c:	ldr	x3, [x21, #8]
  402f10:	adrp	x1, 406000 <ferror@plt+0x3880>
  402f14:	adrp	x2, 406000 <ferror@plt+0x3880>
  402f18:	mov	w4, #0x5                   	// #5
  402f1c:	mov	x0, xzr
  402f20:	add	x1, x1, #0xf6e
  402f24:	add	x2, x2, #0xf9f
  402f28:	bl	402620 <dcngettext@plt>
  402f2c:	ldp	x3, x2, [x21]
  402f30:	ldr	x4, [x21, #32]
  402f34:	mov	x1, x25
  402f38:	bl	4026d0 <printf@plt>
  402f3c:	ldr	x8, [x21, #8]
  402f40:	cbz	x8, 402d9c <ferror@plt+0x61c>
  402f44:	mov	x19, xzr
  402f48:	b	402f54 <ferror@plt+0x7d4>
  402f4c:	cmp	x19, x8
  402f50:	b.cs	402d9c <ferror@plt+0x61c>  // b.hs, b.nlast
  402f54:	ldr	x8, [x21, #16]
  402f58:	mov	x0, x26
  402f5c:	ldrb	w1, [x8, x19]
  402f60:	bl	4026d0 <printf@plt>
  402f64:	ldr	x8, [x21, #8]
  402f68:	add	x19, x19, #0x1
  402f6c:	cmp	x19, x8
  402f70:	b.cs	402f4c <ferror@plt+0x7cc>  // b.hs, b.nlast
  402f74:	ldr	x1, [x22, #824]
  402f78:	mov	w0, #0x20                  	// #32
  402f7c:	bl	4022e0 <fputc@plt>
  402f80:	ldr	x8, [x21, #8]
  402f84:	b	402f4c <ferror@plt+0x7cc>
  402f88:	adrp	x1, 406000 <ferror@plt+0x3880>
  402f8c:	mov	w2, #0x5                   	// #5
  402f90:	mov	x0, xzr
  402f94:	add	x1, x1, #0xe7e
  402f98:	bl	4026a0 <dcgettext@plt>
  402f9c:	ldr	x2, [x21, #32]
  402fa0:	mov	x1, x25
  402fa4:	bl	402660 <warnx@plt>
  402fa8:	mov	w8, #0x1                   	// #1
  402fac:	str	w8, [sp, #48]
  402fb0:	ldur	x2, [x29, #-56]
  402fb4:	cbz	x2, 402db4 <ferror@plt+0x634>
  402fb8:	ldur	x1, [x29, #-64]
  402fbc:	mov	x0, x23
  402fc0:	bl	402640 <blkid_probe_hide_range@plt>
  402fc4:	mov	x0, x23
  402fc8:	bl	402320 <blkid_probe_step_back@plt>
  402fcc:	b	402db4 <ferror@plt+0x634>
  402fd0:	adrp	x21, 418000 <ferror@plt+0x15880>
  402fd4:	ldr	w8, [sp, #48]
  402fd8:	cbz	w8, 402ff4 <ferror@plt+0x874>
  402fdc:	adrp	x1, 406000 <ferror@plt+0x3880>
  402fe0:	mov	w2, #0x5                   	// #5
  402fe4:	mov	x0, xzr
  402fe8:	add	x1, x1, #0xedb
  402fec:	bl	4026a0 <dcgettext@plt>
  402ff0:	bl	402660 <warnx@plt>
  402ff4:	mov	x0, x23
  402ff8:	bl	402710 <blkid_probe_get_fd@plt>
  402ffc:	bl	402370 <fsync@plt>
  403000:	ldr	w8, [sp, #44]
  403004:	tbz	w8, #7, 402c60 <ferror@plt+0x4e0>
  403008:	cbz	w24, 402c60 <ferror@plt+0x4e0>
  40300c:	ldr	x24, [sp, #32]
  403010:	cmp	x24, #0x2
  403014:	b.cc	40304c <ferror@plt+0x8cc>  // b.lo, b.ul, b.last
  403018:	ldr	x0, [sp, #16]
  40301c:	cbnz	x0, 403034 <ferror@plt+0x8b4>
  403020:	mov	w1, #0x8                   	// #8
  403024:	mov	x0, x24
  403028:	bl	402430 <calloc@plt>
  40302c:	cbz	x0, 4038a0 <ferror@plt+0x1120>
  403030:	str	x0, [sp, #136]
  403034:	ldr	x9, [sp, #8]
  403038:	add	x8, x9, #0x1
  40303c:	str	x8, [sp, #144]
  403040:	stp	x8, x0, [sp, #8]
  403044:	str	x25, [x0, x9, lsl #3]
  403048:	b	402c64 <ferror@plt+0x4e4>
  40304c:	mov	x0, x23
  403050:	bl	402710 <blkid_probe_get_fd@plt>
  403054:	mov	x1, x25
  403058:	bl	403e1c <ferror@plt+0x169c>
  40305c:	b	402c64 <ferror@plt+0x4e4>
  403060:	mov	x22, xzr
  403064:	b	4034b4 <ferror@plt+0xd34>
  403068:	ldr	x23, [sp, #8]
  40306c:	cbz	x23, 4034b0 <ferror@plt+0xd30>
  403070:	ldr	x22, [sp, #16]
  403074:	mov	x21, xzr
  403078:	b	403088 <ferror@plt+0x908>
  40307c:	add	x21, x21, #0x1
  403080:	cmp	x21, x23
  403084:	b.cs	4034b4 <ferror@plt+0xd34>  // b.hs, b.nlast
  403088:	ldr	x19, [x22, x21, lsl #3]
  40308c:	mov	w1, wzr
  403090:	mov	x0, x19
  403094:	bl	402390 <open@plt>
  403098:	tbnz	w0, #31, 40307c <ferror@plt+0x8fc>
  40309c:	mov	x1, x19
  4030a0:	mov	w20, w0
  4030a4:	bl	403e1c <ferror@plt+0x169c>
  4030a8:	mov	w0, w20
  4030ac:	bl	402480 <close@plt>
  4030b0:	b	40307c <ferror@plt+0x8fc>
  4030b4:	mov	w14, wzr
  4030b8:	add	x11, x28, x8, lsl #2
  4030bc:	mov	w13, #0x3                   	// #3
  4030c0:	mov	w10, #0x1                   	// #1
  4030c4:	mov	w15, #0x2                   	// #2
  4030c8:	mov	w17, #0x4                   	// #4
  4030cc:	mov	w16, #0x3                   	// #3
  4030d0:	str	w9, [x11]
  4030d4:	add	x9, x8, x15
  4030d8:	add	x11, x8, x13
  4030dc:	add	x8, x8, x17
  4030e0:	str	w14, [x28, x12, lsl #2]
  4030e4:	str	w10, [x28, x9, lsl #2]
  4030e8:	str	x8, [x27, #904]
  4030ec:	str	w16, [x28, x11, lsl #2]
  4030f0:	cbz	x22, 40311c <ferror@plt+0x99c>
  4030f4:	adrp	x1, 418000 <ferror@plt+0x15880>
  4030f8:	adrp	x3, 418000 <ferror@plt+0x15880>
  4030fc:	adrp	x4, 403000 <ferror@plt+0x880>
  403100:	add	x1, x1, #0x350
  403104:	add	x3, x3, #0x388
  403108:	add	x4, x4, #0xc48
  40310c:	mov	w2, #0xe                   	// #14
  403110:	mov	x0, x22
  403114:	bl	405768 <ferror@plt+0x2fe8>
  403118:	tbnz	w0, #31, 4034a8 <ferror@plt+0xd28>
  40311c:	mov	w0, wzr
  403120:	bl	402730 <scols_init_debug@plt>
  403124:	bl	4023f0 <scols_new_table@plt>
  403128:	cbz	x0, 4038b4 <ferror@plt+0x1134>
  40312c:	mov	x26, x0
  403130:	tbz	w20, #5, 403150 <ferror@plt+0x9d0>
  403134:	mov	w1, #0x1                   	// #1
  403138:	mov	x0, x26
  40313c:	bl	402590 <scols_table_enable_json@plt>
  403140:	adrp	x1, 406000 <ferror@plt+0x3880>
  403144:	add	x1, x1, #0xc87
  403148:	mov	x0, x26
  40314c:	bl	402230 <scols_table_set_name@plt>
  403150:	ubfx	w1, w20, #6, #1
  403154:	mov	x0, x26
  403158:	bl	402260 <scols_table_enable_noheadings@plt>
  40315c:	tbz	w19, #31, 40317c <ferror@plt+0x9fc>
  403160:	mov	w1, #0x1                   	// #1
  403164:	mov	x0, x26
  403168:	bl	4022f0 <scols_table_enable_raw@plt>
  40316c:	adrp	x1, 406000 <ferror@plt+0x3880>
  403170:	add	x1, x1, #0xc92
  403174:	mov	x0, x26
  403178:	bl	402300 <scols_table_set_column_separator@plt>
  40317c:	ldr	x8, [x27, #904]
  403180:	str	w20, [sp, #80]
  403184:	cbz	x8, 40321c <ferror@plt+0xa9c>
  403188:	adrp	x21, 406000 <ferror@plt+0x3880>
  40318c:	mov	x19, xzr
  403190:	mov	x20, xzr
  403194:	add	x21, x21, #0x608
  403198:	mov	x22, #0x100000000           	// #4294967296
  40319c:	b	4031b4 <ferror@plt+0xa34>
  4031a0:	ldr	x8, [x27, #904]
  4031a4:	add	x20, x20, #0x1
  4031a8:	add	x19, x19, x22
  4031ac:	cmp	x20, x8
  4031b0:	b.cs	40321c <ferror@plt+0xa9c>  // b.hs, b.nlast
  4031b4:	asr	x9, x19, #32
  4031b8:	cmp	x8, x9
  4031bc:	b.ls	4036a0 <ferror@plt+0xf20>  // b.plast
  4031c0:	ldrsw	x8, [x28, x9, lsl #2]
  4031c4:	cmp	w8, #0x7
  4031c8:	b.ge	403530 <ferror@plt+0xdb0>  // b.tcont
  4031cc:	add	x8, x21, x8, lsl #5
  4031d0:	ldr	x1, [x8]
  4031d4:	ldr	d0, [x8, #8]
  4031d8:	ldr	w2, [x8, #16]
  4031dc:	mov	x0, x26
  4031e0:	bl	402280 <scols_table_new_column@plt>
  4031e4:	cbz	x0, 4036c0 <ferror@plt+0xf40>
  4031e8:	ldr	w8, [sp, #80]
  4031ec:	tbz	w8, #5, 4031a0 <ferror@plt+0xa20>
  4031f0:	ldr	x8, [x27, #904]
  4031f4:	cmp	x8, x20
  4031f8:	b.ls	4036a0 <ferror@plt+0xf20>  // b.plast
  4031fc:	ldr	w8, [x28, x20, lsl #2]
  403200:	cmp	w8, #0x7
  403204:	b.ge	403530 <ferror@plt+0xdb0>  // b.tcont
  403208:	cmp	w8, #0x2
  40320c:	b.ne	4031a0 <ferror@plt+0xa20>  // b.any
  403210:	mov	w1, #0x1                   	// #1
  403214:	bl	402190 <scols_column_set_json_type@plt>
  403218:	b	4031a0 <ferror@plt+0xa20>
  40321c:	adrp	x21, 418000 <ferror@plt+0x15880>
  403220:	ldr	w8, [x21, #816]
  403224:	ldr	w9, [sp, #76]
  403228:	str	x25, [sp, #56]
  40322c:	str	x26, [sp, #112]
  403230:	cmp	w8, w9
  403234:	b.ge	403428 <ferror@plt+0xca8>  // b.tcont
  403238:	adrp	x25, 406000 <ferror@plt+0x3880>
  40323c:	adrp	x23, 406000 <ferror@plt+0x3880>
  403240:	adrp	x20, 418000 <ferror@plt+0x15880>
  403244:	add	x25, x25, #0x3bc
  403248:	add	x23, x23, #0xdde
  40324c:	b	40326c <ferror@plt+0xaec>
  403250:	ldr	x0, [sp, #64]
  403254:	adrp	x21, 418000 <ferror@plt+0x15880>
  403258:	bl	403dc0 <ferror@plt+0x1640>
  40325c:	ldr	w8, [x21, #816]
  403260:	ldr	w9, [sp, #76]
  403264:	cmp	w8, w9
  403268:	b.ge	403428 <ferror@plt+0xca8>  // b.tcont
  40326c:	add	w9, w8, #0x1
  403270:	str	w9, [x21, #816]
  403274:	ldr	x9, [sp, #56]
  403278:	mov	w1, wzr
  40327c:	ldr	x24, [x9, w8, sxtw #3]
  403280:	mov	x0, x24
  403284:	str	x24, [sp, #96]
  403288:	bl	404090 <ferror@plt+0x1910>
  40328c:	stur	xzr, [x29, #-32]
  403290:	cbz	x0, 403258 <ferror@plt+0xad8>
  403294:	mov	x19, x0
  403298:	mov	x0, x19
  40329c:	bl	402210 <blkid_do_probe@plt>
  4032a0:	cbnz	w0, 4032e0 <ferror@plt+0xb60>
  4032a4:	add	x0, sp, #0x60
  4032a8:	sub	x1, x29, #0x20
  4032ac:	sub	x3, x29, #0x30
  4032b0:	sub	x4, x29, #0x28
  4032b4:	mov	x2, x19
  4032b8:	stp	xzr, xzr, [x29, #-48]
  4032bc:	bl	40417c <ferror@plt+0x19fc>
  4032c0:	ldur	x2, [x29, #-40]
  4032c4:	cbz	x2, 403298 <ferror@plt+0xb18>
  4032c8:	ldur	x1, [x29, #-48]
  4032cc:	mov	x0, x19
  4032d0:	bl	402640 <blkid_probe_hide_range@plt>
  4032d4:	mov	x0, x19
  4032d8:	bl	402320 <blkid_probe_step_back@plt>
  4032dc:	b	403298 <ferror@plt+0xb18>
  4032e0:	mov	x0, x19
  4032e4:	bl	402610 <blkid_free_probe@plt>
  4032e8:	ldur	x8, [x29, #-32]
  4032ec:	cbz	x8, 403420 <ferror@plt+0xca0>
  4032f0:	mov	x21, x8
  4032f4:	str	x8, [sp, #64]
  4032f8:	b	403308 <ferror@plt+0xb88>
  4032fc:	ldr	x21, [x21, #56]
  403300:	mov	x26, x22
  403304:	cbz	x21, 403250 <ferror@plt+0xad0>
  403308:	mov	x0, x26
  40330c:	mov	x1, xzr
  403310:	mov	x22, x26
  403314:	bl	402460 <scols_table_new_line@plt>
  403318:	str	x0, [x20, #912]
  40331c:	cbz	x0, 4035c8 <ferror@plt+0xe48>
  403320:	ldr	x8, [x27, #904]
  403324:	cbz	x8, 4032fc <ferror@plt+0xb7c>
  403328:	mov	x26, xzr
  40332c:	b	403350 <ferror@plt+0xbd0>
  403330:	ldr	x0, [x20, #912]
  403334:	mov	x1, x26
  403338:	bl	402200 <scols_line_refer_data@plt>
  40333c:	cbnz	w0, 403554 <ferror@plt+0xdd4>
  403340:	ldr	x8, [x27, #904]
  403344:	add	x26, x26, #0x1
  403348:	cmp	x26, x8
  40334c:	b.cs	4032fc <ferror@plt+0xb7c>  // b.hs, b.nlast
  403350:	ldr	w8, [x28, x26, lsl #2]
  403354:	stur	xzr, [x29, #-32]
  403358:	cmp	w8, #0x7
  40335c:	b.ge	403530 <ferror@plt+0xdb0>  // b.tcont
  403360:	cmp	w8, #0x6
  403364:	b.hi	403550 <ferror@plt+0xdd0>  // b.pmore
  403368:	mov	w8, w8
  40336c:	adr	x9, 40337c <ferror@plt+0xbfc>
  403370:	ldrb	w10, [x25, x8]
  403374:	add	x9, x9, x10, lsl #2
  403378:	br	x9
  40337c:	ldr	x0, [x21, #48]
  403380:	cbnz	x0, 4033d0 <ferror@plt+0xc50>
  403384:	b	403414 <ferror@plt+0xc94>
  403388:	ldr	x2, [x21]
  40338c:	sub	x0, x29, #0x20
  403390:	mov	x1, x23
  403394:	b	4033a8 <ferror@plt+0xc28>
  403398:	ldr	x2, [x21, #8]
  40339c:	adrp	x1, 406000 <ferror@plt+0x3880>
  4033a0:	sub	x0, x29, #0x20
  4033a4:	add	x1, x1, #0xde4
  4033a8:	bl	4044a8 <ferror@plt+0x1d28>
  4033ac:	b	403414 <ferror@plt+0xc94>
  4033b0:	ldr	x0, [x21, #32]
  4033b4:	cbnz	x0, 4033d0 <ferror@plt+0xc50>
  4033b8:	b	403414 <ferror@plt+0xc94>
  4033bc:	ldr	x0, [x21, #40]
  4033c0:	cbnz	x0, 4033d0 <ferror@plt+0xc50>
  4033c4:	b	403414 <ferror@plt+0xc94>
  4033c8:	ldr	x0, [x21, #24]
  4033cc:	cbz	x0, 403414 <ferror@plt+0xc94>
  4033d0:	bl	402450 <strdup@plt>
  4033d4:	cbz	x0, 403574 <ferror@plt+0xdf4>
  4033d8:	mov	x2, x0
  4033dc:	stur	x0, [x29, #-32]
  4033e0:	b	403330 <ferror@plt+0xbb0>
  4033e4:	cbz	x24, 403414 <ferror@plt+0xc94>
  4033e8:	mov	x0, x24
  4033ec:	bl	402450 <strdup@plt>
  4033f0:	cbz	x0, 403574 <ferror@plt+0xdf4>
  4033f4:	mov	x19, x0
  4033f8:	bl	402440 <__xpg_basename@plt>
  4033fc:	cbz	x0, 4035a8 <ferror@plt+0xe28>
  403400:	bl	402450 <strdup@plt>
  403404:	cbz	x0, 403574 <ferror@plt+0xdf4>
  403408:	stur	x0, [x29, #-32]
  40340c:	mov	x0, x19
  403410:	bl	402580 <free@plt>
  403414:	ldur	x2, [x29, #-32]
  403418:	cbnz	x2, 403330 <ferror@plt+0xbb0>
  40341c:	b	403340 <ferror@plt+0xbc0>
  403420:	mov	x0, xzr
  403424:	b	403258 <ferror@plt+0xad8>
  403428:	ldr	w8, [sp, #80]
  40342c:	and	w8, w8, #0xc0
  403430:	cmp	w8, #0x80
  403434:	b.ne	403494 <ferror@plt+0xd14>  // b.any
  403438:	mov	x0, x26
  40343c:	bl	4024c0 <scols_table_is_empty@plt>
  403440:	cbnz	w0, 403494 <ferror@plt+0xd14>
  403444:	bl	402680 <scols_new_iter@plt>
  403448:	cbz	x0, 4038c0 <ferror@plt+0x1140>
  40344c:	adrp	x21, 418000 <ferror@plt+0x15880>
  403450:	ldr	x3, [x21, #824]
  403454:	mov	x19, x0
  403458:	adrp	x0, 406000 <ferror@plt+0x3880>
  40345c:	add	x0, x0, #0xe19
  403460:	mov	w1, #0x2                   	// #2
  403464:	mov	w2, #0x1                   	// #1
  403468:	bl	402600 <fwrite@plt>
  40346c:	sub	x2, x29, #0x20
  403470:	mov	x0, x26
  403474:	mov	x1, x19
  403478:	bl	402550 <scols_table_next_column@plt>
  40347c:	cbz	w0, 4034e0 <ferror@plt+0xd60>
  403480:	ldr	x1, [x21, #824]
  403484:	mov	w0, #0xa                   	// #10
  403488:	bl	4022e0 <fputc@plt>
  40348c:	mov	x0, x19
  403490:	bl	4022a0 <scols_free_iter@plt>
  403494:	mov	x0, x26
  403498:	bl	402650 <scols_print_table@plt>
  40349c:	mov	x0, x26
  4034a0:	bl	402470 <scols_unref_table@plt>
  4034a4:	b	4034bc <ferror@plt+0xd3c>
  4034a8:	mov	w0, #0x1                   	// #1
  4034ac:	b	4034c0 <ferror@plt+0xd40>
  4034b0:	ldr	x22, [sp, #16]
  4034b4:	mov	x0, x22
  4034b8:	bl	402580 <free@plt>
  4034bc:	mov	w0, wzr
  4034c0:	ldp	x20, x19, [sp, #304]
  4034c4:	ldp	x22, x21, [sp, #288]
  4034c8:	ldp	x24, x23, [sp, #272]
  4034cc:	ldp	x26, x25, [sp, #256]
  4034d0:	ldp	x28, x27, [sp, #240]
  4034d4:	ldp	x29, x30, [sp, #224]
  4034d8:	add	sp, sp, #0x140
  4034dc:	ret
  4034e0:	ldur	x0, [x29, #-32]
  4034e4:	bl	402270 <scols_column_get_header@plt>
  4034e8:	bl	402570 <scols_cell_get_data@plt>
  4034ec:	ldr	x1, [x21, #824]
  4034f0:	bl	4021d0 <fputs@plt>
  4034f4:	sub	x2, x29, #0x20
  4034f8:	mov	x0, x26
  4034fc:	mov	x1, x19
  403500:	bl	402550 <scols_table_next_column@plt>
  403504:	cbnz	w0, 403480 <ferror@plt+0xd00>
  403508:	ldur	x0, [x29, #-32]
  40350c:	bl	402270 <scols_column_get_header@plt>
  403510:	bl	402570 <scols_cell_get_data@plt>
  403514:	ldr	x1, [x21, #824]
  403518:	mov	x20, x0
  40351c:	mov	w0, #0x2c                  	// #44
  403520:	bl	4022e0 <fputc@plt>
  403524:	ldr	x1, [x21, #824]
  403528:	mov	x0, x20
  40352c:	b	4034f0 <ferror@plt+0xd70>
  403530:	adrp	x0, 406000 <ferror@plt+0x3880>
  403534:	adrp	x1, 406000 <ferror@plt+0x3880>
  403538:	adrp	x3, 406000 <ferror@plt+0x3880>
  40353c:	add	x0, x0, #0xce0
  403540:	add	x1, x1, #0xc14
  403544:	add	x3, x3, #0xcc6
  403548:	mov	w2, #0x8a                  	// #138
  40354c:	bl	4026e0 <__assert_fail@plt>
  403550:	bl	4024b0 <abort@plt>
  403554:	adrp	x1, 406000 <ferror@plt+0x3880>
  403558:	add	x1, x1, #0xde8
  40355c:	mov	w2, #0x5                   	// #5
  403560:	mov	x0, xzr
  403564:	bl	4026a0 <dcgettext@plt>
  403568:	mov	x1, x0
  40356c:	mov	w0, #0x1                   	// #1
  403570:	bl	4026b0 <errx@plt>
  403574:	adrp	x1, 406000 <ferror@plt+0x3880>
  403578:	add	x1, x1, #0xda7
  40357c:	mov	w0, #0x1                   	// #1
  403580:	bl	402740 <err@plt>
  403584:	adrp	x1, 406000 <ferror@plt+0x3880>
  403588:	add	x1, x1, #0xf10
  40358c:	mov	w2, #0x5                   	// #5
  403590:	mov	x0, xzr
  403594:	bl	4026a0 <dcgettext@plt>
  403598:	ldur	x2, [x29, #-40]
  40359c:	mov	x1, x0
  4035a0:	mov	w0, #0x1                   	// #1
  4035a4:	bl	402740 <err@plt>
  4035a8:	adrp	x0, 406000 <ferror@plt+0x3880>
  4035ac:	adrp	x1, 406000 <ferror@plt+0x3880>
  4035b0:	adrp	x3, 406000 <ferror@plt+0x3880>
  4035b4:	add	x0, x0, #0xd74
  4035b8:	add	x1, x1, #0xd78
  4035bc:	add	x3, x3, #0xd8b
  4035c0:	mov	w2, #0x4a                  	// #74
  4035c4:	bl	4026e0 <__assert_fail@plt>
  4035c8:	adrp	x1, 406000 <ferror@plt+0x3880>
  4035cc:	add	x1, x1, #0xdbf
  4035d0:	mov	w2, #0x5                   	// #5
  4035d4:	b	403564 <ferror@plt+0xde4>
  4035d8:	adrp	x8, 418000 <ferror@plt+0x15880>
  4035dc:	ldr	x19, [x8, #800]
  4035e0:	ldr	x8, [sp, #48]
  4035e4:	str	x8, [sp, #104]
  4035e8:	ldr	x8, [sp, #64]
  4035ec:	str	x8, [sp, #120]
  4035f0:	adrp	x1, 406000 <ferror@plt+0x3880>
  4035f4:	add	x1, x1, #0x785
  4035f8:	mov	w2, #0x5                   	// #5
  4035fc:	mov	x0, xzr
  403600:	bl	4026a0 <dcgettext@plt>
  403604:	adrp	x8, 418000 <ferror@plt+0x15880>
  403608:	ldr	x2, [x8, #832]
  40360c:	mov	x1, x0
  403610:	mov	x0, x19
  403614:	bl	402720 <fprintf@plt>
  403618:	mov	w0, #0x1                   	// #1
  40361c:	bl	4021e0 <exit@plt>
  403620:	adrp	x1, 406000 <ferror@plt+0x3880>
  403624:	add	x1, x1, #0xf38
  403628:	mov	w2, #0x5                   	// #5
  40362c:	mov	x0, xzr
  403630:	bl	4026a0 <dcgettext@plt>
  403634:	ldr	x3, [x21, #32]
  403638:	ldr	x4, [x21]
  40363c:	mov	x1, x0
  403640:	mov	w0, #0x1                   	// #1
  403644:	mov	x2, x25
  403648:	bl	402740 <err@plt>
  40364c:	ldr	x8, [sp, #48]
  403650:	adrp	x1, 406000 <ferror@plt+0x3880>
  403654:	add	x1, x1, #0x767
  403658:	mov	w2, #0x5                   	// #5
  40365c:	str	x8, [sp, #104]
  403660:	ldr	x8, [sp, #64]
  403664:	mov	x0, xzr
  403668:	str	x8, [sp, #120]
  40366c:	bl	4026a0 <dcgettext@plt>
  403670:	adrp	x8, 418000 <ferror@plt+0x15880>
  403674:	ldr	x1, [x8, #832]
  403678:	adrp	x2, 406000 <ferror@plt+0x3880>
  40367c:	add	x2, x2, #0x773
  403680:	bl	4026d0 <printf@plt>
  403684:	mov	w0, wzr
  403688:	bl	4021e0 <exit@plt>
  40368c:	ldr	x8, [sp, #48]
  403690:	str	x8, [sp, #104]
  403694:	ldr	x8, [sp, #64]
  403698:	str	x8, [sp, #120]
  40369c:	bl	4038c4 <ferror@plt+0x1144>
  4036a0:	adrp	x0, 406000 <ferror@plt+0x3880>
  4036a4:	adrp	x1, 406000 <ferror@plt+0x3880>
  4036a8:	adrp	x3, 406000 <ferror@plt+0x3880>
  4036ac:	add	x0, x0, #0xcb7
  4036b0:	add	x1, x1, #0xc14
  4036b4:	add	x3, x3, #0xcc6
  4036b8:	mov	w2, #0x89                  	// #137
  4036bc:	bl	4026e0 <__assert_fail@plt>
  4036c0:	adrp	x1, 406000 <ferror@plt+0x3880>
  4036c4:	add	x1, x1, #0xc94
  4036c8:	mov	w2, #0x5                   	// #5
  4036cc:	bl	4026a0 <dcgettext@plt>
  4036d0:	mov	x1, x0
  4036d4:	mov	w0, #0x1                   	// #1
  4036d8:	bl	402740 <err@plt>
  4036dc:	ldr	x8, [sp, #48]
  4036e0:	adrp	x21, 418000 <ferror@plt+0x15880>
  4036e4:	ldr	x19, [x21, #800]
  4036e8:	adrp	x1, 406000 <ferror@plt+0x3880>
  4036ec:	str	x8, [sp, #104]
  4036f0:	ldr	x8, [sp, #64]
  4036f4:	add	x1, x1, #0x7ff
  4036f8:	mov	w2, #0x5                   	// #5
  4036fc:	mov	x0, xzr
  403700:	str	x8, [sp, #120]
  403704:	bl	4026a0 <dcgettext@plt>
  403708:	adrp	x8, 418000 <ferror@plt+0x15880>
  40370c:	ldr	x2, [x8, #832]
  403710:	mov	x1, x0
  403714:	mov	x0, x19
  403718:	bl	402720 <fprintf@plt>
  40371c:	adrp	x23, 406000 <ferror@plt+0x3880>
  403720:	adrp	x24, 406000 <ferror@plt+0x3880>
  403724:	adrp	x25, 406000 <ferror@plt+0x3880>
  403728:	adrp	x20, 406000 <ferror@plt+0x3880>
  40372c:	adrp	x26, 406000 <ferror@plt+0x3880>
  403730:	adrp	x27, 406000 <ferror@plt+0x3880>
  403734:	adrp	x28, 406000 <ferror@plt+0x3880>
  403738:	adrp	x19, 406000 <ferror@plt+0x3880>
  40373c:	mov	x22, xzr
  403740:	add	x23, x23, #0x588
  403744:	add	x24, x24, #0x9ba
  403748:	add	x25, x25, #0x2f0
  40374c:	add	x20, x20, #0x821
  403750:	add	x26, x26, #0xbdd
  403754:	add	x27, x27, #0x6f5
  403758:	add	x28, x28, #0x6fe
  40375c:	add	x19, x19, #0x704
  403760:	ldr	w8, [x23, x22]
  403764:	cmp	w8, #0x74
  403768:	b.hi	40378c <ferror@plt+0x100c>  // b.pmore
  40376c:	adr	x9, 403780 <ferror@plt+0x1000>
  403770:	ldrb	w10, [x25, x8]
  403774:	add	x9, x9, x10, lsl #2
  403778:	mov	x2, x24
  40377c:	br	x9
  403780:	adrp	x2, 406000 <ferror@plt+0x3880>
  403784:	add	x2, x2, #0x70a
  403788:	b	403820 <ferror@plt+0x10a0>
  40378c:	sub	w9, w8, #0x21
  403790:	cmp	w9, #0x5d
  403794:	b.hi	40382c <ferror@plt+0x10ac>  // b.pmore
  403798:	ldr	x0, [x21, #800]
  40379c:	adrp	x1, 406000 <ferror@plt+0x3880>
  4037a0:	add	x1, x1, #0x827
  4037a4:	mov	w2, w8
  4037a8:	bl	402720 <fprintf@plt>
  4037ac:	b	40382c <ferror@plt+0x10ac>
  4037b0:	adrp	x2, 406000 <ferror@plt+0x3880>
  4037b4:	add	x2, x2, #0x71a
  4037b8:	b	403820 <ferror@plt+0x10a0>
  4037bc:	adrp	x2, 406000 <ferror@plt+0x3880>
  4037c0:	add	x2, x2, #0xb28
  4037c4:	b	403820 <ferror@plt+0x10a0>
  4037c8:	adrp	x2, 406000 <ferror@plt+0x3880>
  4037cc:	add	x2, x2, #0xf31
  4037d0:	b	403820 <ferror@plt+0x10a0>
  4037d4:	adrp	x2, 406000 <ferror@plt+0x3880>
  4037d8:	add	x2, x2, #0x6e8
  4037dc:	b	403820 <ferror@plt+0x10a0>
  4037e0:	adrp	x2, 406000 <ferror@plt+0x3880>
  4037e4:	add	x2, x2, #0xb0c
  4037e8:	b	403820 <ferror@plt+0x10a0>
  4037ec:	adrp	x2, 406000 <ferror@plt+0x3880>
  4037f0:	add	x2, x2, #0x70f
  4037f4:	b	403820 <ferror@plt+0x10a0>
  4037f8:	adrp	x2, 406000 <ferror@plt+0x3880>
  4037fc:	add	x2, x2, #0x6ee
  403800:	b	403820 <ferror@plt+0x10a0>
  403804:	mov	x2, x26
  403808:	b	403820 <ferror@plt+0x10a0>
  40380c:	mov	x2, x27
  403810:	b	403820 <ferror@plt+0x10a0>
  403814:	mov	x2, x28
  403818:	b	403820 <ferror@plt+0x10a0>
  40381c:	mov	x2, x19
  403820:	ldr	x0, [x21, #800]
  403824:	mov	x1, x20
  403828:	bl	402720 <fprintf@plt>
  40382c:	add	x22, x22, #0x4
  403830:	cmp	x22, #0x3c
  403834:	b.ne	403760 <ferror@plt+0xfe0>  // b.any
  403838:	ldr	x1, [x21, #800]
  40383c:	mov	w0, #0xa                   	// #10
  403840:	bl	4022e0 <fputc@plt>
  403844:	mov	w0, #0x1                   	// #1
  403848:	bl	4021e0 <exit@plt>
  40384c:	adrp	x1, 406000 <ferror@plt+0x3880>
  403850:	add	x1, x1, #0xe3b
  403854:	b	40355c <ferror@plt+0xddc>
  403858:	ldr	x8, [sp, #48]
  40385c:	adrp	x1, 406000 <ferror@plt+0x3880>
  403860:	add	x1, x1, #0x82c
  403864:	mov	w0, #0x1                   	// #1
  403868:	str	x8, [sp, #104]
  40386c:	ldr	x8, [sp, #64]
  403870:	mov	w2, #0x48                  	// #72
  403874:	str	x8, [sp, #120]
  403878:	bl	402740 <err@plt>
  40387c:	adrp	x1, 406000 <ferror@plt+0x3880>
  403880:	add	x1, x1, #0x7ac
  403884:	mov	w2, #0x5                   	// #5
  403888:	mov	x0, xzr
  40388c:	bl	4026a0 <dcgettext@plt>
  403890:	bl	402660 <warnx@plt>
  403894:	adrp	x8, 418000 <ferror@plt+0x15880>
  403898:	ldr	x19, [x8, #800]
  40389c:	b	4035f0 <ferror@plt+0xe70>
  4038a0:	adrp	x1, 406000 <ferror@plt+0x3880>
  4038a4:	add	x1, x1, #0x82c
  4038a8:	mov	w0, #0x1                   	// #1
  4038ac:	mov	w2, #0x8                   	// #8
  4038b0:	bl	402740 <err@plt>
  4038b4:	adrp	x1, 406000 <ferror@plt+0x3880>
  4038b8:	add	x1, x1, #0xc67
  4038bc:	b	4036c8 <ferror@plt+0xf48>
  4038c0:	bl	404528 <ferror@plt+0x1da8>
  4038c4:	stp	x29, x30, [sp, #-48]!
  4038c8:	adrp	x1, 406000 <ferror@plt+0x3880>
  4038cc:	add	x1, x1, #0x846
  4038d0:	mov	w2, #0x5                   	// #5
  4038d4:	mov	x0, xzr
  4038d8:	str	x21, [sp, #16]
  4038dc:	stp	x20, x19, [sp, #32]
  4038e0:	mov	x29, sp
  4038e4:	bl	4026a0 <dcgettext@plt>
  4038e8:	adrp	x21, 418000 <ferror@plt+0x15880>
  4038ec:	ldr	x1, [x21, #824]
  4038f0:	bl	4021d0 <fputs@plt>
  4038f4:	adrp	x1, 406000 <ferror@plt+0x3880>
  4038f8:	add	x1, x1, #0x84f
  4038fc:	mov	w2, #0x5                   	// #5
  403900:	mov	x0, xzr
  403904:	bl	4026a0 <dcgettext@plt>
  403908:	adrp	x8, 418000 <ferror@plt+0x15880>
  40390c:	ldr	x1, [x8, #832]
  403910:	bl	4026d0 <printf@plt>
  403914:	ldr	x1, [x21, #824]
  403918:	mov	w0, #0xa                   	// #10
  40391c:	bl	4022e0 <fputc@plt>
  403920:	adrp	x1, 406000 <ferror@plt+0x3880>
  403924:	add	x1, x1, #0x867
  403928:	mov	w2, #0x5                   	// #5
  40392c:	mov	x0, xzr
  403930:	bl	4026a0 <dcgettext@plt>
  403934:	bl	4024d0 <puts@plt>
  403938:	adrp	x1, 406000 <ferror@plt+0x3880>
  40393c:	add	x1, x1, #0x886
  403940:	mov	w2, #0x5                   	// #5
  403944:	mov	x0, xzr
  403948:	bl	4026a0 <dcgettext@plt>
  40394c:	ldr	x1, [x21, #824]
  403950:	bl	4021d0 <fputs@plt>
  403954:	adrp	x1, 406000 <ferror@plt+0x3880>
  403958:	add	x1, x1, #0x891
  40395c:	mov	w2, #0x5                   	// #5
  403960:	mov	x0, xzr
  403964:	bl	4026a0 <dcgettext@plt>
  403968:	bl	4024d0 <puts@plt>
  40396c:	adrp	x1, 406000 <ferror@plt+0x3880>
  403970:	add	x1, x1, #0x8cb
  403974:	mov	w2, #0x5                   	// #5
  403978:	mov	x0, xzr
  40397c:	bl	4026a0 <dcgettext@plt>
  403980:	bl	4024d0 <puts@plt>
  403984:	adrp	x1, 406000 <ferror@plt+0x3880>
  403988:	add	x1, x1, #0x903
  40398c:	mov	w2, #0x5                   	// #5
  403990:	mov	x0, xzr
  403994:	bl	4026a0 <dcgettext@plt>
  403998:	bl	4024d0 <puts@plt>
  40399c:	adrp	x1, 406000 <ferror@plt+0x3880>
  4039a0:	add	x1, x1, #0x926
  4039a4:	mov	w2, #0x5                   	// #5
  4039a8:	mov	x0, xzr
  4039ac:	bl	4026a0 <dcgettext@plt>
  4039b0:	bl	4024d0 <puts@plt>
  4039b4:	adrp	x1, 406000 <ferror@plt+0x3880>
  4039b8:	add	x1, x1, #0x950
  4039bc:	mov	w2, #0x5                   	// #5
  4039c0:	mov	x0, xzr
  4039c4:	bl	4026a0 <dcgettext@plt>
  4039c8:	bl	4024d0 <puts@plt>
  4039cc:	adrp	x1, 406000 <ferror@plt+0x3880>
  4039d0:	add	x1, x1, #0x97c
  4039d4:	mov	w2, #0x5                   	// #5
  4039d8:	mov	x0, xzr
  4039dc:	bl	4026a0 <dcgettext@plt>
  4039e0:	bl	4024d0 <puts@plt>
  4039e4:	adrp	x1, 406000 <ferror@plt+0x3880>
  4039e8:	add	x1, x1, #0x9be
  4039ec:	mov	w2, #0x5                   	// #5
  4039f0:	mov	x0, xzr
  4039f4:	bl	4026a0 <dcgettext@plt>
  4039f8:	bl	4024d0 <puts@plt>
  4039fc:	adrp	x1, 406000 <ferror@plt+0x3880>
  403a00:	add	x1, x1, #0x9ed
  403a04:	mov	w2, #0x5                   	// #5
  403a08:	mov	x0, xzr
  403a0c:	bl	4026a0 <dcgettext@plt>
  403a10:	bl	4024d0 <puts@plt>
  403a14:	adrp	x1, 406000 <ferror@plt+0x3880>
  403a18:	add	x1, x1, #0xa21
  403a1c:	mov	w2, #0x5                   	// #5
  403a20:	mov	x0, xzr
  403a24:	bl	4026a0 <dcgettext@plt>
  403a28:	bl	4024d0 <puts@plt>
  403a2c:	adrp	x1, 406000 <ferror@plt+0x3880>
  403a30:	add	x1, x1, #0xa68
  403a34:	mov	w2, #0x5                   	// #5
  403a38:	mov	x0, xzr
  403a3c:	bl	4026a0 <dcgettext@plt>
  403a40:	bl	4024d0 <puts@plt>
  403a44:	adrp	x1, 406000 <ferror@plt+0x3880>
  403a48:	add	x1, x1, #0xa96
  403a4c:	mov	w2, #0x5                   	// #5
  403a50:	mov	x0, xzr
  403a54:	bl	4026a0 <dcgettext@plt>
  403a58:	bl	4024d0 <puts@plt>
  403a5c:	adrp	x1, 406000 <ferror@plt+0x3880>
  403a60:	add	x1, x1, #0xaff
  403a64:	mov	w2, #0x5                   	// #5
  403a68:	mov	x0, xzr
  403a6c:	bl	4026a0 <dcgettext@plt>
  403a70:	adrp	x1, 406000 <ferror@plt+0x3880>
  403a74:	mov	x19, x0
  403a78:	add	x1, x1, #0xb20
  403a7c:	mov	w2, #0x5                   	// #5
  403a80:	mov	x0, xzr
  403a84:	bl	4026a0 <dcgettext@plt>
  403a88:	mov	x4, x0
  403a8c:	adrp	x0, 406000 <ferror@plt+0x3880>
  403a90:	adrp	x1, 406000 <ferror@plt+0x3880>
  403a94:	adrp	x3, 406000 <ferror@plt+0x3880>
  403a98:	add	x0, x0, #0xae2
  403a9c:	add	x1, x1, #0xaf3
  403aa0:	add	x3, x3, #0xb11
  403aa4:	mov	x2, x19
  403aa8:	bl	4026d0 <printf@plt>
  403aac:	adrp	x1, 406000 <ferror@plt+0x3880>
  403ab0:	add	x1, x1, #0xb30
  403ab4:	mov	w2, #0x5                   	// #5
  403ab8:	mov	x0, xzr
  403abc:	bl	4026a0 <dcgettext@plt>
  403ac0:	ldr	x1, [x21, #824]
  403ac4:	bl	4021d0 <fputs@plt>
  403ac8:	ldr	x20, [x21, #824]
  403acc:	adrp	x1, 406000 <ferror@plt+0x3880>
  403ad0:	add	x1, x1, #0xb7b
  403ad4:	mov	w2, #0x5                   	// #5
  403ad8:	mov	x0, xzr
  403adc:	bl	4026a0 <dcgettext@plt>
  403ae0:	adrp	x19, 406000 <ferror@plt+0x3880>
  403ae4:	add	x19, x19, #0xb4c
  403ae8:	adrp	x2, 406000 <ferror@plt+0x3880>
  403aec:	mov	x3, x0
  403af0:	add	x2, x2, #0xb90
  403af4:	mov	x0, x20
  403af8:	mov	x1, x19
  403afc:	bl	402720 <fprintf@plt>
  403b00:	ldr	x20, [x21, #824]
  403b04:	adrp	x1, 406000 <ferror@plt+0x3880>
  403b08:	add	x1, x1, #0xb95
  403b0c:	mov	w2, #0x5                   	// #5
  403b10:	mov	x0, xzr
  403b14:	bl	4026a0 <dcgettext@plt>
  403b18:	adrp	x2, 406000 <ferror@plt+0x3880>
  403b1c:	mov	x3, x0
  403b20:	add	x2, x2, #0xba0
  403b24:	mov	x0, x20
  403b28:	mov	x1, x19
  403b2c:	bl	402720 <fprintf@plt>
  403b30:	ldr	x20, [x21, #824]
  403b34:	adrp	x1, 406000 <ferror@plt+0x3880>
  403b38:	add	x1, x1, #0xbad
  403b3c:	mov	w2, #0x5                   	// #5
  403b40:	mov	x0, xzr
  403b44:	bl	4026a0 <dcgettext@plt>
  403b48:	adrp	x2, 406000 <ferror@plt+0x3880>
  403b4c:	mov	x3, x0
  403b50:	add	x2, x2, #0xba6
  403b54:	mov	x0, x20
  403b58:	mov	x1, x19
  403b5c:	bl	402720 <fprintf@plt>
  403b60:	ldr	x20, [x21, #824]
  403b64:	adrp	x1, 406000 <ferror@plt+0x3880>
  403b68:	add	x1, x1, #0xbc1
  403b6c:	mov	w2, #0x5                   	// #5
  403b70:	mov	x0, xzr
  403b74:	bl	4026a0 <dcgettext@plt>
  403b78:	adrp	x2, 406000 <ferror@plt+0x3880>
  403b7c:	mov	x3, x0
  403b80:	add	x2, x2, #0xd48
  403b84:	mov	x0, x20
  403b88:	mov	x1, x19
  403b8c:	bl	402720 <fprintf@plt>
  403b90:	ldr	x20, [x21, #824]
  403b94:	adrp	x1, 406000 <ferror@plt+0x3880>
  403b98:	add	x1, x1, #0xbd0
  403b9c:	mov	w2, #0x5                   	// #5
  403ba0:	mov	x0, xzr
  403ba4:	bl	4026a0 <dcgettext@plt>
  403ba8:	adrp	x2, 406000 <ferror@plt+0x3880>
  403bac:	mov	x3, x0
  403bb0:	add	x2, x2, #0xd37
  403bb4:	mov	x0, x20
  403bb8:	mov	x1, x19
  403bbc:	bl	402720 <fprintf@plt>
  403bc0:	ldr	x20, [x21, #824]
  403bc4:	adrp	x1, 406000 <ferror@plt+0x3880>
  403bc8:	add	x1, x1, #0xbea
  403bcc:	mov	w2, #0x5                   	// #5
  403bd0:	mov	x0, xzr
  403bd4:	bl	4026a0 <dcgettext@plt>
  403bd8:	adrp	x2, 406000 <ferror@plt+0x3880>
  403bdc:	mov	x3, x0
  403be0:	add	x2, x2, #0xbe4
  403be4:	mov	x0, x20
  403be8:	mov	x1, x19
  403bec:	bl	402720 <fprintf@plt>
  403bf0:	ldr	x20, [x21, #824]
  403bf4:	adrp	x1, 406000 <ferror@plt+0x3880>
  403bf8:	add	x1, x1, #0xc02
  403bfc:	mov	w2, #0x5                   	// #5
  403c00:	mov	x0, xzr
  403c04:	bl	4026a0 <dcgettext@plt>
  403c08:	adrp	x2, 406000 <ferror@plt+0x3880>
  403c0c:	mov	x3, x0
  403c10:	add	x2, x2, #0xbfb
  403c14:	mov	x0, x20
  403c18:	mov	x1, x19
  403c1c:	bl	402720 <fprintf@plt>
  403c20:	adrp	x1, 406000 <ferror@plt+0x3880>
  403c24:	add	x1, x1, #0xb56
  403c28:	mov	w2, #0x5                   	// #5
  403c2c:	mov	x0, xzr
  403c30:	bl	4026a0 <dcgettext@plt>
  403c34:	adrp	x1, 406000 <ferror@plt+0x3880>
  403c38:	add	x1, x1, #0xb71
  403c3c:	bl	4026d0 <printf@plt>
  403c40:	mov	w0, wzr
  403c44:	bl	4021e0 <exit@plt>
  403c48:	stp	x29, x30, [sp, #-32]!
  403c4c:	stp	x20, x19, [sp, #16]
  403c50:	mov	x29, sp
  403c54:	cbz	x0, 403da0 <ferror@plt+0x1620>
  403c58:	mov	x20, x1
  403c5c:	adrp	x1, 406000 <ferror@plt+0x3880>
  403c60:	add	x1, x1, #0xb90
  403c64:	mov	x2, x20
  403c68:	mov	x19, x0
  403c6c:	bl	4025a0 <strncasecmp@plt>
  403c70:	cbnz	w0, 403c84 <ferror@plt+0x1504>
  403c74:	cmp	x20, #0x4
  403c78:	b.ne	403c84 <ferror@plt+0x1504>  // b.any
  403c7c:	mov	w0, wzr
  403c80:	b	403d94 <ferror@plt+0x1614>
  403c84:	adrp	x1, 406000 <ferror@plt+0x3880>
  403c88:	add	x1, x1, #0xba0
  403c8c:	mov	x0, x19
  403c90:	mov	x2, x20
  403c94:	bl	4025a0 <strncasecmp@plt>
  403c98:	cbnz	w0, 403cac <ferror@plt+0x152c>
  403c9c:	cmp	x20, #0x5
  403ca0:	b.ne	403cac <ferror@plt+0x152c>  // b.any
  403ca4:	mov	w0, #0x1                   	// #1
  403ca8:	b	403d94 <ferror@plt+0x1614>
  403cac:	adrp	x1, 406000 <ferror@plt+0x3880>
  403cb0:	add	x1, x1, #0xba6
  403cb4:	mov	x0, x19
  403cb8:	mov	x2, x20
  403cbc:	bl	4025a0 <strncasecmp@plt>
  403cc0:	cbnz	w0, 403cd4 <ferror@plt+0x1554>
  403cc4:	cmp	x20, #0x6
  403cc8:	b.ne	403cd4 <ferror@plt+0x1554>  // b.any
  403ccc:	mov	w0, #0x2                   	// #2
  403cd0:	b	403d94 <ferror@plt+0x1614>
  403cd4:	adrp	x1, 406000 <ferror@plt+0x3880>
  403cd8:	add	x1, x1, #0xd48
  403cdc:	mov	x0, x19
  403ce0:	mov	x2, x20
  403ce4:	bl	4025a0 <strncasecmp@plt>
  403ce8:	cbnz	w0, 403cfc <ferror@plt+0x157c>
  403cec:	cmp	x20, #0x4
  403cf0:	b.ne	403cfc <ferror@plt+0x157c>  // b.any
  403cf4:	mov	w0, #0x3                   	// #3
  403cf8:	b	403d94 <ferror@plt+0x1614>
  403cfc:	adrp	x1, 406000 <ferror@plt+0x3880>
  403d00:	add	x1, x1, #0xd37
  403d04:	mov	x0, x19
  403d08:	mov	x2, x20
  403d0c:	bl	4025a0 <strncasecmp@plt>
  403d10:	cbnz	w0, 403d24 <ferror@plt+0x15a4>
  403d14:	cmp	x20, #0x6
  403d18:	b.ne	403d24 <ferror@plt+0x15a4>  // b.any
  403d1c:	mov	w0, #0x4                   	// #4
  403d20:	b	403d94 <ferror@plt+0x1614>
  403d24:	adrp	x1, 406000 <ferror@plt+0x3880>
  403d28:	add	x1, x1, #0xbe4
  403d2c:	mov	x0, x19
  403d30:	mov	x2, x20
  403d34:	bl	4025a0 <strncasecmp@plt>
  403d38:	cbnz	w0, 403d4c <ferror@plt+0x15cc>
  403d3c:	cmp	x20, #0x5
  403d40:	b.ne	403d4c <ferror@plt+0x15cc>  // b.any
  403d44:	mov	w0, #0x5                   	// #5
  403d48:	b	403d94 <ferror@plt+0x1614>
  403d4c:	adrp	x1, 406000 <ferror@plt+0x3880>
  403d50:	add	x1, x1, #0xbfb
  403d54:	mov	x0, x19
  403d58:	mov	x2, x20
  403d5c:	bl	4025a0 <strncasecmp@plt>
  403d60:	cbnz	w0, 403d74 <ferror@plt+0x15f4>
  403d64:	cmp	x20, #0x6
  403d68:	b.ne	403d74 <ferror@plt+0x15f4>  // b.any
  403d6c:	mov	w0, #0x6                   	// #6
  403d70:	b	403d94 <ferror@plt+0x1614>
  403d74:	adrp	x1, 406000 <ferror@plt+0x3880>
  403d78:	add	x1, x1, #0xc54
  403d7c:	mov	w2, #0x5                   	// #5
  403d80:	mov	x0, xzr
  403d84:	bl	4026a0 <dcgettext@plt>
  403d88:	mov	x1, x19
  403d8c:	bl	402660 <warnx@plt>
  403d90:	mov	w0, #0xffffffff            	// #-1
  403d94:	ldp	x20, x19, [sp, #16]
  403d98:	ldp	x29, x30, [sp], #32
  403d9c:	ret
  403da0:	adrp	x0, 406000 <ferror@plt+0x3880>
  403da4:	adrp	x1, 406000 <ferror@plt+0x3880>
  403da8:	adrp	x3, 406000 <ferror@plt+0x3880>
  403dac:	add	x0, x0, #0xc0f
  403db0:	add	x1, x1, #0xc14
  403db4:	add	x3, x3, #0xc28
  403db8:	mov	w2, #0x7c                  	// #124
  403dbc:	bl	4026e0 <__assert_fail@plt>
  403dc0:	stp	x29, x30, [sp, #-32]!
  403dc4:	stp	x20, x19, [sp, #16]
  403dc8:	mov	x29, sp
  403dcc:	cbz	x0, 403e10 <ferror@plt+0x1690>
  403dd0:	mov	x19, x0
  403dd4:	ldr	x0, [x19, #24]
  403dd8:	ldr	x20, [x19, #56]
  403ddc:	bl	402580 <free@plt>
  403de0:	ldr	x0, [x19, #32]
  403de4:	bl	402580 <free@plt>
  403de8:	ldr	x0, [x19, #16]
  403dec:	bl	402580 <free@plt>
  403df0:	ldr	x0, [x19, #40]
  403df4:	bl	402580 <free@plt>
  403df8:	ldr	x0, [x19, #48]
  403dfc:	bl	402580 <free@plt>
  403e00:	mov	x0, x19
  403e04:	bl	402580 <free@plt>
  403e08:	mov	x19, x20
  403e0c:	cbnz	x20, 403dd4 <ferror@plt+0x1654>
  403e10:	ldp	x20, x19, [sp, #16]
  403e14:	ldp	x29, x30, [sp], #32
  403e18:	ret
  403e1c:	sub	sp, sp, #0xd0
  403e20:	stp	x20, x19, [sp, #192]
  403e24:	mov	w20, w0
  403e28:	mov	x19, x1
  403e2c:	add	x2, sp, #0x10
  403e30:	mov	w0, wzr
  403e34:	mov	w1, w20
  403e38:	stp	x29, x30, [sp, #160]
  403e3c:	str	x21, [sp, #176]
  403e40:	add	x29, sp, #0xa0
  403e44:	bl	402690 <__fxstat@plt>
  403e48:	cbnz	w0, 403f6c <ferror@plt+0x17ec>
  403e4c:	ldr	w8, [sp, #32]
  403e50:	and	w8, w8, #0xf000
  403e54:	cmp	w8, #0x6, lsl #12
  403e58:	b.ne	403f6c <ferror@plt+0x17ec>  // b.any
  403e5c:	adrp	x8, 406000 <ferror@plt+0x3880>
  403e60:	ldr	q0, [x8, #736]
  403e64:	sub	x0, x29, #0x10
  403e68:	mov	x1, xzr
  403e6c:	str	q0, [sp]
  403e70:	stur	q0, [x29, #-16]
  403e74:	bl	4025b0 <nanosleep@plt>
  403e78:	bl	4026f0 <__errno_location@plt>
  403e7c:	mov	x21, x0
  403e80:	str	wzr, [x0]
  403e84:	mov	w1, #0x125f                	// #4703
  403e88:	mov	w0, w20
  403e8c:	bl	402750 <ioctl@plt>
  403e90:	ldr	w8, [x21]
  403e94:	cmp	w8, #0x10
  403e98:	b.ne	403f50 <ferror@plt+0x17d0>  // b.any
  403e9c:	ldr	q0, [sp]
  403ea0:	sub	x0, x29, #0x10
  403ea4:	mov	x1, xzr
  403ea8:	stur	q0, [x29, #-16]
  403eac:	bl	4025b0 <nanosleep@plt>
  403eb0:	mov	w1, #0x125f                	// #4703
  403eb4:	mov	w0, w20
  403eb8:	str	wzr, [x21]
  403ebc:	bl	402750 <ioctl@plt>
  403ec0:	ldr	w8, [x21]
  403ec4:	cmp	w8, #0x10
  403ec8:	b.ne	403f50 <ferror@plt+0x17d0>  // b.any
  403ecc:	ldr	q0, [sp]
  403ed0:	sub	x0, x29, #0x10
  403ed4:	mov	x1, xzr
  403ed8:	stur	q0, [x29, #-16]
  403edc:	bl	4025b0 <nanosleep@plt>
  403ee0:	mov	w1, #0x125f                	// #4703
  403ee4:	mov	w0, w20
  403ee8:	str	wzr, [x21]
  403eec:	bl	402750 <ioctl@plt>
  403ef0:	ldr	w8, [x21]
  403ef4:	cmp	w8, #0x10
  403ef8:	b.ne	403f50 <ferror@plt+0x17d0>  // b.any
  403efc:	ldr	q0, [sp]
  403f00:	sub	x0, x29, #0x10
  403f04:	mov	x1, xzr
  403f08:	stur	q0, [x29, #-16]
  403f0c:	bl	4025b0 <nanosleep@plt>
  403f10:	mov	w1, #0x125f                	// #4703
  403f14:	mov	w0, w20
  403f18:	str	wzr, [x21]
  403f1c:	bl	402750 <ioctl@plt>
  403f20:	ldr	w8, [x21]
  403f24:	cmp	w8, #0x10
  403f28:	b.ne	403f50 <ferror@plt+0x17d0>  // b.any
  403f2c:	ldr	q0, [sp]
  403f30:	sub	x0, x29, #0x10
  403f34:	mov	x1, xzr
  403f38:	stur	q0, [x29, #-16]
  403f3c:	bl	4025b0 <nanosleep@plt>
  403f40:	mov	w1, #0x125f                	// #4703
  403f44:	mov	w0, w20
  403f48:	str	wzr, [x21]
  403f4c:	bl	402750 <ioctl@plt>
  403f50:	adrp	x1, 406000 <ferror@plt+0x3880>
  403f54:	add	x1, x1, #0xfd7
  403f58:	mov	w2, #0x5                   	// #5
  403f5c:	mov	x0, xzr
  403f60:	bl	4026a0 <dcgettext@plt>
  403f64:	mov	x1, x19
  403f68:	bl	4026d0 <printf@plt>
  403f6c:	ldp	x20, x19, [sp, #192]
  403f70:	ldr	x21, [sp, #176]
  403f74:	ldp	x29, x30, [sp, #160]
  403f78:	add	sp, sp, #0xd0
  403f7c:	ret
  403f80:	stp	x29, x30, [sp, #-32]!
  403f84:	adrp	x8, 418000 <ferror@plt+0x15880>
  403f88:	stp	x20, x19, [sp, #16]
  403f8c:	ldr	x20, [x8, #824]
  403f90:	mov	x29, sp
  403f94:	bl	4026f0 <__errno_location@plt>
  403f98:	mov	x19, x0
  403f9c:	str	wzr, [x0]
  403fa0:	mov	x0, x20
  403fa4:	bl	402780 <ferror@plt>
  403fa8:	cbnz	w0, 404048 <ferror@plt+0x18c8>
  403fac:	mov	x0, x20
  403fb0:	bl	402630 <fflush@plt>
  403fb4:	cbz	w0, 404008 <ferror@plt+0x1888>
  403fb8:	ldr	w20, [x19]
  403fbc:	cmp	w20, #0x9
  403fc0:	b.eq	403fcc <ferror@plt+0x184c>  // b.none
  403fc4:	cmp	w20, #0x20
  403fc8:	b.ne	404060 <ferror@plt+0x18e0>  // b.any
  403fcc:	adrp	x8, 418000 <ferror@plt+0x15880>
  403fd0:	ldr	x20, [x8, #800]
  403fd4:	str	wzr, [x19]
  403fd8:	mov	x0, x20
  403fdc:	bl	402780 <ferror@plt>
  403fe0:	cbnz	w0, 404088 <ferror@plt+0x1908>
  403fe4:	mov	x0, x20
  403fe8:	bl	402630 <fflush@plt>
  403fec:	cbz	w0, 404028 <ferror@plt+0x18a8>
  403ff0:	ldr	w8, [x19]
  403ff4:	cmp	w8, #0x9
  403ff8:	b.ne	404088 <ferror@plt+0x1908>  // b.any
  403ffc:	ldp	x20, x19, [sp, #16]
  404000:	ldp	x29, x30, [sp], #32
  404004:	ret
  404008:	mov	x0, x20
  40400c:	bl	402350 <fileno@plt>
  404010:	tbnz	w0, #31, 403fb8 <ferror@plt+0x1838>
  404014:	bl	4021f0 <dup@plt>
  404018:	tbnz	w0, #31, 403fb8 <ferror@plt+0x1838>
  40401c:	bl	402480 <close@plt>
  404020:	cbnz	w0, 403fb8 <ferror@plt+0x1838>
  404024:	b	403fcc <ferror@plt+0x184c>
  404028:	mov	x0, x20
  40402c:	bl	402350 <fileno@plt>
  404030:	tbnz	w0, #31, 403ff0 <ferror@plt+0x1870>
  404034:	bl	4021f0 <dup@plt>
  404038:	tbnz	w0, #31, 403ff0 <ferror@plt+0x1870>
  40403c:	bl	402480 <close@plt>
  404040:	cbnz	w0, 403ff0 <ferror@plt+0x1870>
  404044:	b	403ffc <ferror@plt+0x187c>
  404048:	adrp	x1, 406000 <ferror@plt+0x3880>
  40404c:	add	x1, x1, #0x7f3
  404050:	mov	w2, #0x5                   	// #5
  404054:	mov	x0, xzr
  404058:	bl	4026a0 <dcgettext@plt>
  40405c:	b	404078 <ferror@plt+0x18f8>
  404060:	adrp	x1, 406000 <ferror@plt+0x3880>
  404064:	add	x1, x1, #0x7f3
  404068:	mov	w2, #0x5                   	// #5
  40406c:	mov	x0, xzr
  404070:	bl	4026a0 <dcgettext@plt>
  404074:	cbnz	w20, 404084 <ferror@plt+0x1904>
  404078:	bl	402660 <warnx@plt>
  40407c:	mov	w0, #0x1                   	// #1
  404080:	bl	4021a0 <_exit@plt>
  404084:	bl	402510 <warn@plt>
  404088:	mov	w0, #0x1                   	// #1
  40408c:	bl	4021a0 <_exit@plt>
  404090:	stp	x29, x30, [sp, #-48]!
  404094:	str	x21, [sp, #16]
  404098:	stp	x20, x19, [sp, #32]
  40409c:	mov	x29, sp
  4040a0:	cbz	x0, 4040f0 <ferror@plt+0x1970>
  4040a4:	mov	x19, x0
  4040a8:	cbz	w1, 4040f8 <ferror@plt+0x1978>
  4040ac:	orr	w1, w1, #0x800
  4040b0:	mov	x0, x19
  4040b4:	bl	402390 <open@plt>
  4040b8:	tbnz	w0, #31, 40414c <ferror@plt+0x19cc>
  4040bc:	mov	w21, w0
  4040c0:	bl	402560 <blkid_new_probe@plt>
  4040c4:	mov	x20, x0
  4040c8:	cbz	x0, 4040e4 <ferror@plt+0x1964>
  4040cc:	mov	x0, x20
  4040d0:	mov	w1, w21
  4040d4:	mov	x2, xzr
  4040d8:	mov	x3, xzr
  4040dc:	bl	402360 <blkid_probe_set_device@plt>
  4040e0:	cbz	w0, 404108 <ferror@plt+0x1988>
  4040e4:	mov	w0, w21
  4040e8:	bl	402480 <close@plt>
  4040ec:	b	404150 <ferror@plt+0x19d0>
  4040f0:	mov	x20, xzr
  4040f4:	b	404138 <ferror@plt+0x19b8>
  4040f8:	mov	x0, x19
  4040fc:	bl	402290 <blkid_new_probe_from_filename@plt>
  404100:	mov	x20, x0
  404104:	cbz	x0, 404150 <ferror@plt+0x19d0>
  404108:	mov	w1, #0x1                   	// #1
  40410c:	mov	x0, x20
  404110:	bl	4022b0 <blkid_probe_enable_superblocks@plt>
  404114:	mov	w1, #0x6aa                 	// #1706
  404118:	mov	x0, x20
  40411c:	bl	402410 <blkid_probe_set_superblocks_flags@plt>
  404120:	mov	w1, #0x1                   	// #1
  404124:	mov	x0, x20
  404128:	bl	402310 <blkid_probe_enable_partitions@plt>
  40412c:	mov	w1, #0xa                   	// #10
  404130:	mov	x0, x20
  404134:	bl	402530 <blkid_probe_set_partitions_flags@plt>
  404138:	mov	x0, x20
  40413c:	ldp	x20, x19, [sp, #32]
  404140:	ldr	x21, [sp, #16]
  404144:	ldp	x29, x30, [sp], #48
  404148:	ret
  40414c:	mov	x20, xzr
  404150:	mov	x0, x20
  404154:	bl	402610 <blkid_free_probe@plt>
  404158:	adrp	x1, 406000 <ferror@plt+0x3880>
  40415c:	add	x1, x1, #0xd06
  404160:	mov	w2, #0x5                   	// #5
  404164:	mov	x0, xzr
  404168:	bl	4026a0 <dcgettext@plt>
  40416c:	mov	x1, x0
  404170:	mov	w0, #0x1                   	// #1
  404174:	mov	x2, x19
  404178:	bl	402740 <err@plt>
  40417c:	sub	sp, sp, #0x70
  404180:	stp	x29, x30, [sp, #32]
  404184:	stp	x22, x21, [sp, #80]
  404188:	stp	x20, x19, [sp, #96]
  40418c:	add	x29, sp, #0x20
  404190:	mov	x19, x2
  404194:	mov	x21, x1
  404198:	adrp	x1, 406000 <ferror@plt+0x3880>
  40419c:	stp	x24, x23, [sp, #64]
  4041a0:	mov	x23, x3
  4041a4:	mov	x24, x0
  4041a8:	add	x1, x1, #0xd48
  4041ac:	sub	x2, x29, #0x8
  4041b0:	mov	x0, x19
  4041b4:	mov	x3, xzr
  4041b8:	str	x25, [sp, #48]
  4041bc:	mov	x20, x4
  4041c0:	str	xzr, [sp]
  4041c4:	str	xzr, [x4]
  4041c8:	bl	402240 <blkid_probe_lookup_value@plt>
  4041cc:	cbz	w0, 404240 <ferror@plt+0x1ac0>
  4041d0:	adrp	x1, 406000 <ferror@plt+0x3880>
  4041d4:	add	x1, x1, #0xd46
  4041d8:	sub	x2, x29, #0x8
  4041dc:	mov	x0, x19
  4041e0:	mov	x3, xzr
  4041e4:	bl	402240 <blkid_probe_lookup_value@plt>
  4041e8:	mov	x22, xzr
  4041ec:	cbnz	w0, 404280 <ferror@plt+0x1b00>
  4041f0:	adrp	x1, 406000 <ferror@plt+0x3880>
  4041f4:	add	x1, x1, #0xd4d
  4041f8:	add	x2, x29, #0x18
  4041fc:	mov	x0, x19
  404200:	mov	x3, xzr
  404204:	bl	402240 <blkid_probe_lookup_value@plt>
  404208:	mov	x22, xzr
  40420c:	cbnz	w0, 404280 <ferror@plt+0x1b00>
  404210:	adrp	x1, 406000 <ferror@plt+0x3880>
  404214:	add	x1, x1, #0xd5c
  404218:	add	x2, sp, #0x10
  40421c:	mov	x0, x19
  404220:	mov	x3, x20
  404224:	bl	402240 <blkid_probe_lookup_value@plt>
  404228:	cbnz	w0, 40427c <ferror@plt+0x1afc>
  40422c:	adrp	x8, 406000 <ferror@plt+0x3880>
  404230:	add	x8, x8, #0xd64
  404234:	mov	w25, #0x3                   	// #3
  404238:	str	x8, [sp]
  40423c:	b	4042a4 <ferror@plt+0x1b24>
  404240:	adrp	x1, 406000 <ferror@plt+0x3880>
  404244:	add	x1, x1, #0xd2f
  404248:	add	x2, x29, #0x18
  40424c:	mov	x0, x19
  404250:	mov	x3, xzr
  404254:	bl	402240 <blkid_probe_lookup_value@plt>
  404258:	mov	x22, xzr
  40425c:	cbnz	w0, 404280 <ferror@plt+0x1b00>
  404260:	adrp	x1, 406000 <ferror@plt+0x3880>
  404264:	add	x1, x1, #0xd3e
  404268:	add	x2, sp, #0x10
  40426c:	mov	x0, x19
  404270:	mov	x3, x20
  404274:	bl	402240 <blkid_probe_lookup_value@plt>
  404278:	cbz	w0, 4042a0 <ferror@plt+0x1b20>
  40427c:	mov	x22, xzr
  404280:	mov	x0, x22
  404284:	ldp	x20, x19, [sp, #96]
  404288:	ldp	x22, x21, [sp, #80]
  40428c:	ldp	x24, x23, [sp, #64]
  404290:	ldr	x25, [sp, #48]
  404294:	ldp	x29, x30, [sp, #32]
  404298:	add	sp, sp, #0x70
  40429c:	ret
  4042a0:	mov	w25, #0x1                   	// #1
  4042a4:	ldr	x0, [x29, #24]
  4042a8:	mov	w2, #0xa                   	// #10
  4042ac:	mov	x1, xzr
  4042b0:	bl	402220 <strtoll@plt>
  4042b4:	str	x0, [x23]
  4042b8:	ldr	x1, [x24, #8]
  4042bc:	cbz	x1, 4042cc <ferror@plt+0x1b4c>
  4042c0:	ldur	x0, [x29, #-8]
  4042c4:	bl	40454c <ferror@plt+0x1dcc>
  4042c8:	cbz	w0, 40427c <ferror@plt+0x1afc>
  4042cc:	ldr	x8, [x24, #24]
  4042d0:	cbz	x8, 404300 <ferror@plt+0x1b80>
  4042d4:	ldr	x9, [x23]
  4042d8:	ldr	x10, [x8]
  4042dc:	cmp	x10, x9
  4042e0:	b.eq	4042f4 <ferror@plt+0x1b74>  // b.none
  4042e4:	ldr	x8, [x8, #56]
  4042e8:	mov	x22, xzr
  4042ec:	cbnz	x8, 4042d8 <ferror@plt+0x1b58>
  4042f0:	b	404280 <ferror@plt+0x1b00>
  4042f4:	ldrb	w9, [x8, #64]
  4042f8:	orr	w9, w9, #0x1
  4042fc:	strb	w9, [x8, #64]
  404300:	ldr	x23, [x23]
  404304:	cbz	x21, 40432c <ferror@plt+0x1bac>
  404308:	ldr	x8, [x21]
  40430c:	cbz	x8, 40432c <ferror@plt+0x1bac>
  404310:	mov	x22, x8
  404314:	ldr	x8, [x8]
  404318:	cmp	x8, x23
  40431c:	b.eq	404364 <ferror@plt+0x1be4>  // b.none
  404320:	ldr	x8, [x22, #56]
  404324:	cbnz	x8, 404310 <ferror@plt+0x1b90>
  404328:	b	404330 <ferror@plt+0x1bb0>
  40432c:	mov	x22, xzr
  404330:	mov	w0, #0x1                   	// #1
  404334:	mov	w1, #0x48                  	// #72
  404338:	bl	402430 <calloc@plt>
  40433c:	cbz	x0, 404494 <ferror@plt+0x1d14>
  404340:	str	x23, [x0]
  404344:	cbz	x22, 40434c <ferror@plt+0x1bcc>
  404348:	str	x0, [x22, #56]
  40434c:	cbz	x21, 404360 <ferror@plt+0x1be0>
  404350:	ldr	x8, [x21]
  404354:	mov	x22, x0
  404358:	cbnz	x8, 404364 <ferror@plt+0x1be4>
  40435c:	str	x0, [x21]
  404360:	mov	x22, x0
  404364:	ldr	x0, [sp]
  404368:	cbz	x0, 40437c <ferror@plt+0x1bfc>
  40436c:	bl	402450 <strdup@plt>
  404370:	cbz	x0, 404470 <ferror@plt+0x1cf0>
  404374:	str	x0, [x22, #24]
  404378:	b	404398 <ferror@plt+0x1c18>
  40437c:	adrp	x1, 406000 <ferror@plt+0x3880>
  404380:	add	x1, x1, #0xbe4
  404384:	mov	x2, sp
  404388:	mov	x0, x19
  40438c:	mov	x3, xzr
  404390:	bl	402240 <blkid_probe_lookup_value@plt>
  404394:	cbz	w0, 404448 <ferror@plt+0x1cc8>
  404398:	ldur	x0, [x29, #-8]
  40439c:	cbz	x0, 404450 <ferror@plt+0x1cd0>
  4043a0:	bl	402450 <strdup@plt>
  4043a4:	cbz	x0, 404470 <ferror@plt+0x1cf0>
  4043a8:	ldrb	w8, [x22, #64]
  4043ac:	str	x0, [x22, #32]
  4043b0:	and	w8, w8, #0xfc
  4043b4:	orr	w8, w25, w8
  4043b8:	strb	w8, [x22, #64]
  4043bc:	ldr	x20, [x20]
  4043c0:	mov	x0, x20
  4043c4:	bl	402380 <malloc@plt>
  4043c8:	cbz	x20, 4043d0 <ferror@plt+0x1c50>
  4043cc:	cbz	x0, 404480 <ferror@plt+0x1d00>
  4043d0:	str	x0, [x22, #16]
  4043d4:	ldr	x1, [sp, #16]
  4043d8:	mov	x2, x20
  4043dc:	bl	402180 <memcpy@plt>
  4043e0:	adrp	x1, 406000 <ferror@plt+0x3880>
  4043e4:	add	x1, x1, #0xba0
  4043e8:	add	x2, sp, #0x8
  4043ec:	mov	x0, x19
  4043f0:	mov	x3, xzr
  4043f4:	str	x20, [x22, #8]
  4043f8:	bl	402240 <blkid_probe_lookup_value@plt>
  4043fc:	cbnz	w0, 404414 <ferror@plt+0x1c94>
  404400:	ldr	x0, [sp, #8]
  404404:	cbz	x0, 404450 <ferror@plt+0x1cd0>
  404408:	bl	402450 <strdup@plt>
  40440c:	cbz	x0, 404470 <ferror@plt+0x1cf0>
  404410:	str	x0, [x22, #40]
  404414:	adrp	x1, 406000 <ferror@plt+0x3880>
  404418:	add	x1, x1, #0xb90
  40441c:	add	x2, sp, #0x8
  404420:	mov	x0, x19
  404424:	mov	x3, xzr
  404428:	bl	402240 <blkid_probe_lookup_value@plt>
  40442c:	cbnz	w0, 404280 <ferror@plt+0x1b00>
  404430:	ldr	x0, [sp, #8]
  404434:	cbz	x0, 404450 <ferror@plt+0x1cd0>
  404438:	bl	402450 <strdup@plt>
  40443c:	cbz	x0, 404470 <ferror@plt+0x1cf0>
  404440:	str	x0, [x22, #48]
  404444:	b	404280 <ferror@plt+0x1b00>
  404448:	ldr	x0, [sp]
  40444c:	cbnz	x0, 40436c <ferror@plt+0x1bec>
  404450:	adrp	x0, 406000 <ferror@plt+0x3880>
  404454:	adrp	x1, 406000 <ferror@plt+0x3880>
  404458:	adrp	x3, 406000 <ferror@plt+0x3880>
  40445c:	add	x0, x0, #0xd74
  404460:	add	x1, x1, #0xd78
  404464:	add	x3, x3, #0xd8b
  404468:	mov	w2, #0x4a                  	// #74
  40446c:	bl	4026e0 <__assert_fail@plt>
  404470:	adrp	x1, 406000 <ferror@plt+0x3880>
  404474:	add	x1, x1, #0xda7
  404478:	mov	w0, #0x1                   	// #1
  40447c:	bl	402740 <err@plt>
  404480:	adrp	x1, 406000 <ferror@plt+0x3880>
  404484:	add	x1, x1, #0x82c
  404488:	mov	w0, #0x1                   	// #1
  40448c:	mov	x2, x20
  404490:	bl	402740 <err@plt>
  404494:	adrp	x1, 406000 <ferror@plt+0x3880>
  404498:	add	x1, x1, #0x82c
  40449c:	mov	w0, #0x1                   	// #1
  4044a0:	mov	w2, #0x48                  	// #72
  4044a4:	bl	402740 <err@plt>
  4044a8:	sub	sp, sp, #0x100
  4044ac:	stp	x29, x30, [sp, #240]
  4044b0:	add	x29, sp, #0xf0
  4044b4:	mov	x8, #0xffffffffffffffd0    	// #-48
  4044b8:	mov	x9, sp
  4044bc:	sub	x10, x29, #0x70
  4044c0:	movk	x8, #0xff80, lsl #32
  4044c4:	add	x11, x29, #0x10
  4044c8:	add	x9, x9, #0x80
  4044cc:	add	x10, x10, #0x30
  4044d0:	stp	x9, x8, [x29, #-16]
  4044d4:	stp	x11, x10, [x29, #-32]
  4044d8:	stp	x2, x3, [x29, #-112]
  4044dc:	stp	x4, x5, [x29, #-96]
  4044e0:	stp	x6, x7, [x29, #-80]
  4044e4:	stp	q1, q2, [sp, #16]
  4044e8:	str	q0, [sp]
  4044ec:	ldp	q0, q1, [x29, #-32]
  4044f0:	sub	x2, x29, #0x40
  4044f4:	stp	q3, q4, [sp, #48]
  4044f8:	stp	q5, q6, [sp, #80]
  4044fc:	str	q7, [sp, #112]
  404500:	stp	q0, q1, [x29, #-64]
  404504:	bl	4025c0 <vasprintf@plt>
  404508:	tbnz	w0, #31, 404518 <ferror@plt+0x1d98>
  40450c:	ldp	x29, x30, [sp, #240]
  404510:	add	sp, sp, #0x100
  404514:	ret
  404518:	adrp	x1, 406000 <ferror@plt+0x3880>
  40451c:	add	x1, x1, #0xe02
  404520:	mov	w0, #0x1                   	// #1
  404524:	bl	402740 <err@plt>
  404528:	stp	x29, x30, [sp, #-16]!
  40452c:	adrp	x1, 406000 <ferror@plt+0x3880>
  404530:	adrp	x2, 406000 <ferror@plt+0x3880>
  404534:	add	x1, x1, #0xe1c
  404538:	add	x2, x2, #0xc14
  40453c:	mov	w0, #0x1                   	// #1
  404540:	mov	w3, #0xc5                  	// #197
  404544:	mov	x29, sp
  404548:	bl	402740 <err@plt>
  40454c:	stp	x29, x30, [sp, #-64]!
  404550:	orr	x8, x0, x1
  404554:	cmp	x8, #0x0
  404558:	stp	x20, x19, [sp, #48]
  40455c:	mov	x19, x0
  404560:	cset	w0, eq  // eq = none
  404564:	stp	x24, x23, [sp, #16]
  404568:	stp	x22, x21, [sp, #32]
  40456c:	mov	x29, sp
  404570:	cbz	x1, 40463c <ferror@plt+0x1ebc>
  404574:	tbnz	w0, #0, 40463c <ferror@plt+0x1ebc>
  404578:	adrp	x20, 407000 <ferror@plt+0x4880>
  40457c:	add	x20, x20, #0x9
  404580:	mov	x21, x1
  404584:	mov	w2, #0x2                   	// #2
  404588:	mov	x0, x1
  40458c:	mov	x1, x20
  404590:	bl	4023b0 <strncmp@plt>
  404594:	cmp	w0, #0x0
  404598:	add	x8, x21, #0x2
  40459c:	mov	x0, x19
  4045a0:	cset	w23, eq  // eq = none
  4045a4:	csel	x21, x8, x21, eq  // eq = none
  4045a8:	bl	4021c0 <strlen@plt>
  4045ac:	mov	x8, #0x200000000           	// #8589934592
  4045b0:	add	x8, x8, x0, lsl #32
  4045b4:	sxtw	x22, w0
  4045b8:	asr	x24, x8, #32
  4045bc:	b	4045d4 <ferror@plt+0x1e54>
  4045c0:	mov	w1, #0x2c                  	// #44
  4045c4:	mov	x0, x21
  4045c8:	bl	4025f0 <strchr@plt>
  4045cc:	add	x21, x0, #0x1
  4045d0:	cbz	x0, 404638 <ferror@plt+0x1eb8>
  4045d4:	mov	w2, #0x2                   	// #2
  4045d8:	mov	x0, x21
  4045dc:	mov	x1, x20
  4045e0:	bl	4023b0 <strncmp@plt>
  4045e4:	cbnz	w0, 40460c <ferror@plt+0x1e8c>
  4045e8:	add	x0, x21, #0x2
  4045ec:	mov	x1, x19
  4045f0:	mov	x2, x22
  4045f4:	bl	4025a0 <strncasecmp@plt>
  4045f8:	cbnz	w0, 40460c <ferror@plt+0x1e8c>
  4045fc:	ldrb	w8, [x21, x24]
  404600:	cbz	w8, 40463c <ferror@plt+0x1ebc>
  404604:	cmp	w8, #0x2c
  404608:	b.eq	40463c <ferror@plt+0x1ebc>  // b.none
  40460c:	mov	x0, x21
  404610:	mov	x1, x19
  404614:	mov	x2, x22
  404618:	bl	4025a0 <strncasecmp@plt>
  40461c:	cbnz	w0, 4045c0 <ferror@plt+0x1e40>
  404620:	ldrb	w8, [x21, x22]
  404624:	cmp	w8, #0x2c
  404628:	b.eq	404630 <ferror@plt+0x1eb0>  // b.none
  40462c:	cbnz	w8, 4045c0 <ferror@plt+0x1e40>
  404630:	eor	w0, w23, #0x1
  404634:	b	40463c <ferror@plt+0x1ebc>
  404638:	mov	w0, w23
  40463c:	ldp	x20, x19, [sp, #48]
  404640:	ldp	x22, x21, [sp, #32]
  404644:	ldp	x24, x23, [sp, #16]
  404648:	ldp	x29, x30, [sp], #64
  40464c:	ret
  404650:	adrp	x8, 418000 <ferror@plt+0x15880>
  404654:	str	w0, [x8, #792]
  404658:	ret
  40465c:	sub	sp, sp, #0x70
  404660:	stp	x29, x30, [sp, #16]
  404664:	stp	x28, x27, [sp, #32]
  404668:	stp	x26, x25, [sp, #48]
  40466c:	stp	x24, x23, [sp, #64]
  404670:	stp	x22, x21, [sp, #80]
  404674:	stp	x20, x19, [sp, #96]
  404678:	add	x29, sp, #0x10
  40467c:	str	xzr, [x1]
  404680:	cbz	x0, 4046c4 <ferror@plt+0x1f44>
  404684:	ldrb	w22, [x0]
  404688:	mov	x20, x0
  40468c:	cbz	x22, 4046c4 <ferror@plt+0x1f44>
  404690:	mov	x21, x2
  404694:	mov	x19, x1
  404698:	bl	402520 <__ctype_b_loc@plt>
  40469c:	ldr	x8, [x0]
  4046a0:	mov	x23, x0
  4046a4:	ldrh	w9, [x8, x22, lsl #1]
  4046a8:	tbz	w9, #13, 4046bc <ferror@plt+0x1f3c>
  4046ac:	add	x9, x20, #0x1
  4046b0:	ldrb	w22, [x9], #1
  4046b4:	ldrh	w10, [x8, x22, lsl #1]
  4046b8:	tbnz	w10, #13, 4046b0 <ferror@plt+0x1f30>
  4046bc:	cmp	w22, #0x2d
  4046c0:	b.ne	4046f8 <ferror@plt+0x1f78>  // b.any
  4046c4:	mov	w22, #0xffffffea            	// #-22
  4046c8:	neg	w19, w22
  4046cc:	bl	4026f0 <__errno_location@plt>
  4046d0:	str	w19, [x0]
  4046d4:	mov	w0, w22
  4046d8:	ldp	x20, x19, [sp, #96]
  4046dc:	ldp	x22, x21, [sp, #80]
  4046e0:	ldp	x24, x23, [sp, #64]
  4046e4:	ldp	x26, x25, [sp, #48]
  4046e8:	ldp	x28, x27, [sp, #32]
  4046ec:	ldp	x29, x30, [sp, #16]
  4046f0:	add	sp, sp, #0x70
  4046f4:	ret
  4046f8:	bl	4026f0 <__errno_location@plt>
  4046fc:	mov	x24, x0
  404700:	str	wzr, [x0]
  404704:	add	x1, sp, #0x8
  404708:	mov	x0, x20
  40470c:	mov	w2, wzr
  404710:	mov	w3, wzr
  404714:	str	xzr, [sp, #8]
  404718:	bl	402420 <__strtoul_internal@plt>
  40471c:	ldr	x25, [sp, #8]
  404720:	ldr	w8, [x24]
  404724:	cmp	x25, x20
  404728:	b.eq	4048a8 <ferror@plt+0x2128>  // b.none
  40472c:	add	x9, x0, #0x1
  404730:	mov	x20, x0
  404734:	cmp	x9, #0x1
  404738:	b.hi	404740 <ferror@plt+0x1fc0>  // b.pmore
  40473c:	cbnz	w8, 4048ac <ferror@plt+0x212c>
  404740:	cbz	x25, 4048b8 <ferror@plt+0x2138>
  404744:	ldrb	w8, [x25]
  404748:	cbz	w8, 4048b8 <ferror@plt+0x2138>
  40474c:	mov	w27, wzr
  404750:	mov	x28, xzr
  404754:	b	404764 <ferror@plt+0x1fe4>
  404758:	mov	x28, xzr
  40475c:	str	x22, [sp, #8]
  404760:	mov	x25, x22
  404764:	ldrb	w8, [x25, #1]
  404768:	cmp	w8, #0x61
  40476c:	b.le	40479c <ferror@plt+0x201c>
  404770:	cmp	w8, #0x62
  404774:	b.eq	4047a4 <ferror@plt+0x2024>  // b.none
  404778:	cmp	w8, #0x69
  40477c:	b.ne	4047b4 <ferror@plt+0x2034>  // b.any
  404780:	ldrb	w8, [x25, #2]
  404784:	orr	w8, w8, #0x20
  404788:	cmp	w8, #0x62
  40478c:	b.ne	4047b4 <ferror@plt+0x2034>  // b.any
  404790:	ldrb	w8, [x25, #3]
  404794:	cbnz	w8, 4047b4 <ferror@plt+0x2034>
  404798:	b	4048c8 <ferror@plt+0x2148>
  40479c:	cmp	w8, #0x42
  4047a0:	b.ne	4047b0 <ferror@plt+0x2030>  // b.any
  4047a4:	ldrb	w8, [x25, #2]
  4047a8:	cbnz	w8, 4047b4 <ferror@plt+0x2034>
  4047ac:	b	4048d0 <ferror@plt+0x2150>
  4047b0:	cbz	w8, 4048c8 <ferror@plt+0x2148>
  4047b4:	bl	402340 <localeconv@plt>
  4047b8:	cbz	x0, 4047d8 <ferror@plt+0x2058>
  4047bc:	ldr	x22, [x0]
  4047c0:	cbz	x22, 4047e4 <ferror@plt+0x2064>
  4047c4:	mov	x0, x22
  4047c8:	bl	4021c0 <strlen@plt>
  4047cc:	mov	x26, x0
  4047d0:	mov	w8, #0x1                   	// #1
  4047d4:	b	4047ec <ferror@plt+0x206c>
  4047d8:	mov	w8, wzr
  4047dc:	mov	x22, xzr
  4047e0:	b	4047e8 <ferror@plt+0x2068>
  4047e4:	mov	w8, wzr
  4047e8:	mov	x26, xzr
  4047ec:	cbnz	x28, 4046c4 <ferror@plt+0x1f44>
  4047f0:	ldrb	w9, [x25]
  4047f4:	eor	w8, w8, #0x1
  4047f8:	cmp	w9, #0x0
  4047fc:	cset	w9, eq  // eq = none
  404800:	orr	w8, w8, w9
  404804:	tbnz	w8, #0, 4046c4 <ferror@plt+0x1f44>
  404808:	mov	x0, x22
  40480c:	mov	x1, x25
  404810:	mov	x2, x26
  404814:	bl	4023b0 <strncmp@plt>
  404818:	cbnz	w0, 4046c4 <ferror@plt+0x1f44>
  40481c:	add	x22, x25, x26
  404820:	ldrb	w8, [x22]
  404824:	cmp	w8, #0x30
  404828:	b.ne	40483c <ferror@plt+0x20bc>  // b.any
  40482c:	ldrb	w8, [x22, #1]!
  404830:	add	w27, w27, #0x1
  404834:	cmp	w8, #0x30
  404838:	b.eq	40482c <ferror@plt+0x20ac>  // b.none
  40483c:	ldr	x9, [x23]
  404840:	sxtb	x8, w8
  404844:	ldrh	w8, [x9, x8, lsl #1]
  404848:	tbz	w8, #11, 404758 <ferror@plt+0x1fd8>
  40484c:	add	x1, sp, #0x8
  404850:	mov	x0, x22
  404854:	mov	w2, wzr
  404858:	mov	w3, wzr
  40485c:	str	wzr, [x24]
  404860:	str	xzr, [sp, #8]
  404864:	bl	402420 <__strtoul_internal@plt>
  404868:	ldr	x25, [sp, #8]
  40486c:	ldr	w8, [x24]
  404870:	cmp	x25, x22
  404874:	b.eq	4048a8 <ferror@plt+0x2128>  // b.none
  404878:	add	x9, x0, #0x1
  40487c:	cmp	x9, #0x1
  404880:	b.hi	404888 <ferror@plt+0x2108>  // b.pmore
  404884:	cbnz	w8, 4048ac <ferror@plt+0x212c>
  404888:	mov	x28, xzr
  40488c:	cbz	x0, 404764 <ferror@plt+0x1fe4>
  404890:	cbz	x25, 4046c4 <ferror@plt+0x1f44>
  404894:	ldrb	w8, [x25]
  404898:	mov	w22, #0xffffffea            	// #-22
  40489c:	mov	x28, x0
  4048a0:	cbnz	w8, 404764 <ferror@plt+0x1fe4>
  4048a4:	b	4046c8 <ferror@plt+0x1f48>
  4048a8:	cbz	w8, 4046c4 <ferror@plt+0x1f44>
  4048ac:	neg	w22, w8
  4048b0:	tbz	w22, #31, 4046d4 <ferror@plt+0x1f54>
  4048b4:	b	4046c8 <ferror@plt+0x1f48>
  4048b8:	mov	w22, wzr
  4048bc:	str	x20, [x19]
  4048c0:	tbz	w22, #31, 4046d4 <ferror@plt+0x1f54>
  4048c4:	b	4046c8 <ferror@plt+0x1f48>
  4048c8:	mov	w24, #0x400                 	// #1024
  4048cc:	b	4048d4 <ferror@plt+0x2154>
  4048d0:	mov	w24, #0x3e8                 	// #1000
  4048d4:	ldrsb	w22, [x25]
  4048d8:	adrp	x23, 407000 <ferror@plt+0x4880>
  4048dc:	add	x23, x23, #0x18
  4048e0:	mov	w2, #0x9                   	// #9
  4048e4:	mov	x0, x23
  4048e8:	mov	w1, w22
  4048ec:	bl	402670 <memchr@plt>
  4048f0:	cbnz	x0, 404910 <ferror@plt+0x2190>
  4048f4:	adrp	x23, 407000 <ferror@plt+0x4880>
  4048f8:	add	x23, x23, #0x21
  4048fc:	mov	w2, #0x9                   	// #9
  404900:	mov	x0, x23
  404904:	mov	w1, w22
  404908:	bl	402670 <memchr@plt>
  40490c:	cbz	x0, 4046c4 <ferror@plt+0x1f44>
  404910:	sub	w8, w0, w23
  404914:	adds	w8, w8, #0x1
  404918:	b.cs	40493c <ferror@plt+0x21bc>  // b.hs, b.nlast
  40491c:	mvn	w9, w0
  404920:	add	w9, w9, w23
  404924:	umulh	x10, x24, x20
  404928:	cmp	xzr, x10
  40492c:	b.ne	404944 <ferror@plt+0x21c4>  // b.any
  404930:	adds	w9, w9, #0x1
  404934:	mul	x20, x20, x24
  404938:	b.cc	404924 <ferror@plt+0x21a4>  // b.lo, b.ul, b.last
  40493c:	mov	w22, wzr
  404940:	b	404948 <ferror@plt+0x21c8>
  404944:	mov	w22, #0xffffffde            	// #-34
  404948:	cbz	x21, 404950 <ferror@plt+0x21d0>
  40494c:	str	w8, [x21]
  404950:	cbz	x28, 4048bc <ferror@plt+0x213c>
  404954:	cbz	w8, 4048bc <ferror@plt+0x213c>
  404958:	mvn	w8, w0
  40495c:	add	w9, w8, w23
  404960:	mov	w8, #0x1                   	// #1
  404964:	umulh	x10, x24, x8
  404968:	cmp	xzr, x10
  40496c:	b.ne	40497c <ferror@plt+0x21fc>  // b.any
  404970:	adds	w9, w9, #0x1
  404974:	mul	x8, x8, x24
  404978:	b.cc	404964 <ferror@plt+0x21e4>  // b.lo, b.ul, b.last
  40497c:	mov	w9, #0xa                   	// #10
  404980:	cmp	x28, #0xb
  404984:	b.cc	404998 <ferror@plt+0x2218>  // b.lo, b.ul, b.last
  404988:	add	x9, x9, x9, lsl #2
  40498c:	lsl	x9, x9, #1
  404990:	cmp	x9, x28
  404994:	b.cc	404988 <ferror@plt+0x2208>  // b.lo, b.ul, b.last
  404998:	cmp	w27, #0x1
  40499c:	b.lt	404a48 <ferror@plt+0x22c8>  // b.tstop
  4049a0:	cmp	w27, #0x3
  4049a4:	b.hi	4049b0 <ferror@plt+0x2230>  // b.pmore
  4049a8:	mov	w10, wzr
  4049ac:	b	404a34 <ferror@plt+0x22b4>
  4049b0:	mov	w10, #0x1                   	// #1
  4049b4:	dup	v0.2d, x10
  4049b8:	and	w10, w27, #0xfffffffc
  4049bc:	mov	v1.16b, v0.16b
  4049c0:	mov	v1.d[0], x9
  4049c4:	mov	w9, w10
  4049c8:	fmov	x12, d1
  4049cc:	mov	x11, v1.d[1]
  4049d0:	add	x12, x12, x12, lsl #2
  4049d4:	fmov	x13, d0
  4049d8:	lsl	x12, x12, #1
  4049dc:	add	x11, x11, x11, lsl #2
  4049e0:	add	x13, x13, x13, lsl #2
  4049e4:	mov	x14, v0.d[1]
  4049e8:	fmov	d1, x12
  4049ec:	lsl	x11, x11, #1
  4049f0:	lsl	x13, x13, #1
  4049f4:	mov	v1.d[1], x11
  4049f8:	add	x11, x14, x14, lsl #2
  4049fc:	fmov	d0, x13
  404a00:	lsl	x11, x11, #1
  404a04:	subs	w9, w9, #0x4
  404a08:	mov	v0.d[1], x11
  404a0c:	b.ne	4049c8 <ferror@plt+0x2248>  // b.any
  404a10:	mov	x9, v1.d[1]
  404a14:	mov	x11, v0.d[1]
  404a18:	fmov	x12, d1
  404a1c:	fmov	x13, d0
  404a20:	mul	x12, x13, x12
  404a24:	mul	x9, x11, x9
  404a28:	cmp	w27, w10
  404a2c:	mul	x9, x12, x9
  404a30:	b.eq	404a48 <ferror@plt+0x22c8>  // b.none
  404a34:	sub	w10, w27, w10
  404a38:	add	x9, x9, x9, lsl #2
  404a3c:	subs	w10, w10, #0x1
  404a40:	lsl	x9, x9, #1
  404a44:	b.ne	404a38 <ferror@plt+0x22b8>  // b.any
  404a48:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  404a4c:	mov	w12, #0x1                   	// #1
  404a50:	movk	x10, #0xcccd
  404a54:	mov	w11, #0xa                   	// #10
  404a58:	b	404a6c <ferror@plt+0x22ec>
  404a5c:	cmp	x28, #0x9
  404a60:	mov	x28, x13
  404a64:	mov	x12, x14
  404a68:	b.ls	4048bc <ferror@plt+0x213c>  // b.plast
  404a6c:	umulh	x13, x28, x10
  404a70:	lsr	x13, x13, #3
  404a74:	add	x14, x12, x12, lsl #2
  404a78:	msub	x15, x13, x11, x28
  404a7c:	lsl	x14, x14, #1
  404a80:	cbz	x15, 404a5c <ferror@plt+0x22dc>
  404a84:	udiv	x12, x9, x12
  404a88:	udiv	x12, x12, x15
  404a8c:	udiv	x12, x8, x12
  404a90:	add	x20, x12, x20
  404a94:	b	404a5c <ferror@plt+0x22dc>
  404a98:	mov	x2, xzr
  404a9c:	b	40465c <ferror@plt+0x1edc>
  404aa0:	stp	x29, x30, [sp, #-48]!
  404aa4:	stp	x20, x19, [sp, #32]
  404aa8:	mov	x20, x1
  404aac:	mov	x19, x0
  404ab0:	str	x21, [sp, #16]
  404ab4:	mov	x29, sp
  404ab8:	cbz	x0, 404aec <ferror@plt+0x236c>
  404abc:	ldrb	w21, [x19]
  404ac0:	mov	x8, x19
  404ac4:	cbz	w21, 404af0 <ferror@plt+0x2370>
  404ac8:	bl	402520 <__ctype_b_loc@plt>
  404acc:	ldr	x9, [x0]
  404ad0:	mov	x8, x19
  404ad4:	and	x10, x21, #0xff
  404ad8:	ldrh	w10, [x9, x10, lsl #1]
  404adc:	tbz	w10, #11, 404af0 <ferror@plt+0x2370>
  404ae0:	ldrb	w21, [x8, #1]!
  404ae4:	cbnz	w21, 404ad4 <ferror@plt+0x2354>
  404ae8:	b	404af0 <ferror@plt+0x2370>
  404aec:	mov	x8, xzr
  404af0:	cbz	x20, 404af8 <ferror@plt+0x2378>
  404af4:	str	x8, [x20]
  404af8:	cmp	x8, x19
  404afc:	b.ls	404b10 <ferror@plt+0x2390>  // b.plast
  404b00:	ldrb	w8, [x8]
  404b04:	cmp	w8, #0x0
  404b08:	cset	w0, eq  // eq = none
  404b0c:	b	404b14 <ferror@plt+0x2394>
  404b10:	mov	w0, wzr
  404b14:	ldp	x20, x19, [sp, #32]
  404b18:	ldr	x21, [sp, #16]
  404b1c:	ldp	x29, x30, [sp], #48
  404b20:	ret
  404b24:	stp	x29, x30, [sp, #-48]!
  404b28:	stp	x20, x19, [sp, #32]
  404b2c:	mov	x20, x1
  404b30:	mov	x19, x0
  404b34:	str	x21, [sp, #16]
  404b38:	mov	x29, sp
  404b3c:	cbz	x0, 404b70 <ferror@plt+0x23f0>
  404b40:	ldrb	w21, [x19]
  404b44:	mov	x8, x19
  404b48:	cbz	w21, 404b74 <ferror@plt+0x23f4>
  404b4c:	bl	402520 <__ctype_b_loc@plt>
  404b50:	ldr	x9, [x0]
  404b54:	mov	x8, x19
  404b58:	and	x10, x21, #0xff
  404b5c:	ldrh	w10, [x9, x10, lsl #1]
  404b60:	tbz	w10, #12, 404b74 <ferror@plt+0x23f4>
  404b64:	ldrb	w21, [x8, #1]!
  404b68:	cbnz	w21, 404b58 <ferror@plt+0x23d8>
  404b6c:	b	404b74 <ferror@plt+0x23f4>
  404b70:	mov	x8, xzr
  404b74:	cbz	x20, 404b7c <ferror@plt+0x23fc>
  404b78:	str	x8, [x20]
  404b7c:	cmp	x8, x19
  404b80:	b.ls	404b94 <ferror@plt+0x2414>  // b.plast
  404b84:	ldrb	w8, [x8]
  404b88:	cmp	w8, #0x0
  404b8c:	cset	w0, eq  // eq = none
  404b90:	b	404b98 <ferror@plt+0x2418>
  404b94:	mov	w0, wzr
  404b98:	ldp	x20, x19, [sp, #32]
  404b9c:	ldr	x21, [sp, #16]
  404ba0:	ldp	x29, x30, [sp], #48
  404ba4:	ret
  404ba8:	sub	sp, sp, #0x110
  404bac:	stp	x29, x30, [sp, #208]
  404bb0:	add	x29, sp, #0xd0
  404bb4:	mov	x8, #0xffffffffffffffd0    	// #-48
  404bb8:	mov	x9, sp
  404bbc:	sub	x10, x29, #0x50
  404bc0:	stp	x28, x23, [sp, #224]
  404bc4:	stp	x22, x21, [sp, #240]
  404bc8:	stp	x20, x19, [sp, #256]
  404bcc:	mov	x20, x1
  404bd0:	mov	x19, x0
  404bd4:	movk	x8, #0xff80, lsl #32
  404bd8:	add	x11, x29, #0x40
  404bdc:	add	x9, x9, #0x80
  404be0:	add	x22, x10, #0x30
  404be4:	mov	w23, #0xffffffd0            	// #-48
  404be8:	stp	x2, x3, [x29, #-80]
  404bec:	stp	x4, x5, [x29, #-64]
  404bf0:	stp	x6, x7, [x29, #-48]
  404bf4:	stp	q1, q2, [sp, #16]
  404bf8:	stp	q3, q4, [sp, #48]
  404bfc:	str	q0, [sp]
  404c00:	stp	q5, q6, [sp, #80]
  404c04:	str	q7, [sp, #112]
  404c08:	stp	x9, x8, [x29, #-16]
  404c0c:	stp	x11, x22, [x29, #-32]
  404c10:	tbnz	w23, #31, 404c1c <ferror@plt+0x249c>
  404c14:	mov	w8, w23
  404c18:	b	404c34 <ferror@plt+0x24b4>
  404c1c:	add	w8, w23, #0x8
  404c20:	cmn	w23, #0x8
  404c24:	stur	w8, [x29, #-8]
  404c28:	b.gt	404c34 <ferror@plt+0x24b4>
  404c2c:	add	x9, x22, w23, sxtw
  404c30:	b	404c40 <ferror@plt+0x24c0>
  404c34:	ldur	x9, [x29, #-32]
  404c38:	add	x10, x9, #0x8
  404c3c:	stur	x10, [x29, #-32]
  404c40:	ldr	x1, [x9]
  404c44:	cbz	x1, 404cbc <ferror@plt+0x253c>
  404c48:	tbnz	w8, #31, 404c54 <ferror@plt+0x24d4>
  404c4c:	mov	w23, w8
  404c50:	b	404c6c <ferror@plt+0x24ec>
  404c54:	add	w23, w8, #0x8
  404c58:	cmn	w8, #0x8
  404c5c:	stur	w23, [x29, #-8]
  404c60:	b.gt	404c6c <ferror@plt+0x24ec>
  404c64:	add	x8, x22, w8, sxtw
  404c68:	b	404c78 <ferror@plt+0x24f8>
  404c6c:	ldur	x8, [x29, #-32]
  404c70:	add	x9, x8, #0x8
  404c74:	stur	x9, [x29, #-32]
  404c78:	ldr	x21, [x8]
  404c7c:	cbz	x21, 404cbc <ferror@plt+0x253c>
  404c80:	mov	x0, x19
  404c84:	bl	402500 <strcmp@plt>
  404c88:	cbz	w0, 404ca0 <ferror@plt+0x2520>
  404c8c:	mov	x0, x19
  404c90:	mov	x1, x21
  404c94:	bl	402500 <strcmp@plt>
  404c98:	cbnz	w0, 404c10 <ferror@plt+0x2490>
  404c9c:	b	404ca4 <ferror@plt+0x2524>
  404ca0:	mov	w0, #0x1                   	// #1
  404ca4:	ldp	x20, x19, [sp, #256]
  404ca8:	ldp	x22, x21, [sp, #240]
  404cac:	ldp	x28, x23, [sp, #224]
  404cb0:	ldp	x29, x30, [sp, #208]
  404cb4:	add	sp, sp, #0x110
  404cb8:	ret
  404cbc:	adrp	x8, 418000 <ferror@plt+0x15880>
  404cc0:	ldr	w0, [x8, #792]
  404cc4:	adrp	x1, 407000 <ferror@plt+0x4880>
  404cc8:	add	x1, x1, #0x2a
  404ccc:	mov	x2, x20
  404cd0:	mov	x3, x19
  404cd4:	bl	4026b0 <errx@plt>
  404cd8:	cbz	x1, 404cfc <ferror@plt+0x257c>
  404cdc:	sxtb	w8, w2
  404ce0:	ldrsb	w9, [x0]
  404ce4:	cbz	w9, 404cfc <ferror@plt+0x257c>
  404ce8:	cmp	w8, w9
  404cec:	b.eq	404d00 <ferror@plt+0x2580>  // b.none
  404cf0:	sub	x1, x1, #0x1
  404cf4:	add	x0, x0, #0x1
  404cf8:	cbnz	x1, 404ce0 <ferror@plt+0x2560>
  404cfc:	mov	x0, xzr
  404d00:	ret
  404d04:	stp	x29, x30, [sp, #-32]!
  404d08:	stp	x20, x19, [sp, #16]
  404d0c:	mov	x29, sp
  404d10:	mov	x20, x1
  404d14:	mov	x19, x0
  404d18:	bl	404e74 <ferror@plt+0x26f4>
  404d1c:	cmp	x0, w0, sxtw
  404d20:	b.ne	404d38 <ferror@plt+0x25b8>  // b.any
  404d24:	cmp	w0, w0, sxth
  404d28:	b.ne	404d38 <ferror@plt+0x25b8>  // b.any
  404d2c:	ldp	x20, x19, [sp, #16]
  404d30:	ldp	x29, x30, [sp], #32
  404d34:	ret
  404d38:	bl	4026f0 <__errno_location@plt>
  404d3c:	mov	w8, #0x22                  	// #34
  404d40:	str	w8, [x0]
  404d44:	adrp	x8, 418000 <ferror@plt+0x15880>
  404d48:	ldr	w0, [x8, #792]
  404d4c:	adrp	x1, 407000 <ferror@plt+0x4880>
  404d50:	add	x1, x1, #0x2a
  404d54:	mov	x2, x20
  404d58:	mov	x3, x19
  404d5c:	bl	402740 <err@plt>
  404d60:	stp	x29, x30, [sp, #-32]!
  404d64:	stp	x20, x19, [sp, #16]
  404d68:	mov	x29, sp
  404d6c:	mov	x20, x1
  404d70:	mov	x19, x0
  404d74:	bl	404e74 <ferror@plt+0x26f4>
  404d78:	cmp	x0, w0, sxtw
  404d7c:	b.ne	404d8c <ferror@plt+0x260c>  // b.any
  404d80:	ldp	x20, x19, [sp, #16]
  404d84:	ldp	x29, x30, [sp], #32
  404d88:	ret
  404d8c:	bl	4026f0 <__errno_location@plt>
  404d90:	mov	w8, #0x22                  	// #34
  404d94:	str	w8, [x0]
  404d98:	adrp	x8, 418000 <ferror@plt+0x15880>
  404d9c:	ldr	w0, [x8, #792]
  404da0:	adrp	x1, 407000 <ferror@plt+0x4880>
  404da4:	add	x1, x1, #0x2a
  404da8:	mov	x2, x20
  404dac:	mov	x3, x19
  404db0:	bl	402740 <err@plt>
  404db4:	stp	x29, x30, [sp, #-32]!
  404db8:	mov	w2, #0xa                   	// #10
  404dbc:	stp	x20, x19, [sp, #16]
  404dc0:	mov	x29, sp
  404dc4:	mov	x20, x1
  404dc8:	mov	x19, x0
  404dcc:	bl	404fe4 <ferror@plt+0x2864>
  404dd0:	lsr	x8, x0, #32
  404dd4:	cbnz	x8, 404dec <ferror@plt+0x266c>
  404dd8:	cmp	w0, #0x10, lsl #12
  404ddc:	b.cs	404dec <ferror@plt+0x266c>  // b.hs, b.nlast
  404de0:	ldp	x20, x19, [sp, #16]
  404de4:	ldp	x29, x30, [sp], #32
  404de8:	ret
  404dec:	bl	4026f0 <__errno_location@plt>
  404df0:	mov	w8, #0x22                  	// #34
  404df4:	str	w8, [x0]
  404df8:	adrp	x8, 418000 <ferror@plt+0x15880>
  404dfc:	ldr	w0, [x8, #792]
  404e00:	adrp	x1, 407000 <ferror@plt+0x4880>
  404e04:	add	x1, x1, #0x2a
  404e08:	mov	x2, x20
  404e0c:	mov	x3, x19
  404e10:	bl	402740 <err@plt>
  404e14:	stp	x29, x30, [sp, #-32]!
  404e18:	mov	w2, #0x10                  	// #16
  404e1c:	stp	x20, x19, [sp, #16]
  404e20:	mov	x29, sp
  404e24:	mov	x20, x1
  404e28:	mov	x19, x0
  404e2c:	bl	404fe4 <ferror@plt+0x2864>
  404e30:	lsr	x8, x0, #32
  404e34:	cbnz	x8, 404e4c <ferror@plt+0x26cc>
  404e38:	cmp	w0, #0x10, lsl #12
  404e3c:	b.cs	404e4c <ferror@plt+0x26cc>  // b.hs, b.nlast
  404e40:	ldp	x20, x19, [sp, #16]
  404e44:	ldp	x29, x30, [sp], #32
  404e48:	ret
  404e4c:	bl	4026f0 <__errno_location@plt>
  404e50:	mov	w8, #0x22                  	// #34
  404e54:	str	w8, [x0]
  404e58:	adrp	x8, 418000 <ferror@plt+0x15880>
  404e5c:	ldr	w0, [x8, #792]
  404e60:	adrp	x1, 407000 <ferror@plt+0x4880>
  404e64:	add	x1, x1, #0x2a
  404e68:	mov	x2, x20
  404e6c:	mov	x3, x19
  404e70:	bl	402740 <err@plt>
  404e74:	stp	x29, x30, [sp, #-48]!
  404e78:	mov	x29, sp
  404e7c:	str	x21, [sp, #16]
  404e80:	stp	x20, x19, [sp, #32]
  404e84:	mov	x20, x1
  404e88:	mov	x19, x0
  404e8c:	str	xzr, [x29, #24]
  404e90:	bl	4026f0 <__errno_location@plt>
  404e94:	str	wzr, [x0]
  404e98:	cbz	x19, 404eec <ferror@plt+0x276c>
  404e9c:	ldrb	w8, [x19]
  404ea0:	cbz	w8, 404eec <ferror@plt+0x276c>
  404ea4:	mov	x21, x0
  404ea8:	add	x1, x29, #0x18
  404eac:	mov	w2, #0xa                   	// #10
  404eb0:	mov	x0, x19
  404eb4:	mov	w3, wzr
  404eb8:	bl	4023a0 <__strtol_internal@plt>
  404ebc:	ldr	w8, [x21]
  404ec0:	cbnz	w8, 404f08 <ferror@plt+0x2788>
  404ec4:	ldr	x8, [x29, #24]
  404ec8:	cmp	x8, x19
  404ecc:	b.eq	404eec <ferror@plt+0x276c>  // b.none
  404ed0:	cbz	x8, 404edc <ferror@plt+0x275c>
  404ed4:	ldrb	w8, [x8]
  404ed8:	cbnz	w8, 404eec <ferror@plt+0x276c>
  404edc:	ldp	x20, x19, [sp, #32]
  404ee0:	ldr	x21, [sp, #16]
  404ee4:	ldp	x29, x30, [sp], #48
  404ee8:	ret
  404eec:	adrp	x8, 418000 <ferror@plt+0x15880>
  404ef0:	ldr	w0, [x8, #792]
  404ef4:	adrp	x1, 407000 <ferror@plt+0x4880>
  404ef8:	add	x1, x1, #0x2a
  404efc:	mov	x2, x20
  404f00:	mov	x3, x19
  404f04:	bl	4026b0 <errx@plt>
  404f08:	adrp	x9, 418000 <ferror@plt+0x15880>
  404f0c:	ldr	w0, [x9, #792]
  404f10:	cmp	w8, #0x22
  404f14:	b.ne	404ef4 <ferror@plt+0x2774>  // b.any
  404f18:	adrp	x1, 407000 <ferror@plt+0x4880>
  404f1c:	add	x1, x1, #0x2a
  404f20:	mov	x2, x20
  404f24:	mov	x3, x19
  404f28:	bl	402740 <err@plt>
  404f2c:	stp	x29, x30, [sp, #-32]!
  404f30:	mov	w2, #0xa                   	// #10
  404f34:	stp	x20, x19, [sp, #16]
  404f38:	mov	x29, sp
  404f3c:	mov	x20, x1
  404f40:	mov	x19, x0
  404f44:	bl	404fe4 <ferror@plt+0x2864>
  404f48:	lsr	x8, x0, #32
  404f4c:	cbnz	x8, 404f5c <ferror@plt+0x27dc>
  404f50:	ldp	x20, x19, [sp, #16]
  404f54:	ldp	x29, x30, [sp], #32
  404f58:	ret
  404f5c:	bl	4026f0 <__errno_location@plt>
  404f60:	mov	w8, #0x22                  	// #34
  404f64:	str	w8, [x0]
  404f68:	adrp	x8, 418000 <ferror@plt+0x15880>
  404f6c:	ldr	w0, [x8, #792]
  404f70:	adrp	x1, 407000 <ferror@plt+0x4880>
  404f74:	add	x1, x1, #0x2a
  404f78:	mov	x2, x20
  404f7c:	mov	x3, x19
  404f80:	bl	402740 <err@plt>
  404f84:	stp	x29, x30, [sp, #-32]!
  404f88:	mov	w2, #0x10                  	// #16
  404f8c:	stp	x20, x19, [sp, #16]
  404f90:	mov	x29, sp
  404f94:	mov	x20, x1
  404f98:	mov	x19, x0
  404f9c:	bl	404fe4 <ferror@plt+0x2864>
  404fa0:	lsr	x8, x0, #32
  404fa4:	cbnz	x8, 404fb4 <ferror@plt+0x2834>
  404fa8:	ldp	x20, x19, [sp, #16]
  404fac:	ldp	x29, x30, [sp], #32
  404fb0:	ret
  404fb4:	bl	4026f0 <__errno_location@plt>
  404fb8:	mov	w8, #0x22                  	// #34
  404fbc:	str	w8, [x0]
  404fc0:	adrp	x8, 418000 <ferror@plt+0x15880>
  404fc4:	ldr	w0, [x8, #792]
  404fc8:	adrp	x1, 407000 <ferror@plt+0x4880>
  404fcc:	add	x1, x1, #0x2a
  404fd0:	mov	x2, x20
  404fd4:	mov	x3, x19
  404fd8:	bl	402740 <err@plt>
  404fdc:	mov	w2, #0xa                   	// #10
  404fe0:	b	404fe4 <ferror@plt+0x2864>
  404fe4:	sub	sp, sp, #0x40
  404fe8:	stp	x29, x30, [sp, #16]
  404fec:	stp	x22, x21, [sp, #32]
  404ff0:	stp	x20, x19, [sp, #48]
  404ff4:	add	x29, sp, #0x10
  404ff8:	mov	w21, w2
  404ffc:	mov	x20, x1
  405000:	mov	x19, x0
  405004:	str	xzr, [sp, #8]
  405008:	bl	4026f0 <__errno_location@plt>
  40500c:	str	wzr, [x0]
  405010:	cbz	x19, 405068 <ferror@plt+0x28e8>
  405014:	ldrb	w8, [x19]
  405018:	cbz	w8, 405068 <ferror@plt+0x28e8>
  40501c:	mov	x22, x0
  405020:	add	x1, sp, #0x8
  405024:	mov	x0, x19
  405028:	mov	w2, w21
  40502c:	mov	w3, wzr
  405030:	bl	402420 <__strtoul_internal@plt>
  405034:	ldr	w8, [x22]
  405038:	cbnz	w8, 405084 <ferror@plt+0x2904>
  40503c:	ldr	x8, [sp, #8]
  405040:	cmp	x8, x19
  405044:	b.eq	405068 <ferror@plt+0x28e8>  // b.none
  405048:	cbz	x8, 405054 <ferror@plt+0x28d4>
  40504c:	ldrb	w8, [x8]
  405050:	cbnz	w8, 405068 <ferror@plt+0x28e8>
  405054:	ldp	x20, x19, [sp, #48]
  405058:	ldp	x22, x21, [sp, #32]
  40505c:	ldp	x29, x30, [sp, #16]
  405060:	add	sp, sp, #0x40
  405064:	ret
  405068:	adrp	x8, 418000 <ferror@plt+0x15880>
  40506c:	ldr	w0, [x8, #792]
  405070:	adrp	x1, 407000 <ferror@plt+0x4880>
  405074:	add	x1, x1, #0x2a
  405078:	mov	x2, x20
  40507c:	mov	x3, x19
  405080:	bl	4026b0 <errx@plt>
  405084:	adrp	x9, 418000 <ferror@plt+0x15880>
  405088:	ldr	w0, [x9, #792]
  40508c:	cmp	w8, #0x22
  405090:	b.ne	405070 <ferror@plt+0x28f0>  // b.any
  405094:	adrp	x1, 407000 <ferror@plt+0x4880>
  405098:	add	x1, x1, #0x2a
  40509c:	mov	x2, x20
  4050a0:	mov	x3, x19
  4050a4:	bl	402740 <err@plt>
  4050a8:	mov	w2, #0x10                  	// #16
  4050ac:	b	404fe4 <ferror@plt+0x2864>
  4050b0:	stp	x29, x30, [sp, #-48]!
  4050b4:	mov	x29, sp
  4050b8:	str	x21, [sp, #16]
  4050bc:	stp	x20, x19, [sp, #32]
  4050c0:	mov	x20, x1
  4050c4:	mov	x19, x0
  4050c8:	str	xzr, [x29, #24]
  4050cc:	bl	4026f0 <__errno_location@plt>
  4050d0:	str	wzr, [x0]
  4050d4:	cbz	x19, 405120 <ferror@plt+0x29a0>
  4050d8:	ldrb	w8, [x19]
  4050dc:	cbz	w8, 405120 <ferror@plt+0x29a0>
  4050e0:	mov	x21, x0
  4050e4:	add	x1, x29, #0x18
  4050e8:	mov	x0, x19
  4050ec:	bl	402250 <strtod@plt>
  4050f0:	ldr	w8, [x21]
  4050f4:	cbnz	w8, 40513c <ferror@plt+0x29bc>
  4050f8:	ldr	x8, [x29, #24]
  4050fc:	cmp	x8, x19
  405100:	b.eq	405120 <ferror@plt+0x29a0>  // b.none
  405104:	cbz	x8, 405110 <ferror@plt+0x2990>
  405108:	ldrb	w8, [x8]
  40510c:	cbnz	w8, 405120 <ferror@plt+0x29a0>
  405110:	ldp	x20, x19, [sp, #32]
  405114:	ldr	x21, [sp, #16]
  405118:	ldp	x29, x30, [sp], #48
  40511c:	ret
  405120:	adrp	x8, 418000 <ferror@plt+0x15880>
  405124:	ldr	w0, [x8, #792]
  405128:	adrp	x1, 407000 <ferror@plt+0x4880>
  40512c:	add	x1, x1, #0x2a
  405130:	mov	x2, x20
  405134:	mov	x3, x19
  405138:	bl	4026b0 <errx@plt>
  40513c:	adrp	x9, 418000 <ferror@plt+0x15880>
  405140:	ldr	w0, [x9, #792]
  405144:	cmp	w8, #0x22
  405148:	b.ne	405128 <ferror@plt+0x29a8>  // b.any
  40514c:	adrp	x1, 407000 <ferror@plt+0x4880>
  405150:	add	x1, x1, #0x2a
  405154:	mov	x2, x20
  405158:	mov	x3, x19
  40515c:	bl	402740 <err@plt>
  405160:	stp	x29, x30, [sp, #-48]!
  405164:	mov	x29, sp
  405168:	str	x21, [sp, #16]
  40516c:	stp	x20, x19, [sp, #32]
  405170:	mov	x20, x1
  405174:	mov	x19, x0
  405178:	str	xzr, [x29, #24]
  40517c:	bl	4026f0 <__errno_location@plt>
  405180:	str	wzr, [x0]
  405184:	cbz	x19, 4051d4 <ferror@plt+0x2a54>
  405188:	ldrb	w8, [x19]
  40518c:	cbz	w8, 4051d4 <ferror@plt+0x2a54>
  405190:	mov	x21, x0
  405194:	add	x1, x29, #0x18
  405198:	mov	w2, #0xa                   	// #10
  40519c:	mov	x0, x19
  4051a0:	bl	402540 <strtol@plt>
  4051a4:	ldr	w8, [x21]
  4051a8:	cbnz	w8, 4051f0 <ferror@plt+0x2a70>
  4051ac:	ldr	x8, [x29, #24]
  4051b0:	cmp	x8, x19
  4051b4:	b.eq	4051d4 <ferror@plt+0x2a54>  // b.none
  4051b8:	cbz	x8, 4051c4 <ferror@plt+0x2a44>
  4051bc:	ldrb	w8, [x8]
  4051c0:	cbnz	w8, 4051d4 <ferror@plt+0x2a54>
  4051c4:	ldp	x20, x19, [sp, #32]
  4051c8:	ldr	x21, [sp, #16]
  4051cc:	ldp	x29, x30, [sp], #48
  4051d0:	ret
  4051d4:	adrp	x8, 418000 <ferror@plt+0x15880>
  4051d8:	ldr	w0, [x8, #792]
  4051dc:	adrp	x1, 407000 <ferror@plt+0x4880>
  4051e0:	add	x1, x1, #0x2a
  4051e4:	mov	x2, x20
  4051e8:	mov	x3, x19
  4051ec:	bl	4026b0 <errx@plt>
  4051f0:	adrp	x9, 418000 <ferror@plt+0x15880>
  4051f4:	ldr	w0, [x9, #792]
  4051f8:	cmp	w8, #0x22
  4051fc:	b.ne	4051dc <ferror@plt+0x2a5c>  // b.any
  405200:	adrp	x1, 407000 <ferror@plt+0x4880>
  405204:	add	x1, x1, #0x2a
  405208:	mov	x2, x20
  40520c:	mov	x3, x19
  405210:	bl	402740 <err@plt>
  405214:	stp	x29, x30, [sp, #-48]!
  405218:	mov	x29, sp
  40521c:	str	x21, [sp, #16]
  405220:	stp	x20, x19, [sp, #32]
  405224:	mov	x20, x1
  405228:	mov	x19, x0
  40522c:	str	xzr, [x29, #24]
  405230:	bl	4026f0 <__errno_location@plt>
  405234:	str	wzr, [x0]
  405238:	cbz	x19, 405288 <ferror@plt+0x2b08>
  40523c:	ldrb	w8, [x19]
  405240:	cbz	w8, 405288 <ferror@plt+0x2b08>
  405244:	mov	x21, x0
  405248:	add	x1, x29, #0x18
  40524c:	mov	w2, #0xa                   	// #10
  405250:	mov	x0, x19
  405254:	bl	4021b0 <strtoul@plt>
  405258:	ldr	w8, [x21]
  40525c:	cbnz	w8, 4052a4 <ferror@plt+0x2b24>
  405260:	ldr	x8, [x29, #24]
  405264:	cmp	x8, x19
  405268:	b.eq	405288 <ferror@plt+0x2b08>  // b.none
  40526c:	cbz	x8, 405278 <ferror@plt+0x2af8>
  405270:	ldrb	w8, [x8]
  405274:	cbnz	w8, 405288 <ferror@plt+0x2b08>
  405278:	ldp	x20, x19, [sp, #32]
  40527c:	ldr	x21, [sp, #16]
  405280:	ldp	x29, x30, [sp], #48
  405284:	ret
  405288:	adrp	x8, 418000 <ferror@plt+0x15880>
  40528c:	ldr	w0, [x8, #792]
  405290:	adrp	x1, 407000 <ferror@plt+0x4880>
  405294:	add	x1, x1, #0x2a
  405298:	mov	x2, x20
  40529c:	mov	x3, x19
  4052a0:	bl	4026b0 <errx@plt>
  4052a4:	adrp	x9, 418000 <ferror@plt+0x15880>
  4052a8:	ldr	w0, [x9, #792]
  4052ac:	cmp	w8, #0x22
  4052b0:	b.ne	405290 <ferror@plt+0x2b10>  // b.any
  4052b4:	adrp	x1, 407000 <ferror@plt+0x4880>
  4052b8:	add	x1, x1, #0x2a
  4052bc:	mov	x2, x20
  4052c0:	mov	x3, x19
  4052c4:	bl	402740 <err@plt>
  4052c8:	sub	sp, sp, #0x30
  4052cc:	stp	x20, x19, [sp, #32]
  4052d0:	mov	x20, x1
  4052d4:	add	x1, sp, #0x8
  4052d8:	mov	x2, xzr
  4052dc:	stp	x29, x30, [sp, #16]
  4052e0:	add	x29, sp, #0x10
  4052e4:	mov	x19, x0
  4052e8:	bl	40465c <ferror@plt+0x1edc>
  4052ec:	cbnz	w0, 405304 <ferror@plt+0x2b84>
  4052f0:	ldr	x0, [sp, #8]
  4052f4:	ldp	x20, x19, [sp, #32]
  4052f8:	ldp	x29, x30, [sp, #16]
  4052fc:	add	sp, sp, #0x30
  405300:	ret
  405304:	bl	4026f0 <__errno_location@plt>
  405308:	adrp	x9, 418000 <ferror@plt+0x15880>
  40530c:	ldr	w8, [x0]
  405310:	ldr	w0, [x9, #792]
  405314:	adrp	x1, 407000 <ferror@plt+0x4880>
  405318:	add	x1, x1, #0x2a
  40531c:	mov	x2, x20
  405320:	mov	x3, x19
  405324:	cbnz	w8, 40532c <ferror@plt+0x2bac>
  405328:	bl	4026b0 <errx@plt>
  40532c:	bl	402740 <err@plt>
  405330:	stp	x29, x30, [sp, #-32]!
  405334:	str	x19, [sp, #16]
  405338:	mov	x19, x1
  40533c:	mov	x1, x2
  405340:	mov	x29, sp
  405344:	bl	4050b0 <ferror@plt+0x2930>
  405348:	fcvtzs	x8, d0
  40534c:	mov	x9, #0x848000000000        	// #145685290680320
  405350:	movk	x9, #0x412e, lsl #48
  405354:	scvtf	d1, x8
  405358:	fmov	d2, x9
  40535c:	fsub	d0, d0, d1
  405360:	fmul	d0, d0, d2
  405364:	fcvtzs	x9, d0
  405368:	stp	x8, x9, [x19]
  40536c:	ldr	x19, [sp, #16]
  405370:	ldp	x29, x30, [sp], #32
  405374:	ret
  405378:	and	w8, w0, #0xf000
  40537c:	sub	w8, w8, #0x1, lsl #12
  405380:	lsr	w9, w8, #12
  405384:	cmp	w9, #0xb
  405388:	mov	w8, wzr
  40538c:	b.hi	4053e0 <ferror@plt+0x2c60>  // b.pmore
  405390:	adrp	x10, 407000 <ferror@plt+0x4880>
  405394:	add	x10, x10, #0xc
  405398:	adr	x11, 4053ac <ferror@plt+0x2c2c>
  40539c:	ldrb	w12, [x10, x9]
  4053a0:	add	x11, x11, x12, lsl #2
  4053a4:	mov	w9, #0x64                  	// #100
  4053a8:	br	x11
  4053ac:	mov	w9, #0x70                  	// #112
  4053b0:	b	4053d8 <ferror@plt+0x2c58>
  4053b4:	mov	w9, #0x63                  	// #99
  4053b8:	b	4053d8 <ferror@plt+0x2c58>
  4053bc:	mov	w9, #0x62                  	// #98
  4053c0:	b	4053d8 <ferror@plt+0x2c58>
  4053c4:	mov	w9, #0x6c                  	// #108
  4053c8:	b	4053d8 <ferror@plt+0x2c58>
  4053cc:	mov	w9, #0x73                  	// #115
  4053d0:	b	4053d8 <ferror@plt+0x2c58>
  4053d4:	mov	w9, #0x2d                  	// #45
  4053d8:	mov	w8, #0x1                   	// #1
  4053dc:	strb	w9, [x1]
  4053e0:	tst	w0, #0x100
  4053e4:	mov	w9, #0x72                  	// #114
  4053e8:	mov	w10, #0x2d                  	// #45
  4053ec:	add	x11, x1, x8
  4053f0:	mov	w12, #0x77                  	// #119
  4053f4:	csel	w17, w10, w9, eq  // eq = none
  4053f8:	tst	w0, #0x80
  4053fc:	mov	w14, #0x53                  	// #83
  405400:	mov	w15, #0x73                  	// #115
  405404:	mov	w16, #0x78                  	// #120
  405408:	strb	w17, [x11]
  40540c:	csel	w17, w10, w12, eq  // eq = none
  405410:	tst	w0, #0x40
  405414:	orr	x13, x8, #0x2
  405418:	strb	w17, [x11, #1]
  40541c:	csel	w11, w15, w14, ne  // ne = any
  405420:	csel	w17, w16, w10, ne  // ne = any
  405424:	tst	w0, #0x800
  405428:	csel	w11, w17, w11, eq  // eq = none
  40542c:	add	x13, x13, x1
  405430:	tst	w0, #0x20
  405434:	strb	w11, [x13]
  405438:	csel	w11, w10, w9, eq  // eq = none
  40543c:	tst	w0, #0x10
  405440:	strb	w11, [x13, #1]
  405444:	csel	w11, w10, w12, eq  // eq = none
  405448:	tst	w0, #0x8
  40544c:	csel	w14, w15, w14, ne  // ne = any
  405450:	csel	w15, w16, w10, ne  // ne = any
  405454:	tst	w0, #0x400
  405458:	orr	x8, x8, #0x6
  40545c:	csel	w14, w15, w14, eq  // eq = none
  405460:	tst	w0, #0x4
  405464:	add	x8, x8, x1
  405468:	csel	w9, w10, w9, eq  // eq = none
  40546c:	tst	w0, #0x2
  405470:	mov	w17, #0x54                  	// #84
  405474:	strb	w11, [x13, #2]
  405478:	mov	w11, #0x74                  	// #116
  40547c:	strb	w14, [x13, #3]
  405480:	strb	w9, [x8]
  405484:	csel	w9, w10, w12, eq  // eq = none
  405488:	tst	w0, #0x1
  40548c:	strb	w9, [x8, #1]
  405490:	csel	w9, w11, w17, ne  // ne = any
  405494:	csel	w10, w16, w10, ne  // ne = any
  405498:	tst	w0, #0x200
  40549c:	csel	w9, w10, w9, eq  // eq = none
  4054a0:	mov	x0, x1
  4054a4:	strb	w9, [x8, #2]
  4054a8:	strb	wzr, [x8, #3]
  4054ac:	ret
  4054b0:	sub	sp, sp, #0x50
  4054b4:	add	x8, sp, #0x8
  4054b8:	stp	x29, x30, [sp, #48]
  4054bc:	stp	x20, x19, [sp, #64]
  4054c0:	add	x29, sp, #0x30
  4054c4:	tbz	w0, #1, 4054d4 <ferror@plt+0x2d54>
  4054c8:	orr	x8, x8, #0x1
  4054cc:	mov	w9, #0x20                  	// #32
  4054d0:	strb	w9, [sp, #8]
  4054d4:	cmp	x1, #0x400
  4054d8:	b.cs	4054ec <ferror@plt+0x2d6c>  // b.hs, b.nlast
  4054dc:	mov	w9, #0x42                  	// #66
  4054e0:	mov	w19, w1
  4054e4:	strh	w9, [x8]
  4054e8:	b	40564c <ferror@plt+0x2ecc>
  4054ec:	cmp	x1, #0x100, lsl #12
  4054f0:	b.cs	4054fc <ferror@plt+0x2d7c>  // b.hs, b.nlast
  4054f4:	mov	w9, #0xa                   	// #10
  4054f8:	b	405540 <ferror@plt+0x2dc0>
  4054fc:	lsr	x9, x1, #30
  405500:	cbnz	x9, 40550c <ferror@plt+0x2d8c>
  405504:	mov	w9, #0x14                  	// #20
  405508:	b	405540 <ferror@plt+0x2dc0>
  40550c:	lsr	x9, x1, #40
  405510:	cbnz	x9, 40551c <ferror@plt+0x2d9c>
  405514:	mov	w9, #0x1e                  	// #30
  405518:	b	405540 <ferror@plt+0x2dc0>
  40551c:	lsr	x9, x1, #50
  405520:	cbnz	x9, 40552c <ferror@plt+0x2dac>
  405524:	mov	w9, #0x28                  	// #40
  405528:	b	405540 <ferror@plt+0x2dc0>
  40552c:	lsr	x9, x1, #60
  405530:	mov	w10, #0x3c                  	// #60
  405534:	cmp	x9, #0x0
  405538:	mov	w9, #0x32                  	// #50
  40553c:	csel	w9, w9, w10, eq  // eq = none
  405540:	mov	w10, #0xcccd                	// #52429
  405544:	movk	w10, #0xcccc, lsl #16
  405548:	adrp	x11, 407000 <ferror@plt+0x4880>
  40554c:	umull	x10, w9, w10
  405550:	add	x11, x11, #0x33
  405554:	lsr	x10, x10, #35
  405558:	ldrb	w12, [x11, x10]
  40555c:	mov	x10, #0xffffffffffffffff    	// #-1
  405560:	lsl	x10, x10, x9
  405564:	mov	x11, x8
  405568:	lsr	x19, x1, x9
  40556c:	bic	x10, x1, x10
  405570:	strb	w12, [x11], #1
  405574:	tbz	w0, #0, 40558c <ferror@plt+0x2e0c>
  405578:	cmp	w9, #0xa
  40557c:	b.cc	40558c <ferror@plt+0x2e0c>  // b.lo, b.ul, b.last
  405580:	mov	w11, #0x4269                	// #17001
  405584:	sturh	w11, [x8, #1]
  405588:	add	x11, x8, #0x3
  40558c:	strb	wzr, [x11]
  405590:	cbz	x10, 40564c <ferror@plt+0x2ecc>
  405594:	sub	w8, w9, #0xa
  405598:	lsr	x8, x10, x8
  40559c:	tbnz	w0, #2, 4055b4 <ferror@plt+0x2e34>
  4055a0:	sub	x9, x8, #0x3b6
  4055a4:	cmp	x9, #0x64
  4055a8:	b.cs	405628 <ferror@plt+0x2ea8>  // b.hs, b.nlast
  4055ac:	add	w19, w19, #0x1
  4055b0:	b	40564c <ferror@plt+0x2ecc>
  4055b4:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  4055b8:	add	x8, x8, #0x5
  4055bc:	movk	x9, #0xcccd
  4055c0:	umulh	x10, x8, x9
  4055c4:	lsr	x20, x10, #3
  4055c8:	mul	x9, x20, x9
  4055cc:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  4055d0:	ror	x9, x9, #1
  4055d4:	movk	x10, #0x1999, lsl #48
  4055d8:	cmp	x9, x10
  4055dc:	b.ls	40562c <ferror@plt+0x2eac>  // b.plast
  4055e0:	cbz	x20, 40564c <ferror@plt+0x2ecc>
  4055e4:	bl	402340 <localeconv@plt>
  4055e8:	cbz	x0, 4055fc <ferror@plt+0x2e7c>
  4055ec:	ldr	x4, [x0]
  4055f0:	cbz	x4, 4055fc <ferror@plt+0x2e7c>
  4055f4:	ldrb	w8, [x4]
  4055f8:	cbnz	w8, 405604 <ferror@plt+0x2e84>
  4055fc:	adrp	x4, 406000 <ferror@plt+0x3880>
  405600:	add	x4, x4, #0x884
  405604:	adrp	x2, 407000 <ferror@plt+0x4880>
  405608:	add	x2, x2, #0x3b
  40560c:	add	x0, sp, #0x10
  405610:	add	x6, sp, #0x8
  405614:	mov	w1, #0x20                  	// #32
  405618:	mov	w3, w19
  40561c:	mov	x5, x20
  405620:	bl	402330 <snprintf@plt>
  405624:	b	405668 <ferror@plt+0x2ee8>
  405628:	add	x8, x8, #0x32
  40562c:	mov	x9, #0xf5c3                	// #62915
  405630:	movk	x9, #0x5c28, lsl #16
  405634:	movk	x9, #0xc28f, lsl #32
  405638:	lsr	x8, x8, #2
  40563c:	movk	x9, #0x28f5, lsl #48
  405640:	umulh	x8, x8, x9
  405644:	lsr	x20, x8, #2
  405648:	cbnz	x20, 4055e4 <ferror@plt+0x2e64>
  40564c:	adrp	x2, 407000 <ferror@plt+0x4880>
  405650:	add	x2, x2, #0x45
  405654:	add	x0, sp, #0x10
  405658:	add	x4, sp, #0x8
  40565c:	mov	w1, #0x20                  	// #32
  405660:	mov	w3, w19
  405664:	bl	402330 <snprintf@plt>
  405668:	add	x0, sp, #0x10
  40566c:	bl	402450 <strdup@plt>
  405670:	ldp	x20, x19, [sp, #64]
  405674:	ldp	x29, x30, [sp, #48]
  405678:	add	sp, sp, #0x50
  40567c:	ret
  405680:	stp	x29, x30, [sp, #-64]!
  405684:	stp	x24, x23, [sp, #16]
  405688:	stp	x22, x21, [sp, #32]
  40568c:	stp	x20, x19, [sp, #48]
  405690:	mov	x29, sp
  405694:	cbz	x0, 405748 <ferror@plt+0x2fc8>
  405698:	mov	x19, x3
  40569c:	mov	x9, x0
  4056a0:	mov	w0, #0xffffffff            	// #-1
  4056a4:	cbz	x3, 40574c <ferror@plt+0x2fcc>
  4056a8:	mov	x20, x2
  4056ac:	cbz	x2, 40574c <ferror@plt+0x2fcc>
  4056b0:	mov	x21, x1
  4056b4:	cbz	x1, 40574c <ferror@plt+0x2fcc>
  4056b8:	ldrb	w10, [x9]
  4056bc:	cbz	w10, 40574c <ferror@plt+0x2fcc>
  4056c0:	mov	x23, xzr
  4056c4:	mov	x8, xzr
  4056c8:	add	x22, x9, #0x1
  4056cc:	b	4056e0 <ferror@plt+0x2f60>
  4056d0:	mov	x0, x23
  4056d4:	add	x22, x22, #0x1
  4056d8:	mov	x23, x0
  4056dc:	cbz	w10, 40574c <ferror@plt+0x2fcc>
  4056e0:	cmp	x23, x20
  4056e4:	b.cs	405760 <ferror@plt+0x2fe0>  // b.hs, b.nlast
  4056e8:	and	w11, w10, #0xff
  4056ec:	ldrb	w10, [x22]
  4056f0:	sub	x9, x22, #0x1
  4056f4:	cmp	x8, #0x0
  4056f8:	csel	x8, x9, x8, eq  // eq = none
  4056fc:	cmp	w11, #0x2c
  405700:	csel	x9, x9, xzr, eq  // eq = none
  405704:	cmp	w10, #0x0
  405708:	csel	x24, x22, x9, eq  // eq = none
  40570c:	cbz	x8, 4056d0 <ferror@plt+0x2f50>
  405710:	cbz	x24, 4056d0 <ferror@plt+0x2f50>
  405714:	subs	x1, x24, x8
  405718:	b.ls	405748 <ferror@plt+0x2fc8>  // b.plast
  40571c:	mov	x0, x8
  405720:	blr	x19
  405724:	cmn	w0, #0x1
  405728:	b.eq	405748 <ferror@plt+0x2fc8>  // b.none
  40572c:	str	w0, [x21, x23, lsl #2]
  405730:	ldrb	w8, [x24]
  405734:	add	x0, x23, #0x1
  405738:	cbz	w8, 40574c <ferror@plt+0x2fcc>
  40573c:	ldrb	w10, [x22]
  405740:	mov	x8, xzr
  405744:	b	4056d4 <ferror@plt+0x2f54>
  405748:	mov	w0, #0xffffffff            	// #-1
  40574c:	ldp	x20, x19, [sp, #48]
  405750:	ldp	x22, x21, [sp, #32]
  405754:	ldp	x24, x23, [sp, #16]
  405758:	ldp	x29, x30, [sp], #64
  40575c:	ret
  405760:	mov	w0, #0xfffffffe            	// #-2
  405764:	b	40574c <ferror@plt+0x2fcc>
  405768:	stp	x29, x30, [sp, #-80]!
  40576c:	str	x25, [sp, #16]
  405770:	stp	x24, x23, [sp, #32]
  405774:	stp	x22, x21, [sp, #48]
  405778:	stp	x20, x19, [sp, #64]
  40577c:	mov	x29, sp
  405780:	cbz	x0, 4057a8 <ferror@plt+0x3028>
  405784:	mov	x19, x3
  405788:	mov	x9, x0
  40578c:	mov	w0, #0xffffffff            	// #-1
  405790:	cbz	x3, 4057ac <ferror@plt+0x302c>
  405794:	ldrb	w8, [x9]
  405798:	cbz	w8, 4057ac <ferror@plt+0x302c>
  40579c:	ldr	x11, [x19]
  4057a0:	cmp	x11, x2
  4057a4:	b.ls	4057c4 <ferror@plt+0x3044>  // b.plast
  4057a8:	mov	w0, #0xffffffff            	// #-1
  4057ac:	ldp	x20, x19, [sp, #64]
  4057b0:	ldp	x22, x21, [sp, #48]
  4057b4:	ldp	x24, x23, [sp, #32]
  4057b8:	ldr	x25, [sp, #16]
  4057bc:	ldp	x29, x30, [sp], #80
  4057c0:	ret
  4057c4:	mov	x20, x4
  4057c8:	cmp	w8, #0x2b
  4057cc:	b.ne	4057d8 <ferror@plt+0x3058>  // b.any
  4057d0:	add	x9, x9, #0x1
  4057d4:	b	4057e0 <ferror@plt+0x3060>
  4057d8:	mov	x11, xzr
  4057dc:	str	xzr, [x19]
  4057e0:	mov	w0, #0xffffffff            	// #-1
  4057e4:	cbz	x20, 4057ac <ferror@plt+0x302c>
  4057e8:	sub	x21, x2, x11
  4057ec:	cbz	x21, 4057ac <ferror@plt+0x302c>
  4057f0:	cbz	x1, 4057ac <ferror@plt+0x302c>
  4057f4:	ldrb	w10, [x9]
  4057f8:	cbz	w10, 4057ac <ferror@plt+0x302c>
  4057fc:	mov	x24, xzr
  405800:	mov	x8, xzr
  405804:	add	x22, x1, x11, lsl #2
  405808:	add	x23, x9, #0x1
  40580c:	b	405820 <ferror@plt+0x30a0>
  405810:	mov	x0, x24
  405814:	add	x23, x23, #0x1
  405818:	mov	x24, x0
  40581c:	cbz	w10, 405888 <ferror@plt+0x3108>
  405820:	cmp	x24, x21
  405824:	b.cs	4058a0 <ferror@plt+0x3120>  // b.hs, b.nlast
  405828:	and	w11, w10, #0xff
  40582c:	ldrb	w10, [x23]
  405830:	sub	x9, x23, #0x1
  405834:	cmp	x8, #0x0
  405838:	csel	x8, x9, x8, eq  // eq = none
  40583c:	cmp	w11, #0x2c
  405840:	csel	x9, x9, xzr, eq  // eq = none
  405844:	cmp	w10, #0x0
  405848:	csel	x25, x23, x9, eq  // eq = none
  40584c:	cbz	x8, 405810 <ferror@plt+0x3090>
  405850:	cbz	x25, 405810 <ferror@plt+0x3090>
  405854:	subs	x1, x25, x8
  405858:	b.ls	4057a8 <ferror@plt+0x3028>  // b.plast
  40585c:	mov	x0, x8
  405860:	blr	x20
  405864:	cmn	w0, #0x1
  405868:	b.eq	4057a8 <ferror@plt+0x3028>  // b.none
  40586c:	str	w0, [x22, x24, lsl #2]
  405870:	ldrb	w8, [x25]
  405874:	add	x0, x24, #0x1
  405878:	cbz	w8, 405888 <ferror@plt+0x3108>
  40587c:	ldrb	w10, [x23]
  405880:	mov	x8, xzr
  405884:	b	405814 <ferror@plt+0x3094>
  405888:	cmp	w0, #0x1
  40588c:	b.lt	4057ac <ferror@plt+0x302c>  // b.tstop
  405890:	ldr	x8, [x19]
  405894:	add	x8, x8, w0, uxtw
  405898:	str	x8, [x19]
  40589c:	b	4057ac <ferror@plt+0x302c>
  4058a0:	mov	w0, #0xfffffffe            	// #-2
  4058a4:	b	4057ac <ferror@plt+0x302c>
  4058a8:	stp	x29, x30, [sp, #-64]!
  4058ac:	mov	x8, x0
  4058b0:	mov	w0, #0xffffffea            	// #-22
  4058b4:	str	x23, [sp, #16]
  4058b8:	stp	x22, x21, [sp, #32]
  4058bc:	stp	x20, x19, [sp, #48]
  4058c0:	mov	x29, sp
  4058c4:	cbz	x1, 40596c <ferror@plt+0x31ec>
  4058c8:	cbz	x8, 40596c <ferror@plt+0x31ec>
  4058cc:	mov	x19, x2
  4058d0:	cbz	x2, 40596c <ferror@plt+0x31ec>
  4058d4:	ldrb	w9, [x8]
  4058d8:	cbz	w9, 405968 <ferror@plt+0x31e8>
  4058dc:	mov	x20, x1
  4058e0:	mov	x0, xzr
  4058e4:	add	x21, x8, #0x1
  4058e8:	mov	w22, #0x1                   	// #1
  4058ec:	b	4058f8 <ferror@plt+0x3178>
  4058f0:	add	x21, x21, #0x1
  4058f4:	cbz	w9, 405968 <ferror@plt+0x31e8>
  4058f8:	mov	x8, x21
  4058fc:	ldrb	w10, [x8], #-1
  405900:	and	w9, w9, #0xff
  405904:	cmp	x0, #0x0
  405908:	csel	x0, x8, x0, eq  // eq = none
  40590c:	cmp	w9, #0x2c
  405910:	csel	x8, x8, xzr, eq  // eq = none
  405914:	cmp	w10, #0x0
  405918:	mov	w9, w10
  40591c:	csel	x23, x21, x8, eq  // eq = none
  405920:	cbz	x0, 4058f0 <ferror@plt+0x3170>
  405924:	cbz	x23, 4058f0 <ferror@plt+0x3170>
  405928:	subs	x1, x23, x0
  40592c:	b.ls	405980 <ferror@plt+0x3200>  // b.plast
  405930:	blr	x19
  405934:	tbnz	w0, #31, 40596c <ferror@plt+0x31ec>
  405938:	mov	w8, w0
  40593c:	lsr	x8, x8, #3
  405940:	ldrb	w9, [x20, x8]
  405944:	and	w10, w0, #0x7
  405948:	lsl	w10, w22, w10
  40594c:	orr	w9, w9, w10
  405950:	strb	w9, [x20, x8]
  405954:	ldrb	w8, [x23]
  405958:	cbz	w8, 405968 <ferror@plt+0x31e8>
  40595c:	ldrb	w9, [x21]
  405960:	mov	x0, xzr
  405964:	b	4058f0 <ferror@plt+0x3170>
  405968:	mov	w0, wzr
  40596c:	ldp	x20, x19, [sp, #48]
  405970:	ldp	x22, x21, [sp, #32]
  405974:	ldr	x23, [sp, #16]
  405978:	ldp	x29, x30, [sp], #64
  40597c:	ret
  405980:	mov	w0, #0xffffffff            	// #-1
  405984:	b	40596c <ferror@plt+0x31ec>
  405988:	stp	x29, x30, [sp, #-48]!
  40598c:	mov	x8, x0
  405990:	mov	w0, #0xffffffea            	// #-22
  405994:	stp	x22, x21, [sp, #16]
  405998:	stp	x20, x19, [sp, #32]
  40599c:	mov	x29, sp
  4059a0:	cbz	x1, 405a34 <ferror@plt+0x32b4>
  4059a4:	cbz	x8, 405a34 <ferror@plt+0x32b4>
  4059a8:	mov	x19, x2
  4059ac:	cbz	x2, 405a34 <ferror@plt+0x32b4>
  4059b0:	ldrb	w9, [x8]
  4059b4:	cbz	w9, 405a30 <ferror@plt+0x32b0>
  4059b8:	mov	x20, x1
  4059bc:	mov	x0, xzr
  4059c0:	add	x21, x8, #0x1
  4059c4:	b	4059d0 <ferror@plt+0x3250>
  4059c8:	add	x21, x21, #0x1
  4059cc:	cbz	w9, 405a30 <ferror@plt+0x32b0>
  4059d0:	mov	x8, x21
  4059d4:	ldrb	w10, [x8], #-1
  4059d8:	and	w9, w9, #0xff
  4059dc:	cmp	x0, #0x0
  4059e0:	csel	x0, x8, x0, eq  // eq = none
  4059e4:	cmp	w9, #0x2c
  4059e8:	csel	x8, x8, xzr, eq  // eq = none
  4059ec:	cmp	w10, #0x0
  4059f0:	mov	w9, w10
  4059f4:	csel	x22, x21, x8, eq  // eq = none
  4059f8:	cbz	x0, 4059c8 <ferror@plt+0x3248>
  4059fc:	cbz	x22, 4059c8 <ferror@plt+0x3248>
  405a00:	subs	x1, x22, x0
  405a04:	b.ls	405a44 <ferror@plt+0x32c4>  // b.plast
  405a08:	blr	x19
  405a0c:	tbnz	x0, #63, 405a34 <ferror@plt+0x32b4>
  405a10:	ldr	x8, [x20]
  405a14:	orr	x8, x8, x0
  405a18:	str	x8, [x20]
  405a1c:	ldrb	w8, [x22]
  405a20:	cbz	w8, 405a30 <ferror@plt+0x32b0>
  405a24:	ldrb	w9, [x21]
  405a28:	mov	x0, xzr
  405a2c:	b	4059c8 <ferror@plt+0x3248>
  405a30:	mov	w0, wzr
  405a34:	ldp	x20, x19, [sp, #32]
  405a38:	ldp	x22, x21, [sp, #16]
  405a3c:	ldp	x29, x30, [sp], #48
  405a40:	ret
  405a44:	mov	w0, #0xffffffff            	// #-1
  405a48:	b	405a34 <ferror@plt+0x32b4>
  405a4c:	stp	x29, x30, [sp, #-64]!
  405a50:	mov	x29, sp
  405a54:	str	x23, [sp, #16]
  405a58:	stp	x22, x21, [sp, #32]
  405a5c:	stp	x20, x19, [sp, #48]
  405a60:	str	xzr, [x29, #24]
  405a64:	cbz	x0, 405b3c <ferror@plt+0x33bc>
  405a68:	mov	w21, w3
  405a6c:	mov	x19, x2
  405a70:	mov	x23, x1
  405a74:	mov	x22, x0
  405a78:	str	w3, [x1]
  405a7c:	str	w3, [x2]
  405a80:	bl	4026f0 <__errno_location@plt>
  405a84:	str	wzr, [x0]
  405a88:	ldrb	w8, [x22]
  405a8c:	mov	x20, x0
  405a90:	cmp	w8, #0x3a
  405a94:	b.ne	405aa0 <ferror@plt+0x3320>  // b.any
  405a98:	add	x21, x22, #0x1
  405a9c:	b	405afc <ferror@plt+0x337c>
  405aa0:	add	x1, x29, #0x18
  405aa4:	mov	w2, #0xa                   	// #10
  405aa8:	mov	x0, x22
  405aac:	bl	402540 <strtol@plt>
  405ab0:	str	w0, [x23]
  405ab4:	str	w0, [x19]
  405ab8:	ldr	x8, [x29, #24]
  405abc:	mov	w0, #0xffffffff            	// #-1
  405ac0:	cmp	x8, x22
  405ac4:	b.eq	405b3c <ferror@plt+0x33bc>  // b.none
  405ac8:	ldr	w9, [x20]
  405acc:	cbnz	w9, 405b3c <ferror@plt+0x33bc>
  405ad0:	cbz	x8, 405b3c <ferror@plt+0x33bc>
  405ad4:	ldrb	w9, [x8]
  405ad8:	cmp	w9, #0x2d
  405adc:	b.eq	405af0 <ferror@plt+0x3370>  // b.none
  405ae0:	cmp	w9, #0x3a
  405ae4:	b.ne	405b38 <ferror@plt+0x33b8>  // b.any
  405ae8:	ldrb	w9, [x8, #1]
  405aec:	cbz	w9, 405b50 <ferror@plt+0x33d0>
  405af0:	add	x21, x8, #0x1
  405af4:	str	xzr, [x29, #24]
  405af8:	str	wzr, [x20]
  405afc:	add	x1, x29, #0x18
  405b00:	mov	w2, #0xa                   	// #10
  405b04:	mov	x0, x21
  405b08:	bl	402540 <strtol@plt>
  405b0c:	str	w0, [x19]
  405b10:	ldr	w8, [x20]
  405b14:	mov	w0, #0xffffffff            	// #-1
  405b18:	cbnz	w8, 405b3c <ferror@plt+0x33bc>
  405b1c:	ldr	x8, [x29, #24]
  405b20:	cbz	x8, 405b3c <ferror@plt+0x33bc>
  405b24:	cmp	x8, x21
  405b28:	mov	w0, #0xffffffff            	// #-1
  405b2c:	b.eq	405b3c <ferror@plt+0x33bc>  // b.none
  405b30:	ldrb	w8, [x8]
  405b34:	cbnz	w8, 405b3c <ferror@plt+0x33bc>
  405b38:	mov	w0, wzr
  405b3c:	ldp	x20, x19, [sp, #48]
  405b40:	ldp	x22, x21, [sp, #32]
  405b44:	ldr	x23, [sp, #16]
  405b48:	ldp	x29, x30, [sp], #64
  405b4c:	ret
  405b50:	str	w21, [x19]
  405b54:	b	405b38 <ferror@plt+0x33b8>
  405b58:	stp	x29, x30, [sp, #-48]!
  405b5c:	mov	w8, wzr
  405b60:	str	x21, [sp, #16]
  405b64:	stp	x20, x19, [sp, #32]
  405b68:	mov	x29, sp
  405b6c:	cbz	x1, 405ca0 <ferror@plt+0x3520>
  405b70:	cbz	x0, 405ca0 <ferror@plt+0x3520>
  405b74:	ldrb	w8, [x0]
  405b78:	and	w8, w8, #0xff
  405b7c:	cmp	w8, #0x2f
  405b80:	mov	x19, x0
  405b84:	b.ne	405ba0 <ferror@plt+0x3420>  // b.any
  405b88:	mov	x0, x19
  405b8c:	ldrb	w8, [x0, #1]!
  405b90:	cmp	w8, #0x2f
  405b94:	mov	w8, #0x2f                  	// #47
  405b98:	b.eq	405b78 <ferror@plt+0x33f8>  // b.none
  405b9c:	b	405bb0 <ferror@plt+0x3430>
  405ba0:	cbnz	w8, 405bb0 <ferror@plt+0x3430>
  405ba4:	mov	x20, xzr
  405ba8:	mov	x19, xzr
  405bac:	b	405bd0 <ferror@plt+0x3450>
  405bb0:	mov	w20, #0x1                   	// #1
  405bb4:	ldrb	w8, [x19, x20]
  405bb8:	cbz	w8, 405bd0 <ferror@plt+0x3450>
  405bbc:	cmp	w8, #0x2f
  405bc0:	b.eq	405bd0 <ferror@plt+0x3450>  // b.none
  405bc4:	add	x20, x20, #0x1
  405bc8:	ldrb	w8, [x19, x20]
  405bcc:	cbnz	w8, 405bbc <ferror@plt+0x343c>
  405bd0:	ldrb	w8, [x1]
  405bd4:	and	w8, w8, #0xff
  405bd8:	cmp	w8, #0x2f
  405bdc:	mov	x21, x1
  405be0:	b.ne	405bfc <ferror@plt+0x347c>  // b.any
  405be4:	mov	x1, x21
  405be8:	ldrb	w8, [x1, #1]!
  405bec:	cmp	w8, #0x2f
  405bf0:	mov	w8, #0x2f                  	// #47
  405bf4:	b.eq	405bd4 <ferror@plt+0x3454>  // b.none
  405bf8:	b	405c0c <ferror@plt+0x348c>
  405bfc:	cbnz	w8, 405c0c <ferror@plt+0x348c>
  405c00:	mov	x8, xzr
  405c04:	mov	x21, xzr
  405c08:	b	405c2c <ferror@plt+0x34ac>
  405c0c:	mov	w8, #0x1                   	// #1
  405c10:	ldrb	w9, [x21, x8]
  405c14:	cbz	w9, 405c2c <ferror@plt+0x34ac>
  405c18:	cmp	w9, #0x2f
  405c1c:	b.eq	405c2c <ferror@plt+0x34ac>  // b.none
  405c20:	add	x8, x8, #0x1
  405c24:	ldrb	w9, [x21, x8]
  405c28:	cbnz	w9, 405c18 <ferror@plt+0x3498>
  405c2c:	add	x9, x8, x20
  405c30:	cmp	x9, #0x1
  405c34:	b.eq	405c40 <ferror@plt+0x34c0>  // b.none
  405c38:	cbnz	x9, 405c60 <ferror@plt+0x34e0>
  405c3c:	b	405c94 <ferror@plt+0x3514>
  405c40:	cbz	x19, 405c50 <ferror@plt+0x34d0>
  405c44:	ldrb	w9, [x19]
  405c48:	cmp	w9, #0x2f
  405c4c:	b.eq	405c94 <ferror@plt+0x3514>  // b.none
  405c50:	cbz	x21, 405c9c <ferror@plt+0x351c>
  405c54:	ldrb	w9, [x21]
  405c58:	cmp	w9, #0x2f
  405c5c:	b.eq	405c94 <ferror@plt+0x3514>  // b.none
  405c60:	cmp	x20, x8
  405c64:	mov	w8, wzr
  405c68:	b.ne	405ca0 <ferror@plt+0x3520>  // b.any
  405c6c:	cbz	x19, 405ca0 <ferror@plt+0x3520>
  405c70:	cbz	x21, 405ca0 <ferror@plt+0x3520>
  405c74:	mov	x0, x19
  405c78:	mov	x1, x21
  405c7c:	mov	x2, x20
  405c80:	bl	4023b0 <strncmp@plt>
  405c84:	cbnz	w0, 405c9c <ferror@plt+0x351c>
  405c88:	add	x0, x19, x20
  405c8c:	add	x1, x21, x20
  405c90:	b	405b74 <ferror@plt+0x33f4>
  405c94:	mov	w8, #0x1                   	// #1
  405c98:	b	405ca0 <ferror@plt+0x3520>
  405c9c:	mov	w8, wzr
  405ca0:	ldp	x20, x19, [sp, #32]
  405ca4:	ldr	x21, [sp, #16]
  405ca8:	mov	w0, w8
  405cac:	ldp	x29, x30, [sp], #48
  405cb0:	ret
  405cb4:	stp	x29, x30, [sp, #-64]!
  405cb8:	orr	x8, x0, x1
  405cbc:	stp	x24, x23, [sp, #16]
  405cc0:	stp	x22, x21, [sp, #32]
  405cc4:	stp	x20, x19, [sp, #48]
  405cc8:	mov	x29, sp
  405ccc:	cbz	x8, 405d00 <ferror@plt+0x3580>
  405cd0:	mov	x19, x1
  405cd4:	mov	x21, x0
  405cd8:	mov	x20, x2
  405cdc:	cbz	x0, 405d1c <ferror@plt+0x359c>
  405ce0:	cbz	x19, 405d38 <ferror@plt+0x35b8>
  405ce4:	mov	x0, x21
  405ce8:	bl	4021c0 <strlen@plt>
  405cec:	mvn	x8, x0
  405cf0:	cmp	x8, x20
  405cf4:	b.cs	405d40 <ferror@plt+0x35c0>  // b.hs, b.nlast
  405cf8:	mov	x22, xzr
  405cfc:	b	405d7c <ferror@plt+0x35fc>
  405d00:	adrp	x0, 406000 <ferror@plt+0x3880>
  405d04:	add	x0, x0, #0x7ab
  405d08:	ldp	x20, x19, [sp, #48]
  405d0c:	ldp	x22, x21, [sp, #32]
  405d10:	ldp	x24, x23, [sp, #16]
  405d14:	ldp	x29, x30, [sp], #64
  405d18:	b	402450 <strdup@plt>
  405d1c:	mov	x0, x19
  405d20:	mov	x1, x20
  405d24:	ldp	x20, x19, [sp, #48]
  405d28:	ldp	x22, x21, [sp, #32]
  405d2c:	ldp	x24, x23, [sp, #16]
  405d30:	ldp	x29, x30, [sp], #64
  405d34:	b	4025d0 <strndup@plt>
  405d38:	mov	x0, x21
  405d3c:	b	405d08 <ferror@plt+0x3588>
  405d40:	add	x24, x0, x20
  405d44:	mov	x23, x0
  405d48:	add	x0, x24, #0x1
  405d4c:	bl	402380 <malloc@plt>
  405d50:	mov	x22, x0
  405d54:	cbz	x0, 405d7c <ferror@plt+0x35fc>
  405d58:	mov	x0, x22
  405d5c:	mov	x1, x21
  405d60:	mov	x2, x23
  405d64:	bl	402180 <memcpy@plt>
  405d68:	add	x0, x22, x23
  405d6c:	mov	x1, x19
  405d70:	mov	x2, x20
  405d74:	bl	402180 <memcpy@plt>
  405d78:	strb	wzr, [x22, x24]
  405d7c:	mov	x0, x22
  405d80:	ldp	x20, x19, [sp, #48]
  405d84:	ldp	x22, x21, [sp, #32]
  405d88:	ldp	x24, x23, [sp, #16]
  405d8c:	ldp	x29, x30, [sp], #64
  405d90:	ret
  405d94:	stp	x29, x30, [sp, #-64]!
  405d98:	stp	x20, x19, [sp, #48]
  405d9c:	mov	x20, x0
  405da0:	stp	x24, x23, [sp, #16]
  405da4:	stp	x22, x21, [sp, #32]
  405da8:	mov	x29, sp
  405dac:	cbz	x1, 405de0 <ferror@plt+0x3660>
  405db0:	mov	x0, x1
  405db4:	mov	x19, x1
  405db8:	bl	4021c0 <strlen@plt>
  405dbc:	mov	x21, x0
  405dc0:	cbz	x20, 405dec <ferror@plt+0x366c>
  405dc4:	mov	x0, x20
  405dc8:	bl	4021c0 <strlen@plt>
  405dcc:	mvn	x8, x0
  405dd0:	cmp	x21, x8
  405dd4:	b.ls	405e08 <ferror@plt+0x3688>  // b.plast
  405dd8:	mov	x22, xzr
  405ddc:	b	405e44 <ferror@plt+0x36c4>
  405de0:	cbz	x20, 405e5c <ferror@plt+0x36dc>
  405de4:	mov	x0, x20
  405de8:	b	405e64 <ferror@plt+0x36e4>
  405dec:	mov	x0, x19
  405df0:	mov	x1, x21
  405df4:	ldp	x20, x19, [sp, #48]
  405df8:	ldp	x22, x21, [sp, #32]
  405dfc:	ldp	x24, x23, [sp, #16]
  405e00:	ldp	x29, x30, [sp], #64
  405e04:	b	4025d0 <strndup@plt>
  405e08:	add	x24, x0, x21
  405e0c:	mov	x23, x0
  405e10:	add	x0, x24, #0x1
  405e14:	bl	402380 <malloc@plt>
  405e18:	mov	x22, x0
  405e1c:	cbz	x0, 405e44 <ferror@plt+0x36c4>
  405e20:	mov	x0, x22
  405e24:	mov	x1, x20
  405e28:	mov	x2, x23
  405e2c:	bl	402180 <memcpy@plt>
  405e30:	add	x0, x22, x23
  405e34:	mov	x1, x19
  405e38:	mov	x2, x21
  405e3c:	bl	402180 <memcpy@plt>
  405e40:	strb	wzr, [x22, x24]
  405e44:	mov	x0, x22
  405e48:	ldp	x20, x19, [sp, #48]
  405e4c:	ldp	x22, x21, [sp, #32]
  405e50:	ldp	x24, x23, [sp, #16]
  405e54:	ldp	x29, x30, [sp], #64
  405e58:	ret
  405e5c:	adrp	x0, 406000 <ferror@plt+0x3880>
  405e60:	add	x0, x0, #0x7ab
  405e64:	ldp	x20, x19, [sp, #48]
  405e68:	ldp	x22, x21, [sp, #32]
  405e6c:	ldp	x24, x23, [sp, #16]
  405e70:	ldp	x29, x30, [sp], #64
  405e74:	b	402450 <strdup@plt>
  405e78:	sub	sp, sp, #0x140
  405e7c:	stp	x29, x30, [sp, #240]
  405e80:	add	x29, sp, #0xf0
  405e84:	sub	x9, x29, #0x70
  405e88:	mov	x10, sp
  405e8c:	mov	x11, #0xffffffffffffffd0    	// #-48
  405e90:	add	x8, x29, #0x50
  405e94:	movk	x11, #0xff80, lsl #32
  405e98:	add	x9, x9, #0x30
  405e9c:	add	x10, x10, #0x80
  405ea0:	stp	x8, x9, [x29, #-32]
  405ea4:	stp	x10, x11, [x29, #-16]
  405ea8:	stp	x2, x3, [x29, #-112]
  405eac:	stp	x4, x5, [x29, #-96]
  405eb0:	stp	x6, x7, [x29, #-80]
  405eb4:	stp	q1, q2, [sp, #16]
  405eb8:	str	q0, [sp]
  405ebc:	ldp	q0, q1, [x29, #-32]
  405ec0:	stp	x20, x19, [sp, #304]
  405ec4:	mov	x19, x0
  405ec8:	add	x0, x29, #0x18
  405ecc:	sub	x2, x29, #0x40
  405ed0:	str	x28, [sp, #256]
  405ed4:	stp	x24, x23, [sp, #272]
  405ed8:	stp	x22, x21, [sp, #288]
  405edc:	stp	q3, q4, [sp, #48]
  405ee0:	stp	q5, q6, [sp, #80]
  405ee4:	str	q7, [sp, #112]
  405ee8:	stp	q0, q1, [x29, #-64]
  405eec:	bl	4025c0 <vasprintf@plt>
  405ef0:	tbnz	w0, #31, 405f28 <ferror@plt+0x37a8>
  405ef4:	ldr	x21, [x29, #24]
  405ef8:	orr	x8, x19, x21
  405efc:	cbz	x8, 405f30 <ferror@plt+0x37b0>
  405f00:	mov	w22, w0
  405f04:	cbz	x19, 405f44 <ferror@plt+0x37c4>
  405f08:	cbz	x21, 405f58 <ferror@plt+0x37d8>
  405f0c:	mov	x0, x19
  405f10:	bl	4021c0 <strlen@plt>
  405f14:	mvn	x8, x0
  405f18:	cmp	x8, x22
  405f1c:	b.cs	405f60 <ferror@plt+0x37e0>  // b.hs, b.nlast
  405f20:	mov	x20, xzr
  405f24:	b	405f9c <ferror@plt+0x381c>
  405f28:	mov	x20, xzr
  405f2c:	b	405fa4 <ferror@plt+0x3824>
  405f30:	adrp	x0, 406000 <ferror@plt+0x3880>
  405f34:	add	x0, x0, #0x7ab
  405f38:	bl	402450 <strdup@plt>
  405f3c:	mov	x20, x0
  405f40:	b	405f9c <ferror@plt+0x381c>
  405f44:	mov	x0, x21
  405f48:	mov	x1, x22
  405f4c:	bl	4025d0 <strndup@plt>
  405f50:	mov	x20, x0
  405f54:	b	405f9c <ferror@plt+0x381c>
  405f58:	mov	x0, x19
  405f5c:	b	405f38 <ferror@plt+0x37b8>
  405f60:	add	x24, x0, x22
  405f64:	mov	x23, x0
  405f68:	add	x0, x24, #0x1
  405f6c:	bl	402380 <malloc@plt>
  405f70:	mov	x20, x0
  405f74:	cbz	x0, 405f9c <ferror@plt+0x381c>
  405f78:	mov	x0, x20
  405f7c:	mov	x1, x19
  405f80:	mov	x2, x23
  405f84:	bl	402180 <memcpy@plt>
  405f88:	add	x0, x20, x23
  405f8c:	mov	x1, x21
  405f90:	mov	x2, x22
  405f94:	bl	402180 <memcpy@plt>
  405f98:	strb	wzr, [x20, x24]
  405f9c:	ldr	x0, [x29, #24]
  405fa0:	bl	402580 <free@plt>
  405fa4:	mov	x0, x20
  405fa8:	ldp	x20, x19, [sp, #304]
  405fac:	ldp	x22, x21, [sp, #288]
  405fb0:	ldp	x24, x23, [sp, #272]
  405fb4:	ldr	x28, [sp, #256]
  405fb8:	ldp	x29, x30, [sp, #240]
  405fbc:	add	sp, sp, #0x140
  405fc0:	ret
  405fc4:	sub	sp, sp, #0x60
  405fc8:	stp	x29, x30, [sp, #16]
  405fcc:	stp	x26, x25, [sp, #32]
  405fd0:	stp	x24, x23, [sp, #48]
  405fd4:	stp	x22, x21, [sp, #64]
  405fd8:	stp	x20, x19, [sp, #80]
  405fdc:	ldr	x23, [x0]
  405fe0:	add	x29, sp, #0x10
  405fe4:	ldrb	w8, [x23]
  405fe8:	cbz	w8, 406198 <ferror@plt+0x3a18>
  405fec:	mov	x20, x0
  405ff0:	mov	x22, x1
  405ff4:	mov	x0, x23
  405ff8:	mov	x1, x2
  405ffc:	mov	w24, w3
  406000:	mov	x21, x2
  406004:	bl	4025e0 <strspn@plt>
  406008:	add	x19, x23, x0
  40600c:	ldrb	w25, [x19]
  406010:	cbz	x25, 406194 <ferror@plt+0x3a14>
  406014:	cbz	w24, 406098 <ferror@plt+0x3918>
  406018:	cmp	w25, #0x3f
  40601c:	b.hi	4060b4 <ferror@plt+0x3934>  // b.pmore
  406020:	mov	w8, #0x1                   	// #1
  406024:	mov	x9, #0x1                   	// #1
  406028:	lsl	x8, x8, x25
  40602c:	movk	x9, #0x84, lsl #32
  406030:	and	x8, x8, x9
  406034:	cbz	x8, 4060b4 <ferror@plt+0x3934>
  406038:	sturb	w25, [x29, #-4]
  40603c:	sturb	wzr, [x29, #-3]
  406040:	mov	x24, x19
  406044:	ldrb	w9, [x24, #1]!
  406048:	cbz	w9, 406130 <ferror@plt+0x39b0>
  40604c:	add	x10, x0, x23
  406050:	mov	x26, xzr
  406054:	mov	w8, wzr
  406058:	add	x23, x10, #0x2
  40605c:	b	406080 <ferror@plt+0x3900>
  406060:	sxtb	w1, w9
  406064:	sub	x0, x29, #0x4
  406068:	bl	4025f0 <strchr@plt>
  40606c:	cbnz	x0, 406144 <ferror@plt+0x39c4>
  406070:	mov	w8, wzr
  406074:	ldrb	w9, [x23, x26]
  406078:	add	x26, x26, #0x1
  40607c:	cbz	w9, 40612c <ferror@plt+0x39ac>
  406080:	cbnz	w8, 406070 <ferror@plt+0x38f0>
  406084:	and	w8, w9, #0xff
  406088:	cmp	w8, #0x5c
  40608c:	b.ne	406060 <ferror@plt+0x38e0>  // b.any
  406090:	mov	w8, #0x1                   	// #1
  406094:	b	406074 <ferror@plt+0x38f4>
  406098:	mov	x0, x19
  40609c:	mov	x1, x21
  4060a0:	bl	4026c0 <strcspn@plt>
  4060a4:	add	x8, x19, x0
  4060a8:	str	x0, [x22]
  4060ac:	str	x8, [x20]
  4060b0:	b	40619c <ferror@plt+0x3a1c>
  4060b4:	add	x9, x0, x23
  4060b8:	mov	x24, xzr
  4060bc:	mov	w8, wzr
  4060c0:	add	x23, x9, #0x1
  4060c4:	b	4060e8 <ferror@plt+0x3968>
  4060c8:	sxtb	w1, w25
  4060cc:	mov	x0, x21
  4060d0:	bl	4025f0 <strchr@plt>
  4060d4:	cbnz	x0, 40613c <ferror@plt+0x39bc>
  4060d8:	mov	w8, wzr
  4060dc:	ldrb	w25, [x23, x24]
  4060e0:	add	x24, x24, #0x1
  4060e4:	cbz	w25, 406100 <ferror@plt+0x3980>
  4060e8:	cbnz	w8, 4060d8 <ferror@plt+0x3958>
  4060ec:	and	w8, w25, #0xff
  4060f0:	cmp	w8, #0x5c
  4060f4:	b.ne	4060c8 <ferror@plt+0x3948>  // b.any
  4060f8:	mov	w8, #0x1                   	// #1
  4060fc:	b	4060dc <ferror@plt+0x395c>
  406100:	sub	w8, w24, w8
  406104:	sxtw	x8, w8
  406108:	str	x8, [x22]
  40610c:	add	x22, x19, x8
  406110:	ldrsb	w1, [x22]
  406114:	cbz	w1, 406124 <ferror@plt+0x39a4>
  406118:	mov	x0, x21
  40611c:	bl	4025f0 <strchr@plt>
  406120:	cbz	x0, 406194 <ferror@plt+0x3a14>
  406124:	str	x22, [x20]
  406128:	b	40619c <ferror@plt+0x3a1c>
  40612c:	b	406148 <ferror@plt+0x39c8>
  406130:	mov	w8, wzr
  406134:	mov	w26, wzr
  406138:	b	406148 <ferror@plt+0x39c8>
  40613c:	mov	w8, wzr
  406140:	b	406100 <ferror@plt+0x3980>
  406144:	mov	w8, wzr
  406148:	sub	w8, w26, w8
  40614c:	sxtw	x23, w8
  406150:	str	x23, [x22]
  406154:	add	x8, x23, x19
  406158:	ldrb	w8, [x8, #1]
  40615c:	cbz	w8, 406194 <ferror@plt+0x3a14>
  406160:	cmp	w8, w25
  406164:	b.ne	406194 <ferror@plt+0x3a14>  // b.any
  406168:	add	x8, x23, x19
  40616c:	ldrsb	w1, [x8, #2]
  406170:	cbz	w1, 406180 <ferror@plt+0x3a00>
  406174:	mov	x0, x21
  406178:	bl	4025f0 <strchr@plt>
  40617c:	cbz	x0, 406194 <ferror@plt+0x3a14>
  406180:	add	x8, x19, x23
  406184:	add	x8, x8, #0x2
  406188:	str	x8, [x20]
  40618c:	mov	x19, x24
  406190:	b	40619c <ferror@plt+0x3a1c>
  406194:	str	x19, [x20]
  406198:	mov	x19, xzr
  40619c:	mov	x0, x19
  4061a0:	ldp	x20, x19, [sp, #80]
  4061a4:	ldp	x22, x21, [sp, #64]
  4061a8:	ldp	x24, x23, [sp, #48]
  4061ac:	ldp	x26, x25, [sp, #32]
  4061b0:	ldp	x29, x30, [sp, #16]
  4061b4:	add	sp, sp, #0x60
  4061b8:	ret
  4061bc:	stp	x29, x30, [sp, #-32]!
  4061c0:	str	x19, [sp, #16]
  4061c4:	mov	x19, x0
  4061c8:	mov	x29, sp
  4061cc:	mov	x0, x19
  4061d0:	bl	4023e0 <fgetc@plt>
  4061d4:	cmp	w0, #0xa
  4061d8:	b.eq	4061ec <ferror@plt+0x3a6c>  // b.none
  4061dc:	cmn	w0, #0x1
  4061e0:	b.ne	4061cc <ferror@plt+0x3a4c>  // b.any
  4061e4:	mov	w0, #0x1                   	// #1
  4061e8:	b	4061f0 <ferror@plt+0x3a70>
  4061ec:	mov	w0, wzr
  4061f0:	ldr	x19, [sp, #16]
  4061f4:	ldp	x29, x30, [sp], #32
  4061f8:	ret
  4061fc:	nop
  406200:	stp	x29, x30, [sp, #-64]!
  406204:	mov	x29, sp
  406208:	stp	x19, x20, [sp, #16]
  40620c:	adrp	x20, 417000 <ferror@plt+0x14880>
  406210:	add	x20, x20, #0xdd0
  406214:	stp	x21, x22, [sp, #32]
  406218:	adrp	x21, 417000 <ferror@plt+0x14880>
  40621c:	add	x21, x21, #0xdc8
  406220:	sub	x20, x20, x21
  406224:	mov	w22, w0
  406228:	stp	x23, x24, [sp, #48]
  40622c:	mov	x23, x1
  406230:	mov	x24, x2
  406234:	bl	402140 <memcpy@plt-0x40>
  406238:	cmp	xzr, x20, asr #3
  40623c:	b.eq	406268 <ferror@plt+0x3ae8>  // b.none
  406240:	asr	x20, x20, #3
  406244:	mov	x19, #0x0                   	// #0
  406248:	ldr	x3, [x21, x19, lsl #3]
  40624c:	mov	x2, x24
  406250:	add	x19, x19, #0x1
  406254:	mov	x1, x23
  406258:	mov	w0, w22
  40625c:	blr	x3
  406260:	cmp	x20, x19
  406264:	b.ne	406248 <ferror@plt+0x3ac8>  // b.any
  406268:	ldp	x19, x20, [sp, #16]
  40626c:	ldp	x21, x22, [sp, #32]
  406270:	ldp	x23, x24, [sp, #48]
  406274:	ldp	x29, x30, [sp], #64
  406278:	ret
  40627c:	nop
  406280:	ret
  406284:	nop
  406288:	adrp	x2, 418000 <ferror@plt+0x15880>
  40628c:	mov	x1, #0x0                   	// #0
  406290:	ldr	x2, [x2, #784]
  406294:	b	4022d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000406298 <.fini>:
  406298:	stp	x29, x30, [sp, #-16]!
  40629c:	mov	x29, sp
  4062a0:	ldp	x29, x30, [sp], #16
  4062a4:	ret
