From b10bee7fb0a9077b3100fe9a156dff60dbd6fdac Mon Sep 17 00:00:00 2001
From: shengfei Xu <xsf@rock-chips.com>
Date: Mon, 21 Aug 2017 15:05:36 +0800
Subject: [PATCH] ARM: dts: rockchip: fix i2c base address error for rk312x

Change-Id: I06890c7a050b71a6bf1aca7692d9b3f1dd219332
Signed-off-by: shengfei Xu <xsf@rock-chips.com>
---
 arch/arm/boot/dts/rk312x.dtsi | 16 ++++++++--------
 1 file changed, 8 insertions(+), 8 deletions(-)

diff --git a/arch/arm/boot/dts/rk312x.dtsi b/arch/arm/boot/dts/rk312x.dtsi
index 234deda5e853..339b6bc1c547 100644
--- a/arch/arm/boot/dts/rk312x.dtsi
+++ b/arch/arm/boot/dts/rk312x.dtsi
@@ -264,9 +264,9 @@
 		status = "disabled";
 	};
 
-	i2c1: i2c@20054000 {
+	i2c1: i2c@20056000 {
 		compatible = "rockchip,rk3288-i2c";
-		reg = <0x20054000 0x1000>;
+		reg = <0x20056000 0x1000>;
 		interrupts = <GIC_SPI 25 IRQ_TYPE_LEVEL_HIGH>;
 		#address-cells = <1>;
 		#size-cells = <0>;
@@ -277,9 +277,9 @@
 		status = "disabled";
 	};
 
-	i2c2: i2c@20058000 {
+	i2c2: i2c@2005a000 {
 		compatible = "rockchip,rk3288-i2c";
-		reg = <0x20058000 0x1000>;
+		reg = <0x2005a000 0x1000>;
 		interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
 		#address-cells = <1>;
 		#size-cells = <0>;
@@ -290,9 +290,9 @@
 		status = "disabled";
 	};
 
-	i2c3: i2c@2005c000 {
+	i2c3: i2c@2005e000 {
 		compatible = "rockchip,rk3288-i2c";
-		reg = <0x2005c000 0x1000>;
+		reg = <0x2005e000 0x1000>;
 		interrupts = <GIC_SPI 27 IRQ_TYPE_LEVEL_HIGH>;
 		#address-cells = <1>;
 		#size-cells = <0>;
@@ -357,9 +357,9 @@
 		status = "disabled";
 	};
 
-	i2c0: i2c@20070000 {
+	i2c0: i2c@20072000 {
 		compatible = "rockchip,rk3288-i2c";
-		reg = <0x20070000 0x1000>;
+		reg = <0x20072000 0x1000>;
 		interrupts = <GIC_SPI 24 IRQ_TYPE_LEVEL_HIGH>;
 		#address-cells = <1>;
 		#size-cells = <0>;
-- 
2.35.3

