Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 23 19:47:10 2018
| Host         : Monsoon-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: enable (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: _5MHz_to_10Hz/clk_10Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: _5MHz_to_1kHz/clk_1kHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 49 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.304        0.000                      0                   62        0.263        0.000                      0                   62        3.000        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      195.304        0.000                      0                   62        0.263        0.000                      0                   62       13.360        0.000                       0                    64  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.304ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.304ns  (required time - arrival time)
  Source:                 _5MHz_to_10Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_10Hz/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 2.475ns (55.874%)  route 1.955ns (44.126%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.725    -0.815    _5MHz_to_10Hz/CLK
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  _5MHz_to_10Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           0.985     0.589    _5MHz_to_10Hz/cnt_reg_n_0_[1]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.401 r  _5MHz_to_10Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.401    _5MHz_to_10Hz/cnt0_carry_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.518 r  _5MHz_to_10Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.518    _5MHz_to_10Hz/cnt0_carry__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.635 r  _5MHz_to_10Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.635    _5MHz_to_10Hz/cnt0_carry__1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.752 r  _5MHz_to_10Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.752    _5MHz_to_10Hz/cnt0_carry__2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.869 r  _5MHz_to_10Hz/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.869    _5MHz_to_10Hz/cnt0_carry__3_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.986 r  _5MHz_to_10Hz/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.986    _5MHz_to_10Hz/cnt0_carry__4_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.103 r  _5MHz_to_10Hz/cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.103    _5MHz_to_10Hz/cnt0_carry__5_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.322 r  _5MHz_to_10Hz/cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.970     3.292    _5MHz_to_10Hz/cnt0_carry__6_n_7
    SLICE_X3Y98          LUT4 (Prop_lut4_I3_O)        0.323     3.615 r  _5MHz_to_10Hz/cnt[29]_i_1__0/O
                         net (fo=1, routed)           0.000     3.615    _5MHz_to_10Hz/cnt[29]
    SLICE_X3Y98          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.606   198.586    _5MHz_to_10Hz/CLK
    SLICE_X3Y98          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[29]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X3Y98          FDCE (Setup_fdce_C_D)        0.075   198.919    _5MHz_to_10Hz/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        198.919    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                195.304    

Slack (MET) :             195.508ns  (required time - arrival time)
  Source:                 _5MHz_to_1kHz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1kHz/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 2.241ns (53.056%)  route 1.983ns (46.944%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 198.583 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.724    -0.816    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y93          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_fdce_C_Q)         0.419    -0.397 r  _5MHz_to_1kHz/cnt_reg[1]/Q
                         net (fo=2, routed)           0.852     0.456    _5MHz_to_1kHz/cnt_reg_n_0_[1]
    SLICE_X6Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.268 r  _5MHz_to_1kHz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.268    _5MHz_to_1kHz/cnt0_carry_n_0
    SLICE_X6Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.385 r  _5MHz_to_1kHz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.385    _5MHz_to_1kHz/cnt0_carry__0_n_0
    SLICE_X6Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.502 r  _5MHz_to_1kHz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.502    _5MHz_to_1kHz/cnt0_carry__1_n_0
    SLICE_X6Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.619 r  _5MHz_to_1kHz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.619    _5MHz_to_1kHz/cnt0_carry__2_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.736 r  _5MHz_to_1kHz/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.736    _5MHz_to_1kHz/cnt0_carry__3_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.955 r  _5MHz_to_1kHz/cnt0_carry__4/O[0]
                         net (fo=1, routed)           1.130     3.085    _5MHz_to_1kHz/data0[21]
    SLICE_X7Y96          LUT4 (Prop_lut4_I3_O)        0.323     3.408 r  _5MHz_to_1kHz/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     3.408    _5MHz_to_1kHz/cnt[21]
    SLICE_X7Y96          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.603   198.583    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y96          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[21]/C
                         clock pessimism              0.576   199.159    
                         clock uncertainty           -0.318   198.842    
    SLICE_X7Y96          FDCE (Setup_fdce_C_D)        0.075   198.917    _5MHz_to_1kHz/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.917    
                         arrival time                          -3.408    
  -------------------------------------------------------------------
                         slack                                195.508    

Slack (MET) :             195.537ns  (required time - arrival time)
  Source:                 _5MHz_to_10Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_10Hz/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 2.241ns (53.413%)  route 1.955ns (46.587%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.725    -0.815    _5MHz_to_10Hz/CLK
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  _5MHz_to_10Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           0.985     0.589    _5MHz_to_10Hz/cnt_reg_n_0_[1]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.401 r  _5MHz_to_10Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.401    _5MHz_to_10Hz/cnt0_carry_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.518 r  _5MHz_to_10Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.518    _5MHz_to_10Hz/cnt0_carry__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.635 r  _5MHz_to_10Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.635    _5MHz_to_10Hz/cnt0_carry__1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.752 r  _5MHz_to_10Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.752    _5MHz_to_10Hz/cnt0_carry__2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.869 r  _5MHz_to_10Hz/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.869    _5MHz_to_10Hz/cnt0_carry__3_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.088 r  _5MHz_to_10Hz/cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.970     3.058    _5MHz_to_10Hz/cnt0_carry__4_n_7
    SLICE_X3Y96          LUT4 (Prop_lut4_I3_O)        0.323     3.381 r  _5MHz_to_10Hz/cnt[21]_i_1__0/O
                         net (fo=1, routed)           0.000     3.381    _5MHz_to_10Hz/cnt[21]
    SLICE_X3Y96          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.605   198.585    _5MHz_to_10Hz/CLK
    SLICE_X3Y96          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[21]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y96          FDCE (Setup_fdce_C_D)        0.075   198.918    _5MHz_to_10Hz/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.918    
                         arrival time                          -3.381    
  -------------------------------------------------------------------
                         slack                                195.537    

Slack (MET) :             195.624ns  (required time - arrival time)
  Source:                 _5MHz_to_10Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_10Hz/cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 2.466ns (60.014%)  route 1.643ns (39.986%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.725    -0.815    _5MHz_to_10Hz/CLK
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  _5MHz_to_10Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           0.985     0.589    _5MHz_to_10Hz/cnt_reg_n_0_[1]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.401 r  _5MHz_to_10Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.401    _5MHz_to_10Hz/cnt0_carry_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.518 r  _5MHz_to_10Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.518    _5MHz_to_10Hz/cnt0_carry__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.635 r  _5MHz_to_10Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.635    _5MHz_to_10Hz/cnt0_carry__1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.752 r  _5MHz_to_10Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.752    _5MHz_to_10Hz/cnt0_carry__2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.869 r  _5MHz_to_10Hz/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.869    _5MHz_to_10Hz/cnt0_carry__3_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.986 r  _5MHz_to_10Hz/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.986    _5MHz_to_10Hz/cnt0_carry__4_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.301 r  _5MHz_to_10Hz/cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.658     2.959    _5MHz_to_10Hz/cnt0_carry__5_n_4
    SLICE_X3Y98          LUT4 (Prop_lut4_I3_O)        0.335     3.294 r  _5MHz_to_10Hz/cnt[28]_i_1__0/O
                         net (fo=1, routed)           0.000     3.294    _5MHz_to_10Hz/cnt[28]
    SLICE_X3Y98          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.606   198.586    _5MHz_to_10Hz/CLK
    SLICE_X3Y98          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[28]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X3Y98          FDCE (Setup_fdce_C_D)        0.075   198.919    _5MHz_to_10Hz/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                        198.919    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                195.624    

Slack (MET) :             195.626ns  (required time - arrival time)
  Source:                 _5MHz_to_10Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_10Hz/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 2.356ns (57.358%)  route 1.752ns (42.642%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.725    -0.815    _5MHz_to_10Hz/CLK
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  _5MHz_to_10Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           0.985     0.589    _5MHz_to_10Hz/cnt_reg_n_0_[1]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     1.401 r  _5MHz_to_10Hz/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.401    _5MHz_to_10Hz/cnt0_carry_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.518 r  _5MHz_to_10Hz/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.518    _5MHz_to_10Hz/cnt0_carry__0_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.635 r  _5MHz_to_10Hz/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.635    _5MHz_to_10Hz/cnt0_carry__1_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.752 r  _5MHz_to_10Hz/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.752    _5MHz_to_10Hz/cnt0_carry__2_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.869 r  _5MHz_to_10Hz/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.869    _5MHz_to_10Hz/cnt0_carry__3_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.986 r  _5MHz_to_10Hz/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.986    _5MHz_to_10Hz/cnt0_carry__4_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.205 r  _5MHz_to_10Hz/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.767     2.972    _5MHz_to_10Hz/cnt0_carry__5_n_7
    SLICE_X3Y97          LUT4 (Prop_lut4_I3_O)        0.321     3.293 r  _5MHz_to_10Hz/cnt[25]_i_1__0/O
                         net (fo=1, routed)           0.000     3.293    _5MHz_to_10Hz/cnt[25]
    SLICE_X3Y97          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.606   198.586    _5MHz_to_10Hz/CLK
    SLICE_X3Y97          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[25]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X3Y97          FDCE (Setup_fdce_C_D)        0.075   198.919    _5MHz_to_10Hz/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                        198.919    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                                195.626    

Slack (MET) :             195.628ns  (required time - arrival time)
  Source:                 _5MHz_to_1kHz/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1kHz/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 0.964ns (23.738%)  route 3.097ns (76.262%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.724    -0.816    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y93          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_fdce_C_Q)         0.419    -0.397 f  _5MHz_to_1kHz/cnt_reg[8]/Q
                         net (fo=2, routed)           0.690     0.293    _5MHz_to_1kHz/cnt_reg_n_0_[8]
    SLICE_X7Y93          LUT4 (Prop_lut4_I2_O)        0.297     0.590 r  _5MHz_to_1kHz/cnt[29]_i_8/O
                         net (fo=1, routed)           0.505     1.095    _5MHz_to_1kHz/cnt[29]_i_8_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I4_O)        0.124     1.219 r  _5MHz_to_1kHz/cnt[29]_i_4/O
                         net (fo=30, routed)          1.903     3.121    _5MHz_to_1kHz/cnt[29]_i_4_n_0
    SLICE_X7Y98          LUT4 (Prop_lut4_I1_O)        0.124     3.245 r  _5MHz_to_1kHz/cnt[26]_i_1/O
                         net (fo=1, routed)           0.000     3.245    _5MHz_to_1kHz/cnt[26]
    SLICE_X7Y98          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.604   198.584    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y98          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[26]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X7Y98          FDCE (Setup_fdce_C_D)        0.031   198.874    _5MHz_to_1kHz/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                        198.874    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                195.628    

Slack (MET) :             195.632ns  (required time - arrival time)
  Source:                 _5MHz_to_1kHz/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1kHz/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 0.966ns (23.829%)  route 3.088ns (76.171%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.725    -0.815    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y98          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  _5MHz_to_1kHz/cnt_reg[27]/Q
                         net (fo=2, routed)           0.888     0.493    _5MHz_to_1kHz/cnt_reg_n_0_[27]
    SLICE_X7Y98          LUT6 (Prop_lut6_I3_O)        0.299     0.792 r  _5MHz_to_1kHz/cnt[29]_i_7/O
                         net (fo=1, routed)           0.641     1.433    _5MHz_to_1kHz/cnt[29]_i_7_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.557 r  _5MHz_to_1kHz/cnt[29]_i_3/O
                         net (fo=30, routed)          1.558     3.115    _5MHz_to_1kHz/cnt[29]_i_3_n_0
    SLICE_X7Y92          LUT4 (Prop_lut4_I0_O)        0.124     3.239 r  _5MHz_to_1kHz/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     3.239    _5MHz_to_1kHz/cnt[4]
    SLICE_X7Y92          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.602   198.582    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y92          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[4]/C
                         clock pessimism              0.576   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X7Y92          FDCE (Setup_fdce_C_D)        0.031   198.872    _5MHz_to_1kHz/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        198.872    
                         arrival time                          -3.239    
  -------------------------------------------------------------------
                         slack                                195.632    

Slack (MET) :             195.642ns  (required time - arrival time)
  Source:                 _5MHz_to_1kHz/cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1kHz/cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 0.994ns (24.297%)  route 3.097ns (75.703%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 198.584 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.724    -0.816    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y93          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_fdce_C_Q)         0.419    -0.397 f  _5MHz_to_1kHz/cnt_reg[8]/Q
                         net (fo=2, routed)           0.690     0.293    _5MHz_to_1kHz/cnt_reg_n_0_[8]
    SLICE_X7Y93          LUT4 (Prop_lut4_I2_O)        0.297     0.590 r  _5MHz_to_1kHz/cnt[29]_i_8/O
                         net (fo=1, routed)           0.505     1.095    _5MHz_to_1kHz/cnt[29]_i_8_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I4_O)        0.124     1.219 r  _5MHz_to_1kHz/cnt[29]_i_4/O
                         net (fo=30, routed)          1.903     3.121    _5MHz_to_1kHz/cnt[29]_i_4_n_0
    SLICE_X7Y98          LUT4 (Prop_lut4_I1_O)        0.154     3.275 r  _5MHz_to_1kHz/cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     3.275    _5MHz_to_1kHz/cnt[29]
    SLICE_X7Y98          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.604   198.584    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y98          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[29]/C
                         clock pessimism              0.576   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X7Y98          FDCE (Setup_fdce_C_D)        0.075   198.918    _5MHz_to_1kHz/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                        198.918    
                         arrival time                          -3.275    
  -------------------------------------------------------------------
                         slack                                195.642    

Slack (MET) :             195.648ns  (required time - arrival time)
  Source:                 _5MHz_to_1kHz/cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1kHz/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 0.994ns (24.351%)  route 3.088ns (75.649%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 198.582 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.725    -0.815    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y98          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  _5MHz_to_1kHz/cnt_reg[27]/Q
                         net (fo=2, routed)           0.888     0.493    _5MHz_to_1kHz/cnt_reg_n_0_[27]
    SLICE_X7Y98          LUT6 (Prop_lut6_I3_O)        0.299     0.792 r  _5MHz_to_1kHz/cnt[29]_i_7/O
                         net (fo=1, routed)           0.641     1.433    _5MHz_to_1kHz/cnt[29]_i_7_n_0
    SLICE_X7Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.557 r  _5MHz_to_1kHz/cnt[29]_i_3/O
                         net (fo=30, routed)          1.558     3.115    _5MHz_to_1kHz/cnt[29]_i_3_n_0
    SLICE_X7Y92          LUT4 (Prop_lut4_I0_O)        0.152     3.267 r  _5MHz_to_1kHz/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     3.267    _5MHz_to_1kHz/cnt[5]
    SLICE_X7Y92          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.602   198.582    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y92          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[5]/C
                         clock pessimism              0.576   199.158    
                         clock uncertainty           -0.318   198.841    
    SLICE_X7Y92          FDCE (Setup_fdce_C_D)        0.075   198.916    _5MHz_to_1kHz/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        198.916    
                         arrival time                          -3.267    
  -------------------------------------------------------------------
                         slack                                195.648    

Slack (MET) :             195.654ns  (required time - arrival time)
  Source:                 _5MHz_to_10Hz/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_10Hz/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.035ns  (logic 0.966ns (23.941%)  route 3.069ns (76.060%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 198.585 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.725    -0.815    _5MHz_to_10Hz/CLK
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.419    -0.396 r  _5MHz_to_10Hz/cnt_reg[1]/Q
                         net (fo=2, routed)           1.095     0.699    _5MHz_to_10Hz/cnt_reg_n_0_[1]
    SLICE_X3Y98          LUT6 (Prop_lut6_I4_O)        0.299     0.998 r  _5MHz_to_10Hz/cnt[29]_i_6__0/O
                         net (fo=1, routed)           0.800     1.798    _5MHz_to_10Hz/cnt[29]_i_6__0_n_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I5_O)        0.124     1.922 r  _5MHz_to_10Hz/cnt[29]_i_2/O
                         net (fo=30, routed)          1.174     3.096    _5MHz_to_10Hz/cnt[29]_i_2_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I0_O)        0.124     3.220 r  _5MHz_to_10Hz/cnt[7]_i_1__0/O
                         net (fo=1, routed)           0.000     3.220    _5MHz_to_10Hz/cnt[7]
    SLICE_X3Y93          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          1.605   198.585    _5MHz_to_10Hz/CLK
    SLICE_X3Y93          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[7]/C
                         clock pessimism              0.575   199.160    
                         clock uncertainty           -0.318   198.843    
    SLICE_X3Y93          FDCE (Setup_fdce_C_D)        0.032   198.875    _5MHz_to_10Hz/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        198.875    
                         arrival time                          -3.220    
  -------------------------------------------------------------------
                         slack                                195.654    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 _5MHz_to_1kHz/clk_1kHz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1kHz/clk_1kHz_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.603    -0.561    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y93          FDCE                                         r  _5MHz_to_1kHz/clk_1kHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  _5MHz_to_1kHz/clk_1kHz_reg/Q
                         net (fo=3, routed)           0.168    -0.252    _5MHz_to_1kHz/CLK
    SLICE_X7Y93          LUT4 (Prop_lut4_I3_O)        0.045    -0.207 r  _5MHz_to_1kHz/clk_1kHz_i_1/O
                         net (fo=1, routed)           0.000    -0.207    _5MHz_to_1kHz/clk_1kHz_i_1_n_0
    SLICE_X7Y93          FDCE                                         r  _5MHz_to_1kHz/clk_1kHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.874    -0.799    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y93          FDCE                                         r  _5MHz_to_1kHz/clk_1kHz_reg/C
                         clock pessimism              0.238    -0.561    
    SLICE_X7Y93          FDCE (Hold_fdce_C_D)         0.091    -0.470    _5MHz_to_1kHz/clk_1kHz_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 _5MHz_to_1kHz/cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1kHz/cnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.603    -0.561    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y94          FDPE                                         r  _5MHz_to_1kHz/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDPE (Prop_fdpe_C_Q)         0.141    -0.420 f  _5MHz_to_1kHz/cnt_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.252    _5MHz_to_1kHz/cnt_reg_n_0_[0]
    SLICE_X7Y94          LUT1 (Prop_lut1_I0_O)        0.045    -0.207 r  _5MHz_to_1kHz/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    _5MHz_to_1kHz/cnt[0]
    SLICE_X7Y94          FDPE                                         r  _5MHz_to_1kHz/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.874    -0.799    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y94          FDPE                                         r  _5MHz_to_1kHz/cnt_reg[0]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X7Y94          FDPE (Hold_fdpe_C_D)         0.091    -0.470    _5MHz_to_1kHz/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 _5MHz_to_10Hz/cnt_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_10Hz/cnt_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.989%)  route 0.247ns (57.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.604    -0.560    _5MHz_to_10Hz/CLK
    SLICE_X3Y96          FDPE                                         r  _5MHz_to_10Hz/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDPE (Prop_fdpe_C_Q)         0.141    -0.419 f  _5MHz_to_10Hz/cnt_reg[0]/Q
                         net (fo=3, routed)           0.247    -0.173    _5MHz_to_10Hz/cnt_reg_n_0_[0]
    SLICE_X3Y96          LUT1 (Prop_lut1_I0_O)        0.045    -0.128 r  _5MHz_to_10Hz/cnt[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.128    _5MHz_to_10Hz/cnt[0]
    SLICE_X3Y96          FDPE                                         r  _5MHz_to_10Hz/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.877    -0.796    _5MHz_to_10Hz/CLK
    SLICE_X3Y96          FDPE                                         r  _5MHz_to_10Hz/cnt_reg[0]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y96          FDPE (Hold_fdpe_C_D)         0.092    -0.468    _5MHz_to_10Hz/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 _5MHz_to_1kHz/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1kHz/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.277ns (55.931%)  route 0.218ns (44.069%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.603    -0.561    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y94          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.128    -0.433 r  _5MHz_to_1kHz/cnt_reg[13]/Q
                         net (fo=2, routed)           0.101    -0.332    _5MHz_to_1kHz/cnt_reg_n_0_[13]
    SLICE_X7Y94          LUT5 (Prop_lut5_I1_O)        0.098    -0.234 r  _5MHz_to_1kHz/cnt[29]_i_5/O
                         net (fo=30, routed)          0.117    -0.117    _5MHz_to_1kHz/cnt[29]_i_5_n_0
    SLICE_X7Y94          LUT4 (Prop_lut4_I2_O)        0.051    -0.066 r  _5MHz_to_1kHz/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.066    _5MHz_to_1kHz/cnt[12]
    SLICE_X7Y94          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.874    -0.799    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y94          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[12]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.107    -0.454    _5MHz_to_1kHz/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 _5MHz_to_1kHz/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1kHz/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.271ns (55.391%)  route 0.218ns (44.609%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.603    -0.561    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y94          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.128    -0.433 r  _5MHz_to_1kHz/cnt_reg[13]/Q
                         net (fo=2, routed)           0.101    -0.332    _5MHz_to_1kHz/cnt_reg_n_0_[13]
    SLICE_X7Y94          LUT5 (Prop_lut5_I1_O)        0.098    -0.234 r  _5MHz_to_1kHz/cnt[29]_i_5/O
                         net (fo=30, routed)          0.117    -0.117    _5MHz_to_1kHz/cnt[29]_i_5_n_0
    SLICE_X7Y94          LUT4 (Prop_lut4_I2_O)        0.045    -0.072 r  _5MHz_to_1kHz/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    _5MHz_to_1kHz/cnt[11]
    SLICE_X7Y94          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.874    -0.799    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y94          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[11]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X7Y94          FDCE (Hold_fdce_C_D)         0.092    -0.469    _5MHz_to_1kHz/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 _5MHz_to_10Hz/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_10Hz/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.277ns (54.721%)  route 0.229ns (45.279%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.604    -0.560    _5MHz_to_10Hz/CLK
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.128    -0.432 r  _5MHz_to_10Hz/cnt_reg[13]/Q
                         net (fo=2, routed)           0.101    -0.331    _5MHz_to_10Hz/cnt_reg_n_0_[13]
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.098    -0.233 r  _5MHz_to_10Hz/cnt[29]_i_4__0/O
                         net (fo=30, routed)          0.128    -0.105    _5MHz_to_10Hz/cnt[29]_i_4__0_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I2_O)        0.051    -0.054 r  _5MHz_to_10Hz/cnt[12]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.054    _5MHz_to_10Hz/cnt[12]
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.877    -0.796    _5MHz_to_10Hz/CLK
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[12]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.107    -0.453    _5MHz_to_10Hz/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 _5MHz_to_10Hz/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_10Hz/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.271ns (54.178%)  route 0.229ns (45.822%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.604    -0.560    _5MHz_to_10Hz/CLK
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.128    -0.432 r  _5MHz_to_10Hz/cnt_reg[13]/Q
                         net (fo=2, routed)           0.101    -0.331    _5MHz_to_10Hz/cnt_reg_n_0_[13]
    SLICE_X3Y94          LUT5 (Prop_lut5_I0_O)        0.098    -0.233 r  _5MHz_to_10Hz/cnt[29]_i_4__0/O
                         net (fo=30, routed)          0.128    -0.105    _5MHz_to_10Hz/cnt[29]_i_4__0_n_0
    SLICE_X3Y94          LUT4 (Prop_lut4_I2_O)        0.045    -0.060 r  _5MHz_to_10Hz/cnt[11]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.060    _5MHz_to_10Hz/cnt[11]
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.877    -0.796    _5MHz_to_10Hz/CLK
    SLICE_X3Y94          FDCE                                         r  _5MHz_to_10Hz/cnt_reg[11]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y94          FDCE (Hold_fdce_C_D)         0.092    -0.468    _5MHz_to_10Hz/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 _5MHz_to_1kHz/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1kHz/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.274ns (48.985%)  route 0.285ns (51.015%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.602    -0.562    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y92          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDCE (Prop_fdce_C_Q)         0.128    -0.434 r  _5MHz_to_1kHz/cnt_reg[5]/Q
                         net (fo=2, routed)           0.101    -0.333    _5MHz_to_1kHz/cnt_reg_n_0_[5]
    SLICE_X7Y92          LUT5 (Prop_lut5_I1_O)        0.098    -0.235 r  _5MHz_to_1kHz/cnt[29]_i_4/O
                         net (fo=30, routed)          0.184    -0.051    _5MHz_to_1kHz/cnt[29]_i_4_n_0
    SLICE_X7Y92          LUT4 (Prop_lut4_I1_O)        0.048    -0.003 r  _5MHz_to_1kHz/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.003    _5MHz_to_1kHz/cnt[3]
    SLICE_X7Y92          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.873    -0.800    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y92          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[3]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X7Y92          FDCE (Hold_fdce_C_D)         0.107    -0.455    _5MHz_to_1kHz/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 _5MHz_to_1kHz/cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1kHz/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.277ns (48.066%)  route 0.299ns (51.934%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.603    -0.561    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y94          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDCE (Prop_fdce_C_Q)         0.128    -0.433 r  _5MHz_to_1kHz/cnt_reg[13]/Q
                         net (fo=2, routed)           0.101    -0.332    _5MHz_to_1kHz/cnt_reg_n_0_[13]
    SLICE_X7Y94          LUT5 (Prop_lut5_I1_O)        0.098    -0.234 r  _5MHz_to_1kHz/cnt[29]_i_5/O
                         net (fo=30, routed)          0.198    -0.036    _5MHz_to_1kHz/cnt[29]_i_5_n_0
    SLICE_X7Y93          LUT4 (Prop_lut4_I2_O)        0.051     0.015 r  _5MHz_to_1kHz/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.015    _5MHz_to_1kHz/cnt[8]
    SLICE_X7Y93          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.874    -0.799    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y93          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[8]/C
                         clock pessimism              0.254    -0.545    
    SLICE_X7Y93          FDCE (Hold_fdce_C_D)         0.107    -0.438    _5MHz_to_1kHz/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 _5MHz_to_1kHz/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            _5MHz_to_1kHz/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.275ns (48.988%)  route 0.286ns (51.012%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.602    -0.562    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y92          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDCE (Prop_fdce_C_Q)         0.128    -0.434 r  _5MHz_to_1kHz/cnt_reg[5]/Q
                         net (fo=2, routed)           0.101    -0.333    _5MHz_to_1kHz/cnt_reg_n_0_[5]
    SLICE_X7Y92          LUT5 (Prop_lut5_I1_O)        0.098    -0.235 r  _5MHz_to_1kHz/cnt[29]_i_4/O
                         net (fo=30, routed)          0.185    -0.050    _5MHz_to_1kHz/cnt[29]_i_4_n_0
    SLICE_X7Y92          LUT4 (Prop_lut4_I1_O)        0.049    -0.001 r  _5MHz_to_1kHz/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.001    _5MHz_to_1kHz/cnt[5]
    SLICE_X7Y92          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    _100MHz_to_5MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  _100MHz_to_5MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    _100MHz_to_5MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    _100MHz_to_5MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  _100MHz_to_5MHz/inst/clkout1_buf/O
                         net (fo=62, routed)          0.873    -0.800    _5MHz_to_1kHz/bbstub_clk_out1
    SLICE_X7Y92          FDCE                                         r  _5MHz_to_1kHz/cnt_reg[5]/C
                         clock pessimism              0.238    -0.562    
    SLICE_X7Y92          FDCE (Hold_fdce_C_D)         0.107    -0.455    _5MHz_to_1kHz/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.454    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   _100MHz_to_5MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y94      _5MHz_to_10Hz/clk_10Hz_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y95      _5MHz_to_10Hz/cnt_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y95      _5MHz_to_10Hz/cnt_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y95      _5MHz_to_10Hz/cnt_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y95      _5MHz_to_10Hz/cnt_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y96      _5MHz_to_10Hz/cnt_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y96      _5MHz_to_10Hz/cnt_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y94      _5MHz_to_10Hz/cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y97      _5MHz_to_10Hz/cnt_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y97      _5MHz_to_10Hz/cnt_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y97      _5MHz_to_10Hz/cnt_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y97      _5MHz_to_10Hz/cnt_reg[25]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y98      _5MHz_to_10Hz/cnt_reg[26]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y98      _5MHz_to_10Hz/cnt_reg[27]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y98      _5MHz_to_10Hz/cnt_reg[28]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y98      _5MHz_to_10Hz/cnt_reg[29]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y93      _5MHz_to_1kHz/clk_1kHz_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X7Y94      _5MHz_to_1kHz/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y94      _5MHz_to_10Hz/clk_10Hz_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y94      _5MHz_to_10Hz/clk_10Hz_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y95      _5MHz_to_10Hz/cnt_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y95      _5MHz_to_10Hz/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y95      _5MHz_to_10Hz/cnt_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y95      _5MHz_to_10Hz/cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y95      _5MHz_to_10Hz/cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y95      _5MHz_to_10Hz/cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y95      _5MHz_to_10Hz/cnt_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X3Y95      _5MHz_to_10Hz/cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   _100MHz_to_5MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  _100MHz_to_5MHz/inst/mmcm_adv_inst/CLKFBOUT



