# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../P1_Entrega.srcs/sources_1/imports/P1/adder.vhd" \
"../../../../P1_Entrega.srcs/sim_1/imports/P1/tb_adder4b.vhd" \

# Do not sort compile order
nosort
