<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="mul_mec_matrix" solutionName="solution1" date="2021-12-14T19:07:38.475-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'mul_mec_matrix_Pipeline_XCL_WG_DIM_X_L' (loop 'XCL_WG_DIM_X_L'): Unable to schedule bus request operation ('empty_34', mul_mec_matrix/mul_mec_matrix.cl:24) on port 'gmem' (mul_mec_matrix/mul_mec_matrix.cl:24) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html" projectName="mul_mec_matrix" solutionName="solution1" date="2021-12-14T19:07:36.693-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'XCL_WG_DIM_Y' in function 'mul_mec_matrix' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html" projectName="mul_mec_matrix" solutionName="solution1" date="2021-12-14T19:07:36.474-0500" type="Warning"/>
        <logs message="WARNING: [HLS 207-5301] unused parameter 'nk': mul_mec_matrix/mul_mec_matrix.cl:9:26" projectName="mul_mec_matrix" solutionName="solution1" date="2021-12-14T19:07:32.500-0500" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
