Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/ALU32_TF_isim_beh.exe -prj C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/ALU32_TF_beh.prj work.ALU32_TF work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/ALU32_TF.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Parsing VHDL file "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/ALU_32Bit.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:909 - "C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/ALU32_TF.v" Line 38: Binding vhdl entity alu_32bit_default does not have port Jump_out
Completed static elaboration
Compiling module ALU32_TF
Compiling module glbl
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_signed
Compiling architecture behavioral of entity ALU_32BIT [alu_32bit_default]
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Compiled 2 Verilog Units
Built simulation executable C:/Users/David/Desktop/MIPS_Processor_ISEProjectFolder/ALU32_TF_isim_beh.exe
Fuse Memory Usage: 36404 KB
Fuse CPU Usage: 1156 ms
