Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : /ncsu/cadence2012/edi/tools/lib/libstdc++.so.6: version `GLIBCXX_3.4.9' not found (required by /ncsu/cadence2012/oa/lib/linux_rhel40_gcc44x_32/opt/liboaPlugIn.so)

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.

*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.11-s084_1 (32bit) 04/26/2010 12:41 (Linux 2.6)
@(#)CDS: NanoRoute v09.11-s008 NR100226-1806/USR63-UB (database version 2.30, 93.1.1) {superthreading v1.14}
@(#)CDS: CeltIC v09.11-s011_1 (32bit) 03/04/2010 09:23:40 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.11-s016_1 (32bit) Apr  8 2010 03:34:50 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CPE v09.11-s023
--- Starting "Encounter v09.11-s084_1" on Mon Mar 24 21:36:42 2014 (mem=46.5M) ---
--- Running on e3-2108-150-l.eos.ncsu.edu (x86_64 w/Linux 2.6.32-431.5.1.el6.x86_64) ---
This version was compiled on Mon Apr 26 12:41:13 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Sourcing tcl/tk file "run_route.tcl" ...
Restoring design ./xbar_placed.enc
Reading config file - ./xbar_placed.enc.dat/xbar.conf

Loading Lef file /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/ghuang2/gitrepo/hw06/p2/xbar/pr/../../../../../../../../../../research/ece/wdavis/tech/nangate/NangateOpenCellLibrary_PDKv1_3_v2009_07/lef/NangateOpenCellLibrary.lef...
Set DBUPerIGU to M2 pitch 380.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Mon Mar 24 21:36:42 2014
viaInitial ends at Mon Mar 24 21:36:42 2014
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './xbar_placed.enc.dat/xbar.v.gz'

*** Memory Usage v0.159.2.6.2.1 (Current mem = 222.961M, initial mem = 46.484M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=223.0M) ***
Set top cell to xbar.
Reading max timing library '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/ghuang2/gitrepo/hw06/p2/xbar/pr/../../../../../../../../../../research/ece/wdavis/tech/nangate/NangateOpenCellLibrary_PDKv1_3_v2009_07/liberty/NangateOpenCellLibrary_slow_conditional_ecsm.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND2_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND3_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AND4_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI211_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI21_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI221_X4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI222_X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'ZN' of cell 'AOI222_X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 128760) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for hold_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 128786) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for setup_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 128924) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 128941) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for removal_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 129010) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 129027) The sdf_cond statement(s) in the cell DFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for removal_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 134192) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for hold_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 134218) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for setup_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 134356) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 134373) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for removal_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 134442) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 134459) The sdf_cond statement(s) in the cell DFFRS_X2 does not comply with IEEE OVI SDF Standards 3.0 for removal_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 330053) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for hold_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 330079) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for hold_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 330105) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for setup_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 330131) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for setup_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 330177) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 330194) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 330211) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
**WARN: (TECHLIB-9116):	(NangateOpenCellLibrary_slow_conditional_ecsm.lib, block starting at: 330228) The sdf_cond statement(s) in the cell SDFFRS_X1 does not comply with IEEE OVI SDF Standards 3.0 for recovery_rising arcs.  
 read 134 cells in library 'NangateOpenCellLibrary' 
Reading min timing library '/afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/ghuang2/gitrepo/hw06/p2/xbar/pr/../../../../../../../../../../research/ece/wdavis/tech/nangate/NangateOpenCellLibrary_PDKv1_3_v2009_07/liberty/NangateOpenCellLibrary_fast_conditional_ecsm.lib' ...
 read 134 cells in library 'NangateOpenCellLibrary' 
*** End library_loading (cpu=0.05min, mem=22.9M, fe_cpu=0.10min, fe_mem=245.8M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell xbar ...
*** Netlist is unique.
** info: there are 269 modules.
** info: there are 3502 stdCell insts.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 248.543M, initial mem = 46.484M) ***
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
INFO (CTE): constraints read successfully
*** Read timing constraints (cpu=0:00:00.0 mem=249.6M) ***
Total number of combinational cells: 99
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUF_X2 BUF_X1 BUF_X4 BUF_X8 CLKBUF_X1 CLKBUF_X3 CLKBUF_X2
Total number of usable buffers: 7
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X2 INV_X1 INV_X16 INV_X32 INV_X4 INV_X8
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: BUF_X16 BUF_X32
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
Loading preference file ./xbar_placed.enc.dat/enc.pref.tcl ...
Loading mode file ./xbar_placed.enc.dat/xbar.mode ...
Reading floorplan file - ./xbar_placed.enc.dat/xbar.fp.gz (mem = 250.7M).
Set FPlanBox to (0 0 444470 440080)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** End loading floorplan (cpu = 0:00:00.1, mem = 252.0M) ***
loading place ...
*** Checked 2 GNC rules.
*** applyConnectGlobalNets disabled.
Reading placement file - ./xbar_placed.enc.dat/xbar.place.gz.
** Reading stdCellPlacement "./xbar_placed.enc.dat/xbar.place.gz" ...
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=252.2M) ***
Total net length = 1.218e+05 (6.029e+04 6.152e+04) (ext = 5.096e+04)
*** Checked 2 GNC rules.
*** Applying global-net connections...
*** Applied 2 GNC rules (cpu = 0:00:00.0, w/ 0:00:00.0 init)
loading route ...
Reading routing file - ./xbar_placed.enc.dat/xbar.route.gz.
Reading Cadence  routing data (Created by Encounter v09.11-s084_1 on Mon Mar 24 21:36:25 2014 Format: 9.3)...
*** Total 4331 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=252.2M) ***
source ./xbar_placed.enc.dat/xbar_power_constraints.tcl
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Mon Mar 24 21:36:45 2014 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /afs/eos.ncsu.edu/lockers/workspace/ece/ece720/001/ghuang2/gitrepo/hw06/p2/xbar/pr
SPECIAL ROUTE ran on machine: e3-2108-150-l.eos.ncsu.edu (Linux 2.6.32-431.5.1.el6.x86_64 x86_64 2.99Ghz)

Begin option processing ...
(from .sroute_28087.conf) srouteConnectPowerBump set to false
(from .sroute_28087.conf) routeSpecial set to true
(from .sroute_28087.conf) srouteConnectBlockPin set to false
(from .sroute_28087.conf) srouteFollowCorePinEnd set to 3
(from .sroute_28087.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_28087.conf) sroutePadPinAllPorts set to true
(from .sroute_28087.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 450.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 26 used
Read in 3502 components
  3502 core components: 0 unplaced, 3502 placed, 0 fixed
Read in 926 physical pins
  926 physical pins: 0 unplaced, 926 placed, 0 fixed
Read in 926 nets
Read in 2 special nets, 2 routed
Read in 7930 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net VDD does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net VDD does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net VSS does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net VSS does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 202
  Number of Followpin connections: 101
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 463.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 926 io pins ...
 Updating DB with 39 via definition ...

sroute post-processing starts at Mon Mar 24 21:36:46 2014
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Mon Mar 24 21:36:46 2014

sroute post-processing starts at Mon Mar 24 21:36:46 2014
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Mon Mar 24 21:36:46 2014

**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.

sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 4.78 megs
sroute: Total Peak Memory used = 257.16 megs
encounter 1> *INFO: Adding fillers to top-module.
*INFO:   Added 332 filler insts (cell FILLCELL_X32 / prefix FILL).
*INFO:   Added 995 filler insts (cell FILLCELL_X16 / prefix FILL).
*INFO:   Added 1356 filler insts (cell FILLCELL_X8 / prefix FILL).
*INFO:   Added 1841 filler insts (cell FILLCELL_X4 / prefix FILL).
*INFO:   Added 1647 filler insts (cell FILLCELL_X2 / prefix FILL).
*INFO:   Added 1910 filler insts (cell FILLCELL_X1 / prefix FILL).
*INFO: Total 8081 filler insts added - prefix FILL (CPU: 0:00:00.1).
Begin checking placement ...
*info: Placed = 11583
*info: Unplaced = 0
Placement Density:100.00%(19897/19897)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=257.2M) ***

globalDetailRoute

#Start globalDetailRoute on Mon Mar 24 21:36:46 2014
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 257.00 (Mb)
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.140.
#Using automatically generated G-grids.
#
#Data preparation is done on Mon Mar 24 21:36:46 2014
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 24 21:36:47 2014
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       11130      11.68%
#  Metal 2        V       11130      11.33%
#  Metal 3        H       11130       0.00%
#  Metal 4        V       11130      12.24%
#  Metal 5        H       11130      17.54%
#  Metal 6        V       11130      32.15%
#  Metal 7        H       11130       0.00%
#  Metal 8        V       11130       0.00%
#  Metal 9        H       11130       0.06%
#  Metal 10       V       11130       0.03%
#  ------------------------------------------
#  Total                 111300       8.50%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 283.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 283.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 291.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 292.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 292.00 (Mb)
#
#start global routing iteration 5...
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 293.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-3)         (4-6)         (7-9)       (10-12)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      1(0.01%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.01%)
#   Metal 2    395(3.55%)    187(1.68%)     57(0.51%)     10(0.09%)   (5.83%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    396(0.37%)    187(0.18%)     57(0.05%)     10(0.01%)   (0.61%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 12
#
#Complete Global Routing.
#Total wire length = 222836 um.
#Total half perimeter of net bounding box = 125423 um.
#Total wire length on LAYER metal1 = 9107 um.
#Total wire length on LAYER metal2 = 52659 um.
#Total wire length on LAYER metal3 = 66825 um.
#Total wire length on LAYER metal4 = 35584 um.
#Total wire length on LAYER metal5 = 19794 um.
#Total wire length on LAYER metal6 = 22648 um.
#Total wire length on LAYER metal7 = 5331 um.
#Total wire length on LAYER metal8 = 6166 um.
#Total wire length on LAYER metal9 = 2536 um.
#Total wire length on LAYER metal10 = 2185 um.
#Total number of vias = 49462
#Up-Via Summary (total 49462):
#           
#-----------------------
#  Metal 1        18471
#  Metal 2        16976
#  Metal 3         6354
#  Metal 4         3277
#  Metal 5         2386
#  Metal 6          844
#  Metal 7          653
#  Metal 8          323
#  Metal 9          178
#-----------------------
#                 49462 
#
#Max overcon = 12 tracks.
#Total overcon = 0.61%.
#Worst layer Gcell overcon rate = 5.83%.
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 14.00 (Mb)
#Total memory = 293.00 (Mb)
#Peak memory = 314.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 214
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 295.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 4
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 295.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 295.00 (Mb)
#Complete Detail Routing.
#Total wire length = 223307 um.
#Total half perimeter of net bounding box = 125423 um.
#Total wire length on LAYER metal1 = 13906 um.
#Total wire length on LAYER metal2 = 50529 um.
#Total wire length on LAYER metal3 = 62897 um.
#Total wire length on LAYER metal4 = 36338 um.
#Total wire length on LAYER metal5 = 21970 um.
#Total wire length on LAYER metal6 = 22516 um.
#Total wire length on LAYER metal7 = 4528 um.
#Total wire length on LAYER metal8 = 5744 um.
#Total wire length on LAYER metal9 = 2951 um.
#Total wire length on LAYER metal10 = 1928 um.
#Total number of vias = 64410
#Up-Via Summary (total 64410):
#           
#-----------------------
#  Metal 1        20243
#  Metal 2        23767
#  Metal 3        10531
#  Metal 4         4577
#  Metal 5         3165
#  Metal 6         1002
#  Metal 7          696
#  Metal 8          308
#  Metal 9          121
#-----------------------
#                 64410 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:35
#Elapsed time = 00:00:35
#Increased memory = 2.00 (Mb)
#Total memory = 295.00 (Mb)
#Peak memory = 316.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:57
#Elapsed time = 00:00:57
#Increased memory = 37.00 (Mb)
#Total memory = 294.00 (Mb)
#Peak memory = 316.00 (Mb)
#Number of warnings = 2
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 24 21:37:43 2014
#
*info: Setting hold target slack to 0.150
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 294.5M **
#Created 135 library cell signatures
#Created 4331 NETS and 0 SPECIALNETS signatures
#Created 11584 instance signatures
Begin checking placement ...
*info: Placed = 11583
*info: Unplaced = 0
Placement Density:100.00%(19897/19897)
setExtractRCMode -engine postRoute -coupled false
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.1499
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.150
*** CTE mode ***
Deleting the dont_use list
Extraction called for design 'xbar' of instances=11583 and nets=4331 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design xbar.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./xbar_u4OUS0_28087.rcdb.d  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 304.5M)
Creating parasitic data file './xbar_u4OUS0_28087.rcdb.d/header.seq' for storing RC.
Extracted 10.0028% (CPU Time= 0:00:00.1  MEM= 304.5M)
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via1_7' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Extracted 20.0023% (CPU Time= 0:00:00.1  MEM= 304.5M)
Extracted 30.0018% (CPU Time= 0:00:00.2  MEM= 304.5M)
Extracted 40.0029% (CPU Time= 0:00:00.2  MEM= 304.5M)
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via2_5' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Extracted 50.0024% (CPU Time= 0:00:00.3  MEM= 304.5M)
Extracted 60.0019% (CPU Time= 0:00:00.3  MEM= 304.5M)
Extracted 70.0031% (CPU Time= 0:00:00.3  MEM= 304.5M)
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via3_2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Extracted 80.0026% (CPU Time= 0:00:00.4  MEM= 304.5M)
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via4_0' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Extracted 90.0021% (CPU Time= 0:00:00.4  MEM= 304.5M)
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via5_0' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via6_0' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via7_0' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via8_0' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'via9_0' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Extracted 100% (CPU Time= 0:00:00.6  MEM= 304.5M)
Nr. Extracted Resistors     : 126053
Nr. Extracted Ground Cap.   : 129974
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './xbar_u4OUS0_28087.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 304.520M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 312.3M)
Number of Loop : 0
Start delay calculation (mem=312.285M)...
delayCal using detail RC...
Opening parasitic data file './xbar_u4OUS0_28087.rcdb.d/header.seq' for reading.

RC Database In Completed (CPU Time= 0:00:00.1  MEM= 313.3M)
Closing parasitic data file './xbar_u4OUS0_28087.rcdb.d/header.seq'. 4329 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.7 real=0:00:01.0 mem=316.293M 0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 316.3M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.631  |
|           TNS (ns):| -2136.8 |
|    Violating Paths:|   386   |
|          All Paths:|   396   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    141 (141)     |   -0.157   |    141 (141)     |
|   max_tran     |    565 (5768)    |   -6.787   |    565 (5811)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 316.3M **
*info: Start fixing DRV (Mem = 316.29M) ...
*info: Options = -postRoute -maxCap -maxTran -noMaxFanout -sensitivity -backward -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (316.3M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: There are 5 candidate Buffer cells
*info: There are 6 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 1.000000
Start fixing design rules ... (0:00:00.1 316.3M)
Done fixing design rule (0:00:00.2 316.3M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 1.000000 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.2 316.3M)

*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 316.29M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=316.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.631  |
|           TNS (ns):| -2136.8 |
|    Violating Paths:|   386   |
|          All Paths:|   396   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    141 (141)     |   -0.157   |    141 (141)     |
|   max_tran     |    565 (5768)    |   -6.787   |    565 (5811)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 316.3M **
*** Timing NOT met, worst failing slack is -8.631
*** Check timing (0:00:00.0)
*** Timing NOT met, worst failing slack is -8.631
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=316.3M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 100.000%
total 4328 net, 0 ipo_ignored
total 18367 term, 0 ipo_ignored
total 11187 comb inst, 0 fixed, 8081 dont_touch, 0 no_footp
total 396 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 55 footprint(s)
   9 footprint(s) with 0 cell(s)
   5 footprint(s) with 1 cell(s)
  14 footprint(s) with 2 cell(s)
  22 footprint(s) with 3 cell(s)
   2 footprint(s) with 4 cell(s)
   2 footprint(s) with 5 cell(s)
   1 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -8.631ns, TNS = -2136.817ns (cpu=0:00:00.3 mem=318.8M)

Iter 0 ...

Collected 2712 nets for fixing
Evaluate 538(314) resize, Select 42 cand. (cpu=0:00:01.7 mem=319.0M)

Commit 42 cand, 0 upSize, 0 downSize, 42 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.7 mem=319.0M)

Calc. DC (cpu=0:00:01.9 mem=319.1M) ***

Estimated WNS = -7.568ns, TNS = -1508.676ns (cpu=0:00:02.0 mem=319.3M)

Iter 1 ...

Collected 2712 nets for fixing
Evaluate 554(394) resize, Select 84 cand. (cpu=0:00:03.4 mem=319.3M)

Commit 80 cand, 0 upSize, 0 downSize, 80 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:03.4 mem=319.3M)

Calc. DC (cpu=0:00:03.6 mem=319.5M) ***

Estimated WNS = -3.643ns, TNS = -921.935ns (cpu=0:00:03.7 mem=319.5M)

Iter 2 ...

Collected 2712 nets for fixing
Evaluate 750(462) resize, Select 62 cand. (cpu=0:00:05.5 mem=319.5M)

Commit 55 cand, 0 upSize, 0 downSize, 55 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:05.6 mem=319.5M)

Calc. DC (cpu=0:00:05.8 mem=319.5M) ***

Estimated WNS = -2.961ns, TNS = -640.827ns (cpu=0:00:06.0 mem=319.5M)

Iter 3 ...

Collected 2712 nets for fixing
Evaluate 563(411) resize, Select 55 cand. (cpu=0:00:07.4 mem=319.6M)

Commit 32 cand, 0 upSize, 0 downSize, 32 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:07.4 mem=319.6M)

Calc. DC (cpu=0:00:07.4 mem=319.6M) ***

Estimated WNS = -2.961ns, TNS = -640.675ns (cpu=0:00:07.5 mem=319.6M)

Iter 4 ...

Collected 2712 nets for fixing
Evaluate 563(682) resize, Select 28 cand. (cpu=0:00:09.6 mem=319.6M)

Commit 4 cand, 0 upSize, 0 downSize, 4 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:09.6 mem=319.6M)

Calc. DC (cpu=0:00:09.6 mem=319.6M) ***

Estimated WNS = -2.961ns, TNS = -640.653ns (cpu=0:00:09.8 mem=319.6M)

Calc. DC (cpu=0:00:09.8 mem=319.6M) ***
*summary:    213 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 100.000%

*** Finish Post Route Setup Fixing (cpu=0:00:09.8 mem=319.1M) ***

Info: 1 clock net  excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=319.1M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 100.000%
total 4328 net, 0 ipo_ignored
total 18367 term, 0 ipo_ignored
total 11187 comb inst, 0 fixed, 8081 dont_touch, 0 no_footp
total 396 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 55 footprint(s)
   9 footprint(s) with 0 cell(s)
   5 footprint(s) with 1 cell(s)
  14 footprint(s) with 2 cell(s)
  22 footprint(s) with 3 cell(s)
   2 footprint(s) with 4 cell(s)
   2 footprint(s) with 5 cell(s)
   1 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUF_X2) :
  BUF_X1(s) CLKBUF_X1(s) BUF_X2 CLKBUF_X2 CLKBUF_X3
  BUF_X4 BUF_X8


Estimated WNS = -2.961ns, TNS = -640.653ns (cpu=0:00:00.3 mem=319.4M)

Iter 0 ...

Collected 2712 nets for fixing
Evaluate 563(413) resize, Select 20 cand. (cpu=0:00:01.7 mem=319.5M)
Evaluate 21(0) addBuf, Select 0 cand. (cpu=0:00:01.7 mem=319.5M)
Evaluate 0(0) delBuf, Select 0 cand. (cpu=0:00:01.7 mem=319.5M)

Commit 5 cand, 0 upSize, 0 downSize, 5 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:01.7 mem=319.5M)

Calc. DC (cpu=0:00:01.8 mem=319.5M) ***

Estimated WNS = -1.520ns, TNS = -414.556ns (cpu=0:00:02.0 mem=319.5M)

Iter 1 ...

Collected 2712 nets for fixing
Evaluate 750(221) resize, Select 77 cand. (cpu=0:00:04.1 mem=319.5M)
Evaluate 21(0) addBuf, Select 0 cand. (cpu=0:00:04.2 mem=319.5M)
Evaluate 0(0) delBuf, Select 0 cand. (cpu=0:00:04.2 mem=319.5M)

Commit 8 cand, 0 upSize, 0 downSize, 8 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.2 mem=319.5M)

Calc. DC (cpu=0:00:04.2 mem=319.5M) ***

Estimated WNS = -1.520ns, TNS = -410.461ns (cpu=0:00:04.3 mem=319.5M)
*summary:     13 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 100.000%

*** Finish Post Route Setup Fixing (cpu=0:00:04.3 mem=319.5M) ***

*** Timing NOT met, worst failing slack is -1.520
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=319.5M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : off
Del Buffer  : off
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 100.000%
total 4328 net, 0 ipo_ignored
total 18367 term, 0 ipo_ignored
total 11187 comb inst, 0 fixed, 8081 dont_touch, 0 no_footp
total 396 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 55 footprint(s)
   9 footprint(s) with 0 cell(s)
   5 footprint(s) with 1 cell(s)
  14 footprint(s) with 2 cell(s)
  22 footprint(s) with 3 cell(s)
   2 footprint(s) with 4 cell(s)
   2 footprint(s) with 5 cell(s)
   1 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)


Estimated WNS = -1.520ns, TNS = -410.461ns (cpu=0:00:00.3 mem=319.7M)

Iter 0 ...

Collected 2712 nets for fixing
Evaluate 750(228) resize, Select 59 cand. (cpu=0:00:02.4 mem=319.8M)

Commit 3 cand, 0 upSize, 0 downSize, 3 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.4 mem=319.8M)

Calc. DC (cpu=0:00:02.4 mem=319.8M) ***

Estimated WNS = -1.515ns, TNS = -409.849ns (cpu=0:00:02.6 mem=319.8M)

Iter 1 ...

Collected 2712 nets for fixing
Evaluate 750(229) resize, Select 66 cand. (cpu=0:00:04.7 mem=319.8M)

Commit 0 cand, 0 upSize, 0 downSize, 0 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:04.7 mem=319.8M)

Calc. DC (cpu=0:00:04.7 mem=319.8M) ***

Estimated WNS = -1.515ns, TNS = -409.849ns (cpu=0:00:04.9 mem=319.8M)

Calc. DC (cpu=0:00:04.9 mem=319.8M) ***
*summary:      3 instances changed cell type
*info: stop prematurely due to density > 0.950
density after = 100.000%

*** Finish Post Route Setup Fixing (cpu=0:00:04.9 mem=319.7M) ***

Info: 1 clock net  excluded from IPO operation.

*** Start Post Route Setup Fixing (cpu=0:00:00.0 mem=319.7M) ***

Time Engine : CTE
SSTA Mode   : off
MMMC mode   : off
Incr. DC    : on
CTE SubNetWork Mode   : off
Up Size     : on
Down Size   : on
Resize FFs  : on
Add Buffer  : on
Del Buffer  : on
Pin Swap    : off
Add InvPair : off
LegalLoc GS : off
Speedup  GS : off
Crit. Range : 20%

density before = 100.000%
total 4328 net, 0 ipo_ignored
total 18367 term, 0 ipo_ignored
total 11187 comb inst, 0 fixed, 8081 dont_touch, 0 no_footp
total 396 seq inst, 0 fixed, 0 dont_touch, 0 no_footp
total 55 footprint(s)
   9 footprint(s) with 0 cell(s)
   5 footprint(s) with 1 cell(s)
  14 footprint(s) with 2 cell(s)
  22 footprint(s) with 3 cell(s)
   2 footprint(s) with 4 cell(s)
   2 footprint(s) with 5 cell(s)
   1 footprint(s) with 6 cell(s)
   0 footprint(s) with 7 cell(s)
   0 footprint(s) with 8 cell(s)
   0 footprint(s) with 9 cell(s)
   0 footprint(s) with 10+ cell(s)

BUFFER FOOTPRINT (BUF_X2) :
  BUF_X1(s) CLKBUF_X1(s) BUF_X2 CLKBUF_X2 CLKBUF_X3
  BUF_X4 BUF_X8


Estimated WNS = -1.515ns, TNS = -409.849ns (cpu=0:00:00.3 mem=319.7M)

Iter 0 ...

Collected 2712 nets for fixing
Evaluate 750(229) resize, Select 57 cand. (cpu=0:00:02.5 mem=319.7M)
Evaluate 21(0) addBuf, Select 0 cand. (cpu=0:00:02.5 mem=319.7M)
Evaluate 0(0) delBuf, Select 0 cand. (cpu=0:00:02.5 mem=319.7M)

Commit 1 cand, 0 upSize, 0 downSize, 1 sameSize, 0 addBuf, 0 delBuf, 0 pinSwap (cpu=0:00:02.5 mem=319.7M)

Calc. DC (cpu=0:00:02.5 mem=319.7M) ***

Estimated WNS = -1.515ns, TNS = -408.946ns (cpu=0:00:02.7 mem=319.7M)
*summary:      1 instance  changed cell type
*info: stop prematurely due to density > 0.950
density after = 100.000%

*** Finish Post Route Setup Fixing (cpu=0:00:02.7 mem=319.7M) ***

*** Timing NOT met, worst failing slack is -1.515
*** Check timing (0:00:00.0)
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (100.0%). Stopping detail placement.
Total net length = 1.290e+05 (6.369e+04 6.534e+04) (ext = 5.336e+04)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).

------------------------------------------------------------
     Summary (cpu=0.37min real=0.37min mem=319.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.515  |
|           TNS (ns):|-408.946 |
|    Violating Paths:|   386   |
|          All Paths:|   396   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    141 (141)     |   -0.088   |    141 (141)     |
|   max_tran     |    211 (5073)    |   -1.215   |    211 (5073)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:25, real = 0:00:25, mem = 319.7M **
*** Timing NOT met, worst failing slack is -1.515
*** Check timing (0:00:00.1)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.2)
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
-drouteStartIteration 0                  # int, default=0

globalDetailRoute

#Start globalDetailRoute on Mon Mar 24 21:38:09 2014
#
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#Loading the last recorded routing design signature
#Summary of the placement changes since last routing:
#  Number of instances resized = 223
#  Total number of placement changes (moved instances are counted twice) = 223
#WARNING (NREX-37) No permittivity value was specified in the process LEF file. Default permittivity value 3.900000 will be used.
#WARNING (NREX-6) No Extended Cap Table was imported, an approximate Extended Cap Table database will be used.
#Merging special wires...
#WARNING (NRDB-1005) Can not establish connection to PIN ZN at (112.195 168.035) on metal1 for NET n13242. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN ZN at (109.165 175.260) on metal1 for NET n13267. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B1 at (42.860 105.070) on metal1 for NET n13429. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B1 at (118.290 56.210) on metal1 for NET n13627. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN B1 at (81.810 47.810) on metal1 for NET n13675. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN A2 at (109.885 175.270) on metal1 for NET n13965. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN QN at (147.150 130.350) on metal1 for NET n14001. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN QN at (40.950 70.125) on metal1 for NET n14013. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN QN at (181.920 77.150) on metal1 for NET n14025. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN QN at (168.430 121.950) on metal1 for NET n14049. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN QN at (141.260 112.125) on metal1 for NET n14061. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN QN at (40.380 116.350) on metal1 for NET n14067. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN QN at (40.760 98.125) on metal1 for NET n14085. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN QN at (177.550 141.550) on metal1 for NET n14091. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN QN at (97.570 51.950) on metal1 for NET n14103. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN QN at (161.030 176.525) on metal1 for NET n14109. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN QN at (137.660 169.550) on metal1 for NET n14121. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN QN at (76.100 54.750) on metal1 for NET n14133. The NET is considered partially routed.
#WARNING (NRDB-1005) Can not establish connection to PIN QN at (177.360 172.350) on metal1 for NET n14139. The NET is considered partially routed.
#WARNING (NRDB-1005 Repeated 20 times. Will be suppressed.) Can not establish connection to PIN QN at (94.150 78.525) on metal1 for NET n14151. The NET is considered partially routed.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#651 routed nets are extracted.
#    102 (2.36%) extracted nets are partially routed.
#3678 routed nets are imported.
#2 routed nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4331.
#Number of eco nets is 102
#
#Start data preparation...
#
#Data preparation is done on Mon Mar 24 21:38:10 2014
#
#Analyzing routing resource...
#Routing resource analysis is done on Mon Mar 24 21:38:10 2014
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H       11130      11.78%
#  Metal 2        V       11130      11.33%
#  Metal 3        H       11130       0.00%
#  Metal 4        V       11130      12.24%
#  Metal 5        H       11130      17.54%
#  Metal 6        V       11130      32.15%
#  Metal 7        H       11130       0.00%
#  Metal 8        V       11130       0.00%
#  Metal 9        H       11130       0.06%
#  Metal 10       V       11130       0.03%
#  ------------------------------------------
#  Total                 111300       8.51%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 333.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 333.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 333.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#   Metal 1     94(0.85%)      6(0.05%)   (0.90%)
#   Metal 2    105(0.94%)     11(0.10%)   (1.04%)
#   Metal 3      8(0.07%)      1(0.01%)   (0.08%)
#   Metal 4     25(0.22%)      2(0.02%)   (0.24%)
#   Metal 5      1(0.01%)      0(0.00%)   (0.01%)
#   Metal 6      2(0.03%)      0(0.00%)   (0.03%)
#   Metal 7      1(0.01%)      0(0.00%)   (0.01%)
#   Metal 8      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total    236(0.22%)     20(0.02%)   (0.24%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#
#Complete Global Routing.
#Total wire length = 223304 um.
#Total half perimeter of net bounding box = 125422 um.
#Total wire length on LAYER metal1 = 13903 um.
#Total wire length on LAYER metal2 = 50520 um.
#Total wire length on LAYER metal3 = 62907 um.
#Total wire length on LAYER metal4 = 36338 um.
#Total wire length on LAYER metal5 = 21970 um.
#Total wire length on LAYER metal6 = 22516 um.
#Total wire length on LAYER metal7 = 4528 um.
#Total wire length on LAYER metal8 = 5744 um.
#Total wire length on LAYER metal9 = 2951 um.
#Total wire length on LAYER metal10 = 1928 um.
#Total number of vias = 64399
#Up-Via Summary (total 64399):
#           
#-----------------------
#  Metal 1        20228
#  Metal 2        23771
#  Metal 3        10531
#  Metal 4         4577
#  Metal 5         3165
#  Metal 6         1002
#  Metal 7          696
#  Metal 8          308
#  Metal 9          121
#-----------------------
#                 64399 
#
#Max overcon = 2 tracks.
#Total overcon = 0.24%.
#Worst layer Gcell overcon rate = 1.04%.
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 13.00 (Mb)
#Total memory = 332.00 (Mb)
#Peak memory = 364.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 20.6% required routing.
#    number of violations = 0
#24.2% of the total area is being checked for drcs
#24.2% of the total area was checked
#    number of violations = 129
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 338.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 338.00 (Mb)
#Complete Detail Routing.
#Total wire length = 223301 um.
#Total half perimeter of net bounding box = 125422 um.
#Total wire length on LAYER metal1 = 14016 um.
#Total wire length on LAYER metal2 = 50732 um.
#Total wire length on LAYER metal3 = 62771 um.
#Total wire length on LAYER metal4 = 36120 um.
#Total wire length on LAYER metal5 = 21988 um.
#Total wire length on LAYER metal6 = 22551 um.
#Total wire length on LAYER metal7 = 4516 um.
#Total wire length on LAYER metal8 = 5734 um.
#Total wire length on LAYER metal9 = 2948 um.
#Total wire length on LAYER metal10 = 1926 um.
#Total number of vias = 64107
#Up-Via Summary (total 64107):
#           
#-----------------------
#  Metal 1        20191
#  Metal 2        23644
#  Metal 3        10469
#  Metal 4         4531
#  Metal 5         3155
#  Metal 6         1000
#  Metal 7          690
#  Metal 8          308
#  Metal 9          119
#-----------------------
#                 64107 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:17
#Increased memory = 1.00 (Mb)
#Total memory = 333.00 (Mb)
#Peak memory = 364.00 (Mb)
#Updating routing design signature
#Created 135 library cell signatures
#Created 4331 NETS and 0 SPECIALNETS signatures
#Created 11584 instance signatures
#
#globalDetailRoute statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:18
#Increased memory = 19.00 (Mb)
#Total memory = 338.00 (Mb)
#Peak memory = 364.00 (Mb)
#Number of warnings = 23
#Total number of warnings = 25
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Mon Mar 24 21:38:27 2014
#
**optDesign ... cpu = 0:00:43, real = 0:00:44, mem = 338.8M **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting
-drouteStartIteration 0                  # int, default=0, user setting
Extraction called for design 'xbar' of instances=11583 and nets=4331 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design xbar.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./xbar_u4OUS0_28087.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 338.8M)
Creating parasitic data file './xbar_u4OUS0_28087.rcdb.d/header.seq' for storing RC.
Extracted 10.0018% (CPU Time= 0:00:00.1  MEM= 338.8M)
Extracted 20.0019% (CPU Time= 0:00:00.2  MEM= 338.8M)
Extracted 30.0021% (CPU Time= 0:00:00.2  MEM= 338.8M)
Extracted 40.0023% (CPU Time= 0:00:00.2  MEM= 338.8M)
Extracted 50.0024% (CPU Time= 0:00:00.3  MEM= 338.8M)
Extracted 60.0026% (CPU Time= 0:00:00.3  MEM= 338.8M)
Extracted 70.0028% (CPU Time= 0:00:00.3  MEM= 338.8M)
Extracted 80.0029% (CPU Time= 0:00:00.4  MEM= 338.8M)
Extracted 90.0031% (CPU Time= 0:00:00.4  MEM= 338.8M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 338.8M)
Nr. Extracted Resistors     : 125796
Nr. Extracted Ground Cap.   : 129720
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './xbar_u4OUS0_28087.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 338.812M)
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 342.6M)
Number of Loop : 0
Start delay calculation (mem=342.570M)...
delayCal using detail RC...
Opening parasitic data file './xbar_u4OUS0_28087.rcdb.d/header.seq' for reading.

RC Database In Completed (CPU Time= 0:00:00.0  MEM= 344.6M)
Closing parasitic data file './xbar_u4OUS0_28087.rcdb.d/header.seq'. 4329 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.6 real=0:00:01.0 mem=342.570M 0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 342.6M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:45, real = 0:00:46, mem = 342.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.509  |  0.807  | -1.509  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-408.299 |  0.000  |-408.299 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   386   |    0    |   386   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   396   |   384   |   396   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    141 (141)     |   -0.089   |    141 (141)     |
|   max_tran     |    211 (5073)    |   -1.221   |    211 (5073)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:46, real = 0:00:47, mem = 342.6M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
*** Finished optDesign ***
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 342.6M **
#Created 135 library cell signatures
#Created 4331 NETS and 0 SPECIALNETS signatures
#Created 11584 instance signatures
Begin checking placement ...
*info: Placed = 11583
*info: Unplaced = 0
Placement Density:100.00%(19897/19897)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.1499
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.150
*** CTE mode ***
Extraction called for design 'xbar' of instances=11583 and nets=4331 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design xbar.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./xbar_u4OUS0_28087.rcdb.d -maxResLength 200  -basic
RC Mode: Detail [Basic CapTable, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 352.6M)
Creating parasitic data file './xbar_u4OUS0_28087.rcdb.d/header.seq' for storing RC.
Extracted 10.0018% (CPU Time= 0:00:00.1  MEM= 354.6M)
Extracted 20.0019% (CPU Time= 0:00:00.2  MEM= 354.6M)
Extracted 30.0021% (CPU Time= 0:00:00.2  MEM= 354.6M)
Extracted 40.0023% (CPU Time= 0:00:00.2  MEM= 354.6M)
Extracted 50.0024% (CPU Time= 0:00:00.3  MEM= 354.6M)
Extracted 60.0026% (CPU Time= 0:00:00.3  MEM= 354.6M)
Extracted 70.0028% (CPU Time= 0:00:00.3  MEM= 354.6M)
Extracted 80.0029% (CPU Time= 0:00:00.4  MEM= 354.6M)
Extracted 90.0031% (CPU Time= 0:00:00.4  MEM= 354.6M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 354.6M)
Nr. Extracted Resistors     : 125796
Nr. Extracted Ground Cap.   : 129720
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './xbar_u4OUS0_28087.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 352.574M)
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           BUF_X16         -   NangateOpenCellLibrary
*info:           BUF_X32         -   NangateOpenCellLibrary
*info:         CLKBUF_X1         -   NangateOpenCellLibrary
*info:            BUF_X1         -   NangateOpenCellLibrary
*info:         CLKBUF_X2         -   NangateOpenCellLibrary
*info:            BUF_X2         -   NangateOpenCellLibrary
*info:         CLKBUF_X3         -   NangateOpenCellLibrary
*info:            BUF_X4         -   NangateOpenCellLibrary
*info:            BUF_X8         -   NangateOpenCellLibrary
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private
Opening parasitic data file './xbar_u4OUS0_28087.rcdb.d/header.seq' for reading.

RC Database In Completed (CPU Time= 0:00:00.1  MEM= 348.8M)
Closing parasitic data file './xbar_u4OUS0_28087.rcdb.d/header.seq'. 4329 times net's RC data read were performed.
**ERROR: (ENCOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:01:50, mem=348.8M)
Setting analysis mode to hold ...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 352.6M)
Number of Loop : 0
Start delay calculation (mem=352.574M)...
*** Calculating scaling factor for min libraries using the default operating condition of each library.
delayCal using detail RC...
Delay calculation completed. (cpu=0:00:00.6 real=0:00:00.0 mem=352.574M 0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 352.6M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.150 ns
 Worst Slack : -0.102 ns 
 TNS         : -35.120 ns 
 Viol paths  : 396 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:01.8, REAL=0:00:02.0, totSessionCpu=0:01:52, mem=354.0M)
Setting analysis mode to setup ...
Info: 1 clock net  excluded from IPO operation.
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
--------------------------------------------------- 
   Setup Violation Summary with Target Slack (0.000 ns)
--------------------------------------------------- 
    WNS         reg2regWns    view
   -1.509 ns      0.807 ns  default_view_setup
--------------------------------------------------- 
 reg2reg Best WS  : 0.807 ns 
 reg2reg WS  : 0.807 ns 
 reg2reg Viol paths  : 0 
 Worst Slack : -1.509 ns 
 Viol paths  : 386 
--------------------------------------------------- 
*** Started fixing hold violations, collecting setup timing (CPU=0:00:03.6, REAL=0:00:04.0, totSessionCpu=0:01:54, mem=354.1M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.509  |
|           TNS (ns):|-408.299 |
|    Violating Paths:|   386   |
|          All Paths:|   396   |
+--------------------+---------+

+--------------------+---------+
|     Hold mode      |   all   |
+--------------------+---------+
|           WNS (ns):|  0.048  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   396   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    141 (141)     |   -0.089   |    141 (141)     |
|   max_tran     |    211 (5073)    |   -1.221   |    211 (5073)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
Info: 1 clock net  excluded from IPO operation.
*** Started fixing hold violations (CPU=0:00:03.7, REAL=0:00:04.0, totSessionCpu=0:01:54, mem=354.1M)
Density before buffering = 1.000 (fixHold)
*info:
*info: abort hold fixing due to density exceeding 0.950
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (100.0%). Stopping detail placement.
Total net length = 1.290e+05 (6.368e+04 6.533e+04) (ext = 5.336e+04)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 353.4M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 353.4M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.509  |  0.807  | -1.509  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-408.299 |  0.000  |-408.299 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   386   |    0    |   386   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   396   |   384   |   396   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.048  |  0.048  |  0.052  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   396   |   384   |   396   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    141 (141)     |   -0.089   |    141 (141)     |
|   max_tran     |    211 (5073)    |   -1.221   |    211 (5073)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 348.8M **
*** Finished optDesign ***
Begin checking placement ...
*info: Placed = 11583
*info: Unplaced = 0
Placement Density:100.00%(19897/19897)
All 4329 nets 18764 terms of cell xbar are properly connected
Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQRC, IQRC and QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for detail extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if QRC technology file is specified else 'low'.
#techfile    '/afs/eos.ncsu.edu/lockers/research/ece/wdavis/tech/FreePDK45/ncsu_basekit/techfile/qrc/qrc.tch' (string, user setting)
Lower process node design mode set and technology file for TQRC extraction specified. Therefore default value for PostRoute extraction mode's effortLevel(-effortLevel option of the setExtractRCMode) changed from 'low' to 'medium'.
**WARN: (ENCTCM-70):	Option "-coupled" for command setExtractRCMode is obsolete and has been replaced by "-coupled true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-coupled true".
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
Extraction called for design 'xbar' of instances=11583 and nets=4331 using extraction engine 'postRoute' at effort level 'low' .
Detail RC Extraction called for design xbar.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3442):	An old version capacitance table file is being used with new extraction engine. To get accuracy improvement with new extraction engine, regenerate the new capacitance table file. Extraction will be done with 'standard' accuracy mode.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./xbar_u4OUS0_28087.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 348.8M)
Creating parasitic data file './xbar_u4OUS0_28087.rcdb.d/header.seq' for storing RC.
Extracted 10.0018% (CPU Time= 0:00:00.1  MEM= 348.8M)
Extracted 20.0019% (CPU Time= 0:00:00.2  MEM= 348.8M)
Extracted 30.0021% (CPU Time= 0:00:00.2  MEM= 348.8M)
Extracted 40.0023% (CPU Time= 0:00:00.2  MEM= 348.8M)
Extracted 50.0024% (CPU Time= 0:00:00.3  MEM= 348.8M)
Extracted 60.0026% (CPU Time= 0:00:00.3  MEM= 348.8M)
Extracted 70.0028% (CPU Time= 0:00:00.4  MEM= 348.8M)
Extracted 80.0029% (CPU Time= 0:00:00.4  MEM= 348.8M)
Extracted 90.0031% (CPU Time= 0:00:00.5  MEM= 348.8M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 348.8M)
Nr. Extracted Resistors     : 125796
Nr. Extracted Ground Cap.   : 129720
Nr. Extracted Coupling Cap. : 324496
Opening parasitic data file './xbar_u4OUS0_28087.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1 and total_c_threshold=0fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 348.8M)
Creating parasitic data file './xbar_u4OUS0_28087.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './xbar_u4OUS0_28087.rcdb.d/header.seq'. 4329 times net's RC data read were performed.
Opening parasitic data file './xbar_u4OUS0_28087.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:03.0  MEM: 348.816M)
Writing Netlist "xbar_routed.v" ...
Opening parasitic data file './xbar_u4OUS0_28087.rcdb.d/header.seq' for reading.
Dumping Spef file.....
RC Out has the following PVT Info:
   RC-typical 
Printing D_NET...
...........................................Done!
Detail RC Out Completed (CPU Time= 0:00:01.2  MEM= 348.8M)
Closing parasitic data file './xbar_u4OUS0_28087.rcdb.d/header.seq'. 4329 times net's RC data read were performed.
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -1.512  |  0.805  | -1.512  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|-409.656 |  0.000  |-409.656 |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   386   |    0    |   386   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   396   |   384   |   396   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    141 (141)     |   -0.089   |    141 (141)     |
|   max_tran     |    211 (5073)    |   -1.224   |    211 (5073)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.5 sec
Total Real time: 2.0 sec
Total Memory Usage: 355.023438 Mbytes

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.048  |  0.048  |  0.052  |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |   N/A   |   N/A   |   N/A   |
|          All Paths:|   396   |   384   |   396   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 100.000%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.32 sec
Total Real time: 1.0 sec
Total Memory Usage: 351.265625 Mbytes
**WARN: (ENCSYT-3036):	Design directory ./xbar_routed.enc.dat exists, rename it to ./xbar_routed.enc.dat.tmp.
If saveDesign succeeds, it will be deleted.
Writing Netlist "./xbar_routed.enc.dat/xbar.v.gz" ...
Saving configuration ...
Saving preference file ./xbar_routed.enc.dat/enc.pref.tcl ...
Saving floorplan ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving placement ...
*** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=351.3M) ***
Saving route ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=351.3M) ***
*** Completed saveYieldMap (cpu=: 0:00:00.0 real=0:00:00.0 mem=: 0.000M) ***
Creating constraint file...
Writing DEF file './xbar_routed.def', current time is Mon Mar 24 21:38:47 2014 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file './xbar_routed.def' is written, current time is Mon Mar 24 21:38:47 2014 ...
run_route.tcl completed successfully (elapsed time: 0h 2m 5s actual)

*** Memory Usage v0.159.2.6.2.1 (Current mem = 351.281M, initial mem = 46.484M) ***
--- Ending "Encounter" (totcpu=0:02:02, real=0:02:08, mem=351.3M) ---
