{"vcs1":{"timestamp_begin":1694991723.883346553, "rt":0.53, "ut":0.27, "st":0.20}}
{"vcselab":{"timestamp_begin":1694991724.479720274, "rt":0.61, "ut":0.34, "st":0.15}}
{"link":{"timestamp_begin":1694991725.136287019, "rt":0.40, "ut":0.18, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694991723.275860665}
{"VCS_COMP_START_TIME": 1694991723.275860665}
{"VCS_COMP_END_TIME": 1694991726.396415808}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R hw2prob1.sv"}
{"vcs1": {"peak_mem": 336488}}
{"stitch_vcselab": {"peak_mem": 222576}}
