// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Mon Jan 24 05:11:53 2022
// Host        : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ base_arithm_accel_0_0_sim_netlist.v
// Design      : base_arithm_accel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_ADDR_WIDTH = "64" *) (* C_M_AXI_ARUSER_WIDTH = "1" *) (* C_M_AXI_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_BUSER_WIDTH = "1" *) (* C_M_AXI_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ADDR_WIDTH = "64" *) 
(* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) 
(* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) (* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_USER_VALUE = "0" *) 
(* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) (* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) 
(* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
(* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_ADDR_WIDTH = "64" *) 
(* C_M_AXI_GMEM2_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_BUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM2_CACHE_VALUE = "4'b0011" *) (* C_M_AXI_GMEM2_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM2_ID_WIDTH = "1" *) 
(* C_M_AXI_GMEM2_PROT_VALUE = "3'b000" *) (* C_M_AXI_GMEM2_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM2_USER_VALUE = "0" *) 
(* C_M_AXI_GMEM2_WSTRB_WIDTH = "4" *) (* C_M_AXI_GMEM2_WUSER_WIDTH = "1" *) (* C_M_AXI_ID_WIDTH = "1" *) 
(* C_M_AXI_RUSER_WIDTH = "1" *) (* C_M_AXI_WSTRB_WIDTH = "4" *) (* C_M_AXI_WUSER_WIDTH = "1" *) 
(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "4" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
(* C_S_AXI_CONTROL_R_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_R_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_R_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    s_axi_control_r_AWVALID,
    s_axi_control_r_AWREADY,
    s_axi_control_r_AWADDR,
    s_axi_control_r_WVALID,
    s_axi_control_r_WREADY,
    s_axi_control_r_WDATA,
    s_axi_control_r_WSTRB,
    s_axi_control_r_ARVALID,
    s_axi_control_r_ARREADY,
    s_axi_control_r_ARADDR,
    s_axi_control_r_RVALID,
    s_axi_control_r_RREADY,
    s_axi_control_r_RDATA,
    s_axi_control_r_RRESP,
    s_axi_control_r_BVALID,
    s_axi_control_r_BREADY,
    s_axi_control_r_BRESP,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWID,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWUSER,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WID,
    m_axi_gmem0_WUSER,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARID,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARUSER,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RID,
    m_axi_gmem0_RUSER,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BID,
    m_axi_gmem0_BUSER,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWUSER,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WID,
    m_axi_gmem1_WUSER,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARUSER,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RID,
    m_axi_gmem1_RUSER,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BID,
    m_axi_gmem1_BUSER,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_AWADDR,
    m_axi_gmem2_AWID,
    m_axi_gmem2_AWLEN,
    m_axi_gmem2_AWSIZE,
    m_axi_gmem2_AWBURST,
    m_axi_gmem2_AWLOCK,
    m_axi_gmem2_AWCACHE,
    m_axi_gmem2_AWPROT,
    m_axi_gmem2_AWQOS,
    m_axi_gmem2_AWREGION,
    m_axi_gmem2_AWUSER,
    m_axi_gmem2_WVALID,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_WLAST,
    m_axi_gmem2_WID,
    m_axi_gmem2_WUSER,
    m_axi_gmem2_ARVALID,
    m_axi_gmem2_ARREADY,
    m_axi_gmem2_ARADDR,
    m_axi_gmem2_ARID,
    m_axi_gmem2_ARLEN,
    m_axi_gmem2_ARSIZE,
    m_axi_gmem2_ARBURST,
    m_axi_gmem2_ARLOCK,
    m_axi_gmem2_ARCACHE,
    m_axi_gmem2_ARPROT,
    m_axi_gmem2_ARQOS,
    m_axi_gmem2_ARREGION,
    m_axi_gmem2_ARUSER,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_RREADY,
    m_axi_gmem2_RDATA,
    m_axi_gmem2_RLAST,
    m_axi_gmem2_RID,
    m_axi_gmem2_RUSER,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_BVALID,
    m_axi_gmem2_BREADY,
    m_axi_gmem2_BRESP,
    m_axi_gmem2_BID,
    m_axi_gmem2_BUSER,
    height,
    width);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [3:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [3:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input s_axi_control_r_AWVALID;
  output s_axi_control_r_AWREADY;
  input [5:0]s_axi_control_r_AWADDR;
  input s_axi_control_r_WVALID;
  output s_axi_control_r_WREADY;
  input [31:0]s_axi_control_r_WDATA;
  input [3:0]s_axi_control_r_WSTRB;
  input s_axi_control_r_ARVALID;
  output s_axi_control_r_ARREADY;
  input [5:0]s_axi_control_r_ARADDR;
  output s_axi_control_r_RVALID;
  input s_axi_control_r_RREADY;
  output [31:0]s_axi_control_r_RDATA;
  output [1:0]s_axi_control_r_RRESP;
  output s_axi_control_r_BVALID;
  input s_axi_control_r_BREADY;
  output [1:0]s_axi_control_r_BRESP;
  output m_axi_gmem0_AWVALID;
  input m_axi_gmem0_AWREADY;
  output [63:0]m_axi_gmem0_AWADDR;
  output [0:0]m_axi_gmem0_AWID;
  output [7:0]m_axi_gmem0_AWLEN;
  output [2:0]m_axi_gmem0_AWSIZE;
  output [1:0]m_axi_gmem0_AWBURST;
  output [1:0]m_axi_gmem0_AWLOCK;
  output [3:0]m_axi_gmem0_AWCACHE;
  output [2:0]m_axi_gmem0_AWPROT;
  output [3:0]m_axi_gmem0_AWQOS;
  output [3:0]m_axi_gmem0_AWREGION;
  output [0:0]m_axi_gmem0_AWUSER;
  output m_axi_gmem0_WVALID;
  input m_axi_gmem0_WREADY;
  output [31:0]m_axi_gmem0_WDATA;
  output [3:0]m_axi_gmem0_WSTRB;
  output m_axi_gmem0_WLAST;
  output [0:0]m_axi_gmem0_WID;
  output [0:0]m_axi_gmem0_WUSER;
  output m_axi_gmem0_ARVALID;
  input m_axi_gmem0_ARREADY;
  output [63:0]m_axi_gmem0_ARADDR;
  output [0:0]m_axi_gmem0_ARID;
  output [7:0]m_axi_gmem0_ARLEN;
  output [2:0]m_axi_gmem0_ARSIZE;
  output [1:0]m_axi_gmem0_ARBURST;
  output [1:0]m_axi_gmem0_ARLOCK;
  output [3:0]m_axi_gmem0_ARCACHE;
  output [2:0]m_axi_gmem0_ARPROT;
  output [3:0]m_axi_gmem0_ARQOS;
  output [3:0]m_axi_gmem0_ARREGION;
  output [0:0]m_axi_gmem0_ARUSER;
  input m_axi_gmem0_RVALID;
  output m_axi_gmem0_RREADY;
  input [31:0]m_axi_gmem0_RDATA;
  input m_axi_gmem0_RLAST;
  input [0:0]m_axi_gmem0_RID;
  input [0:0]m_axi_gmem0_RUSER;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_BVALID;
  output m_axi_gmem0_BREADY;
  input [1:0]m_axi_gmem0_BRESP;
  input [0:0]m_axi_gmem0_BID;
  input [0:0]m_axi_gmem0_BUSER;
  output m_axi_gmem1_AWVALID;
  input m_axi_gmem1_AWREADY;
  output [63:0]m_axi_gmem1_AWADDR;
  output [0:0]m_axi_gmem1_AWID;
  output [7:0]m_axi_gmem1_AWLEN;
  output [2:0]m_axi_gmem1_AWSIZE;
  output [1:0]m_axi_gmem1_AWBURST;
  output [1:0]m_axi_gmem1_AWLOCK;
  output [3:0]m_axi_gmem1_AWCACHE;
  output [2:0]m_axi_gmem1_AWPROT;
  output [3:0]m_axi_gmem1_AWQOS;
  output [3:0]m_axi_gmem1_AWREGION;
  output [0:0]m_axi_gmem1_AWUSER;
  output m_axi_gmem1_WVALID;
  input m_axi_gmem1_WREADY;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output m_axi_gmem1_WLAST;
  output [0:0]m_axi_gmem1_WID;
  output [0:0]m_axi_gmem1_WUSER;
  output m_axi_gmem1_ARVALID;
  input m_axi_gmem1_ARREADY;
  output [63:0]m_axi_gmem1_ARADDR;
  output [0:0]m_axi_gmem1_ARID;
  output [7:0]m_axi_gmem1_ARLEN;
  output [2:0]m_axi_gmem1_ARSIZE;
  output [1:0]m_axi_gmem1_ARBURST;
  output [1:0]m_axi_gmem1_ARLOCK;
  output [3:0]m_axi_gmem1_ARCACHE;
  output [2:0]m_axi_gmem1_ARPROT;
  output [3:0]m_axi_gmem1_ARQOS;
  output [3:0]m_axi_gmem1_ARREGION;
  output [0:0]m_axi_gmem1_ARUSER;
  input m_axi_gmem1_RVALID;
  output m_axi_gmem1_RREADY;
  input [31:0]m_axi_gmem1_RDATA;
  input m_axi_gmem1_RLAST;
  input [0:0]m_axi_gmem1_RID;
  input [0:0]m_axi_gmem1_RUSER;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_BVALID;
  output m_axi_gmem1_BREADY;
  input [1:0]m_axi_gmem1_BRESP;
  input [0:0]m_axi_gmem1_BID;
  input [0:0]m_axi_gmem1_BUSER;
  output m_axi_gmem2_AWVALID;
  input m_axi_gmem2_AWREADY;
  output [63:0]m_axi_gmem2_AWADDR;
  output [0:0]m_axi_gmem2_AWID;
  output [7:0]m_axi_gmem2_AWLEN;
  output [2:0]m_axi_gmem2_AWSIZE;
  output [1:0]m_axi_gmem2_AWBURST;
  output [1:0]m_axi_gmem2_AWLOCK;
  output [3:0]m_axi_gmem2_AWCACHE;
  output [2:0]m_axi_gmem2_AWPROT;
  output [3:0]m_axi_gmem2_AWQOS;
  output [3:0]m_axi_gmem2_AWREGION;
  output [0:0]m_axi_gmem2_AWUSER;
  output m_axi_gmem2_WVALID;
  input m_axi_gmem2_WREADY;
  output [31:0]m_axi_gmem2_WDATA;
  output [3:0]m_axi_gmem2_WSTRB;
  output m_axi_gmem2_WLAST;
  output [0:0]m_axi_gmem2_WID;
  output [0:0]m_axi_gmem2_WUSER;
  output m_axi_gmem2_ARVALID;
  input m_axi_gmem2_ARREADY;
  output [63:0]m_axi_gmem2_ARADDR;
  output [0:0]m_axi_gmem2_ARID;
  output [7:0]m_axi_gmem2_ARLEN;
  output [2:0]m_axi_gmem2_ARSIZE;
  output [1:0]m_axi_gmem2_ARBURST;
  output [1:0]m_axi_gmem2_ARLOCK;
  output [3:0]m_axi_gmem2_ARCACHE;
  output [2:0]m_axi_gmem2_ARPROT;
  output [3:0]m_axi_gmem2_ARQOS;
  output [3:0]m_axi_gmem2_ARREGION;
  output [0:0]m_axi_gmem2_ARUSER;
  input m_axi_gmem2_RVALID;
  output m_axi_gmem2_RREADY;
  input [31:0]m_axi_gmem2_RDATA;
  input m_axi_gmem2_RLAST;
  input [0:0]m_axi_gmem2_RID;
  input [0:0]m_axi_gmem2_RUSER;
  input [1:0]m_axi_gmem2_RRESP;
  input m_axi_gmem2_BVALID;
  output m_axi_gmem2_BREADY;
  input [1:0]m_axi_gmem2_BRESP;
  input [0:0]m_axi_gmem2_BID;
  input [0:0]m_axi_gmem2_BUSER;
  input [31:0]height;
  input [31:0]width;

  wire \<const0> ;
  wire Array2xfMat_8_0_32_32_1_5_U0_ap_ready;
  wire [63:0]Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARADDR;
  wire [10:0]Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARLEN;
  wire Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID;
  wire Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY;
  wire Array2xfMat_8_0_32_32_1_5_U0_n_10;
  wire Array2xfMat_8_0_32_32_1_5_U0_n_11;
  wire Array2xfMat_8_0_32_32_1_5_U0_n_12;
  wire Array2xfMat_8_0_32_32_1_5_U0_n_13;
  wire Array2xfMat_8_0_32_32_1_5_U0_n_15;
  wire Array2xfMat_8_0_32_32_1_5_U0_n_3;
  wire Array2xfMat_8_0_32_32_1_5_U0_n_4;
  wire Array2xfMat_8_0_32_32_1_5_U0_n_5;
  wire Array2xfMat_8_0_32_32_1_5_U0_n_6;
  wire Array2xfMat_8_0_32_32_1_5_U0_n_7;
  wire Array2xfMat_8_0_32_32_1_5_U0_n_8;
  wire Array2xfMat_8_0_32_32_1_5_U0_n_9;
  wire Array2xfMat_8_0_32_32_1_5_U0_n_94;
  wire Array2xfMat_8_0_32_32_1_5_U0_n_95;
  wire Array2xfMat_8_0_32_32_1_5_U0_n_96;
  wire Array2xfMat_8_0_32_32_1_5_U0_n_97;
  wire Array2xfMat_8_0_32_32_1_5_U0_n_98;
  wire Array2xfMat_8_0_32_32_1_5_U0_n_99;
  wire Array2xfMat_8_0_32_32_1_U0_ap_ready;
  wire Array2xfMat_8_0_32_32_1_U0_ap_start;
  wire [63:0]Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARADDR;
  wire [10:0]Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARLEN;
  wire Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID;
  wire Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY;
  wire Array2xfMat_8_0_32_32_1_U0_n_10;
  wire Array2xfMat_8_0_32_32_1_U0_n_11;
  wire Array2xfMat_8_0_32_32_1_U0_n_12;
  wire Array2xfMat_8_0_32_32_1_U0_n_14;
  wire Array2xfMat_8_0_32_32_1_U0_n_15;
  wire Array2xfMat_8_0_32_32_1_U0_n_17;
  wire Array2xfMat_8_0_32_32_1_U0_n_2;
  wire Array2xfMat_8_0_32_32_1_U0_n_3;
  wire Array2xfMat_8_0_32_32_1_U0_n_4;
  wire Array2xfMat_8_0_32_32_1_U0_n_5;
  wire Array2xfMat_8_0_32_32_1_U0_n_6;
  wire Array2xfMat_8_0_32_32_1_U0_n_7;
  wire Array2xfMat_8_0_32_32_1_U0_n_8;
  wire Array2xfMat_8_0_32_32_1_U0_n_9;
  wire Block_split1_proc22_U0_ap_continue;
  wire Block_split1_proc22_U0_ap_done;
  wire Block_split1_proc22_U0_ap_idle;
  wire [31:0]Block_split1_proc22_U0_ap_return_0;
  wire [31:0]Block_split1_proc22_U0_ap_return_1;
  wire Block_split1_proc22_U0_n_33;
  wire Block_split1_proc22_U0_n_69;
  wire Block_split1_proc22_U0_n_70;
  wire Block_split1_proc22_U0_n_71;
  wire Block_split1_proc22_U0_n_72;
  wire Block_split1_proc22_U0_n_73;
  wire Block_split1_proc22_U0_n_74;
  wire Block_split1_proc22_U0_n_75;
  wire Block_split1_proc22_U0_n_76;
  wire [7:0]\SRL_SIG_reg[0]_10 ;
  wire [7:0]\SRL_SIG_reg[1]_9 ;
  wire absdiff_0_32_32_1_U0_ap_ready;
  wire absdiff_0_32_32_1_U0_ap_start;
  wire absdiff_0_32_32_1_U0_imgInput2_435_read;
  wire [7:1]absdiff_0_32_32_1_U0_imgOutput_436_din;
  wire absdiff_0_32_32_1_U0_n_10;
  wire absdiff_0_32_32_1_U0_n_11;
  wire absdiff_0_32_32_1_U0_n_12;
  wire absdiff_0_32_32_1_U0_n_5;
  wire absdiff_0_32_32_1_U0_n_7;
  wire absdiff_0_32_32_1_U0_p_src1_cols_read;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state1_1;
  wire ap_CS_fsm_state1_13;
  wire ap_CS_fsm_state1_6;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_14;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_imgInput2_cols_channel0;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready;
  wire ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg_n_0;
  wire ap_sync_reg_channel_write_imgInput2_cols_channel;
  wire ap_sync_reg_channel_write_imgInput2_rows_channel_reg_n_0;
  wire [74:64]\bus_read/data_p2 ;
  wire [74:64]\bus_read/data_p2_8 ;
  wire \bus_read/rs_rreq/load_p1_from_p2 ;
  wire \bus_read/rs_rreq/load_p1_from_p2_7 ;
  wire \bus_read/rs_rreq/load_p2 ;
  wire \bus_read/rs_rreq/load_p2_2 ;
  wire \bus_write/buff_wdata/mOutPtr19_out ;
  wire \bus_write/buff_wdata/pop ;
  wire \bus_write/buff_wdata/push ;
  wire [74:64]\bus_write/data_p2 ;
  wire \bus_write/fifo_resp_to_user/p_10_in ;
  wire \bus_write/rs_wreq/load_p1_from_p2 ;
  wire \bus_write/rs_wreq/load_p2 ;
  wire gmem0_ARREADY;
  wire [7:0]gmem0_RDATA;
  wire gmem0_RVALID;
  wire gmem1_ARREADY;
  wire [7:0]gmem1_RDATA;
  wire gmem1_RVALID;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire gmem2_m_axi_U_n_3;
  wire [7:0]\grp_Axi2Mat_fu_60/AxiStream2MatStream_U0/ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153 ;
  wire [7:0]\grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153 ;
  wire grp_Mat2Axi_fu_60_imgOutput_436_read;
  wire [31:0]height;
  wire icmp_ln878_fu_133_p2;
  wire [15:0]imgInput1_cols_c12_dout;
  wire imgInput1_cols_c12_empty_n;
  wire imgInput1_cols_c12_full_n;
  wire [31:0]imgInput1_cols_c_dout;
  wire imgInput1_cols_c_empty_n;
  wire imgInput1_cols_c_full_n;
  wire imgInput1_data_U_n_0;
  wire imgInput1_data_U_n_10;
  wire imgInput1_data_U_n_11;
  wire imgInput1_data_U_n_4;
  wire imgInput1_data_U_n_5;
  wire imgInput1_data_U_n_6;
  wire imgInput1_data_U_n_7;
  wire imgInput1_data_U_n_8;
  wire imgInput1_data_U_n_9;
  wire imgInput1_data_empty_n;
  wire imgInput1_data_full_n;
  wire [15:0]imgInput1_rows_c11_dout;
  wire imgInput1_rows_c11_empty_n;
  wire imgInput1_rows_c11_full_n;
  wire [31:0]imgInput1_rows_c_dout;
  wire imgInput1_rows_c_empty_n;
  wire imgInput1_rows_c_full_n;
  wire [31:0]imgInput2_cols_channel_dout;
  wire imgInput2_cols_channel_empty_n;
  wire imgInput2_cols_channel_full_n;
  wire imgInput2_data_U_n_0;
  wire imgInput2_data_empty_n;
  wire imgInput2_data_full_n;
  wire [31:0]imgInput2_rows_channel_dout;
  wire imgInput2_rows_channel_empty_n;
  wire imgInput2_rows_channel_full_n;
  wire [31:0]imgOutput_cols_c_dout;
  wire imgOutput_cols_c_empty_n;
  wire imgOutput_cols_c_full_n;
  wire imgOutput_data_U_n_0;
  wire imgOutput_data_U_n_18;
  wire imgOutput_data_U_n_19;
  wire imgOutput_data_U_n_20;
  wire imgOutput_data_U_n_21;
  wire imgOutput_data_U_n_8;
  wire imgOutput_data_U_n_9;
  wire [7:0]imgOutput_data_dout;
  wire imgOutput_data_empty_n;
  wire imgOutput_data_full_n;
  wire imgOutput_rows_c_U_n_2;
  wire [31:0]imgOutput_rows_c_dout;
  wire imgOutput_rows_c_empty_n;
  wire imgOutput_rows_c_full_n;
  wire [63:0]img_in1;
  wire [63:0]img_in1_c_dout;
  wire img_in1_c_empty_n;
  wire img_in1_c_full_n;
  wire [63:0]img_in2;
  wire img_in2_c_U_n_1;
  wire [63:0]img_in2_c_dout;
  wire img_in2_c_full_n;
  wire [63:0]img_out;
  wire [63:0]img_out_c_dout;
  wire img_out_c_empty_n;
  wire img_out_c_full_n;
  wire interrupt;
  wire mOutPtr110_out;
  wire mOutPtr110_out_11;
  wire mOutPtr110_out_5;
  wire [63:2]\^m_axi_gmem0_ARADDR ;
  wire [3:0]\^m_axi_gmem0_ARLEN ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [63:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [63:2]\^m_axi_gmem2_AWADDR ;
  wire [3:0]\^m_axi_gmem2_AWLEN ;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BREADY;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_RREADY;
  wire m_axi_gmem2_RVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire p_0_in;
  wire [2:0]p_0_in_12;
  wire [7:2]r_fu_306_p3;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [7:0]\^s_axi_control_RDATA ;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [5:0]s_axi_control_r_ARADDR;
  wire s_axi_control_r_ARREADY;
  wire s_axi_control_r_ARVALID;
  wire [5:0]s_axi_control_r_AWADDR;
  wire s_axi_control_r_AWREADY;
  wire s_axi_control_r_AWVALID;
  wire s_axi_control_r_BREADY;
  wire s_axi_control_r_BVALID;
  wire [31:0]s_axi_control_r_RDATA;
  wire s_axi_control_r_RREADY;
  wire s_axi_control_r_RVALID;
  wire [31:0]s_axi_control_r_WDATA;
  wire s_axi_control_r_WREADY;
  wire [3:0]s_axi_control_r_WSTRB;
  wire s_axi_control_r_WVALID;
  wire shiftReg_addr;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_4;
  wire start_for_absdiff_0_32_32_1_U0_U_n_2;
  wire start_for_absdiff_0_32_32_1_U0_full_n;
  wire start_for_xfMat2Array_8_0_32_32_1_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_3;
  wire [0:0]trunc_ln270_reg_220;
  wire [31:0]width;
  wire xfMat2Array_8_0_32_32_1_1_U0_ap_done;
  wire xfMat2Array_8_0_32_32_1_1_U0_ap_start;
  wire xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read;
  wire [63:0]xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWADDR;
  wire [10:0]xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWLEN;
  wire xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  wire [7:0]xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_WDATA;
  wire xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_WVALID;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_0;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_10;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_105;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_107;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_108;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_109;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_11;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_12;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_13;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_14;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_15;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_16;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_17;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_18;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_23;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_24;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_25;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_26;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_27;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_7;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_8;
  wire xfMat2Array_8_0_32_32_1_1_U0_n_9;

  assign m_axi_gmem0_ARADDR[63:2] = \^m_axi_gmem0_ARADDR [63:2];
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem0_ARID[0] = \<const0> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3:0] = \^m_axi_gmem0_ARLEN [3:0];
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_ARUSER[0] = \<const0> ;
  assign m_axi_gmem0_AWADDR[63] = \<const0> ;
  assign m_axi_gmem0_AWADDR[62] = \<const0> ;
  assign m_axi_gmem0_AWADDR[61] = \<const0> ;
  assign m_axi_gmem0_AWADDR[60] = \<const0> ;
  assign m_axi_gmem0_AWADDR[59] = \<const0> ;
  assign m_axi_gmem0_AWADDR[58] = \<const0> ;
  assign m_axi_gmem0_AWADDR[57] = \<const0> ;
  assign m_axi_gmem0_AWADDR[56] = \<const0> ;
  assign m_axi_gmem0_AWADDR[55] = \<const0> ;
  assign m_axi_gmem0_AWADDR[54] = \<const0> ;
  assign m_axi_gmem0_AWADDR[53] = \<const0> ;
  assign m_axi_gmem0_AWADDR[52] = \<const0> ;
  assign m_axi_gmem0_AWADDR[51] = \<const0> ;
  assign m_axi_gmem0_AWADDR[50] = \<const0> ;
  assign m_axi_gmem0_AWADDR[49] = \<const0> ;
  assign m_axi_gmem0_AWADDR[48] = \<const0> ;
  assign m_axi_gmem0_AWADDR[47] = \<const0> ;
  assign m_axi_gmem0_AWADDR[46] = \<const0> ;
  assign m_axi_gmem0_AWADDR[45] = \<const0> ;
  assign m_axi_gmem0_AWADDR[44] = \<const0> ;
  assign m_axi_gmem0_AWADDR[43] = \<const0> ;
  assign m_axi_gmem0_AWADDR[42] = \<const0> ;
  assign m_axi_gmem0_AWADDR[41] = \<const0> ;
  assign m_axi_gmem0_AWADDR[40] = \<const0> ;
  assign m_axi_gmem0_AWADDR[39] = \<const0> ;
  assign m_axi_gmem0_AWADDR[38] = \<const0> ;
  assign m_axi_gmem0_AWADDR[37] = \<const0> ;
  assign m_axi_gmem0_AWADDR[36] = \<const0> ;
  assign m_axi_gmem0_AWADDR[35] = \<const0> ;
  assign m_axi_gmem0_AWADDR[34] = \<const0> ;
  assign m_axi_gmem0_AWADDR[33] = \<const0> ;
  assign m_axi_gmem0_AWADDR[32] = \<const0> ;
  assign m_axi_gmem0_AWADDR[31] = \<const0> ;
  assign m_axi_gmem0_AWADDR[30] = \<const0> ;
  assign m_axi_gmem0_AWADDR[29] = \<const0> ;
  assign m_axi_gmem0_AWADDR[28] = \<const0> ;
  assign m_axi_gmem0_AWADDR[27] = \<const0> ;
  assign m_axi_gmem0_AWADDR[26] = \<const0> ;
  assign m_axi_gmem0_AWADDR[25] = \<const0> ;
  assign m_axi_gmem0_AWADDR[24] = \<const0> ;
  assign m_axi_gmem0_AWADDR[23] = \<const0> ;
  assign m_axi_gmem0_AWADDR[22] = \<const0> ;
  assign m_axi_gmem0_AWADDR[21] = \<const0> ;
  assign m_axi_gmem0_AWADDR[20] = \<const0> ;
  assign m_axi_gmem0_AWADDR[19] = \<const0> ;
  assign m_axi_gmem0_AWADDR[18] = \<const0> ;
  assign m_axi_gmem0_AWADDR[17] = \<const0> ;
  assign m_axi_gmem0_AWADDR[16] = \<const0> ;
  assign m_axi_gmem0_AWADDR[15] = \<const0> ;
  assign m_axi_gmem0_AWADDR[14] = \<const0> ;
  assign m_axi_gmem0_AWADDR[13] = \<const0> ;
  assign m_axi_gmem0_AWADDR[12] = \<const0> ;
  assign m_axi_gmem0_AWADDR[11] = \<const0> ;
  assign m_axi_gmem0_AWADDR[10] = \<const0> ;
  assign m_axi_gmem0_AWADDR[9] = \<const0> ;
  assign m_axi_gmem0_AWADDR[8] = \<const0> ;
  assign m_axi_gmem0_AWADDR[7] = \<const0> ;
  assign m_axi_gmem0_AWADDR[6] = \<const0> ;
  assign m_axi_gmem0_AWADDR[5] = \<const0> ;
  assign m_axi_gmem0_AWADDR[4] = \<const0> ;
  assign m_axi_gmem0_AWADDR[3] = \<const0> ;
  assign m_axi_gmem0_AWADDR[2] = \<const0> ;
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem0_AWID[0] = \<const0> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5] = \<const0> ;
  assign m_axi_gmem0_AWLEN[4] = \<const0> ;
  assign m_axi_gmem0_AWLEN[3] = \<const0> ;
  assign m_axi_gmem0_AWLEN[2] = \<const0> ;
  assign m_axi_gmem0_AWLEN[1] = \<const0> ;
  assign m_axi_gmem0_AWLEN[0] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWUSER[0] = \<const0> ;
  assign m_axi_gmem0_AWVALID = \<const0> ;
  assign m_axi_gmem0_BREADY = \<const0> ;
  assign m_axi_gmem0_WDATA[31] = \<const0> ;
  assign m_axi_gmem0_WDATA[30] = \<const0> ;
  assign m_axi_gmem0_WDATA[29] = \<const0> ;
  assign m_axi_gmem0_WDATA[28] = \<const0> ;
  assign m_axi_gmem0_WDATA[27] = \<const0> ;
  assign m_axi_gmem0_WDATA[26] = \<const0> ;
  assign m_axi_gmem0_WDATA[25] = \<const0> ;
  assign m_axi_gmem0_WDATA[24] = \<const0> ;
  assign m_axi_gmem0_WDATA[23] = \<const0> ;
  assign m_axi_gmem0_WDATA[22] = \<const0> ;
  assign m_axi_gmem0_WDATA[21] = \<const0> ;
  assign m_axi_gmem0_WDATA[20] = \<const0> ;
  assign m_axi_gmem0_WDATA[19] = \<const0> ;
  assign m_axi_gmem0_WDATA[18] = \<const0> ;
  assign m_axi_gmem0_WDATA[17] = \<const0> ;
  assign m_axi_gmem0_WDATA[16] = \<const0> ;
  assign m_axi_gmem0_WDATA[15] = \<const0> ;
  assign m_axi_gmem0_WDATA[14] = \<const0> ;
  assign m_axi_gmem0_WDATA[13] = \<const0> ;
  assign m_axi_gmem0_WDATA[12] = \<const0> ;
  assign m_axi_gmem0_WDATA[11] = \<const0> ;
  assign m_axi_gmem0_WDATA[10] = \<const0> ;
  assign m_axi_gmem0_WDATA[9] = \<const0> ;
  assign m_axi_gmem0_WDATA[8] = \<const0> ;
  assign m_axi_gmem0_WDATA[7] = \<const0> ;
  assign m_axi_gmem0_WDATA[6] = \<const0> ;
  assign m_axi_gmem0_WDATA[5] = \<const0> ;
  assign m_axi_gmem0_WDATA[4] = \<const0> ;
  assign m_axi_gmem0_WDATA[3] = \<const0> ;
  assign m_axi_gmem0_WDATA[2] = \<const0> ;
  assign m_axi_gmem0_WDATA[1] = \<const0> ;
  assign m_axi_gmem0_WDATA[0] = \<const0> ;
  assign m_axi_gmem0_WID[0] = \<const0> ;
  assign m_axi_gmem0_WLAST = \<const0> ;
  assign m_axi_gmem0_WSTRB[3] = \<const0> ;
  assign m_axi_gmem0_WSTRB[2] = \<const0> ;
  assign m_axi_gmem0_WSTRB[1] = \<const0> ;
  assign m_axi_gmem0_WSTRB[0] = \<const0> ;
  assign m_axi_gmem0_WUSER[0] = \<const0> ;
  assign m_axi_gmem0_WVALID = \<const0> ;
  assign m_axi_gmem1_ARADDR[63:2] = \^m_axi_gmem1_ARADDR [63:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[63] = \<const0> ;
  assign m_axi_gmem1_AWADDR[62] = \<const0> ;
  assign m_axi_gmem1_AWADDR[61] = \<const0> ;
  assign m_axi_gmem1_AWADDR[60] = \<const0> ;
  assign m_axi_gmem1_AWADDR[59] = \<const0> ;
  assign m_axi_gmem1_AWADDR[58] = \<const0> ;
  assign m_axi_gmem1_AWADDR[57] = \<const0> ;
  assign m_axi_gmem1_AWADDR[56] = \<const0> ;
  assign m_axi_gmem1_AWADDR[55] = \<const0> ;
  assign m_axi_gmem1_AWADDR[54] = \<const0> ;
  assign m_axi_gmem1_AWADDR[53] = \<const0> ;
  assign m_axi_gmem1_AWADDR[52] = \<const0> ;
  assign m_axi_gmem1_AWADDR[51] = \<const0> ;
  assign m_axi_gmem1_AWADDR[50] = \<const0> ;
  assign m_axi_gmem1_AWADDR[49] = \<const0> ;
  assign m_axi_gmem1_AWADDR[48] = \<const0> ;
  assign m_axi_gmem1_AWADDR[47] = \<const0> ;
  assign m_axi_gmem1_AWADDR[46] = \<const0> ;
  assign m_axi_gmem1_AWADDR[45] = \<const0> ;
  assign m_axi_gmem1_AWADDR[44] = \<const0> ;
  assign m_axi_gmem1_AWADDR[43] = \<const0> ;
  assign m_axi_gmem1_AWADDR[42] = \<const0> ;
  assign m_axi_gmem1_AWADDR[41] = \<const0> ;
  assign m_axi_gmem1_AWADDR[40] = \<const0> ;
  assign m_axi_gmem1_AWADDR[39] = \<const0> ;
  assign m_axi_gmem1_AWADDR[38] = \<const0> ;
  assign m_axi_gmem1_AWADDR[37] = \<const0> ;
  assign m_axi_gmem1_AWADDR[36] = \<const0> ;
  assign m_axi_gmem1_AWADDR[35] = \<const0> ;
  assign m_axi_gmem1_AWADDR[34] = \<const0> ;
  assign m_axi_gmem1_AWADDR[33] = \<const0> ;
  assign m_axi_gmem1_AWADDR[32] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWUSER[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_BREADY = \<const0> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WUSER[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign m_axi_gmem2_ARADDR[63] = \<const0> ;
  assign m_axi_gmem2_ARADDR[62] = \<const0> ;
  assign m_axi_gmem2_ARADDR[61] = \<const0> ;
  assign m_axi_gmem2_ARADDR[60] = \<const0> ;
  assign m_axi_gmem2_ARADDR[59] = \<const0> ;
  assign m_axi_gmem2_ARADDR[58] = \<const0> ;
  assign m_axi_gmem2_ARADDR[57] = \<const0> ;
  assign m_axi_gmem2_ARADDR[56] = \<const0> ;
  assign m_axi_gmem2_ARADDR[55] = \<const0> ;
  assign m_axi_gmem2_ARADDR[54] = \<const0> ;
  assign m_axi_gmem2_ARADDR[53] = \<const0> ;
  assign m_axi_gmem2_ARADDR[52] = \<const0> ;
  assign m_axi_gmem2_ARADDR[51] = \<const0> ;
  assign m_axi_gmem2_ARADDR[50] = \<const0> ;
  assign m_axi_gmem2_ARADDR[49] = \<const0> ;
  assign m_axi_gmem2_ARADDR[48] = \<const0> ;
  assign m_axi_gmem2_ARADDR[47] = \<const0> ;
  assign m_axi_gmem2_ARADDR[46] = \<const0> ;
  assign m_axi_gmem2_ARADDR[45] = \<const0> ;
  assign m_axi_gmem2_ARADDR[44] = \<const0> ;
  assign m_axi_gmem2_ARADDR[43] = \<const0> ;
  assign m_axi_gmem2_ARADDR[42] = \<const0> ;
  assign m_axi_gmem2_ARADDR[41] = \<const0> ;
  assign m_axi_gmem2_ARADDR[40] = \<const0> ;
  assign m_axi_gmem2_ARADDR[39] = \<const0> ;
  assign m_axi_gmem2_ARADDR[38] = \<const0> ;
  assign m_axi_gmem2_ARADDR[37] = \<const0> ;
  assign m_axi_gmem2_ARADDR[36] = \<const0> ;
  assign m_axi_gmem2_ARADDR[35] = \<const0> ;
  assign m_axi_gmem2_ARADDR[34] = \<const0> ;
  assign m_axi_gmem2_ARADDR[33] = \<const0> ;
  assign m_axi_gmem2_ARADDR[32] = \<const0> ;
  assign m_axi_gmem2_ARADDR[31] = \<const0> ;
  assign m_axi_gmem2_ARADDR[30] = \<const0> ;
  assign m_axi_gmem2_ARADDR[29] = \<const0> ;
  assign m_axi_gmem2_ARADDR[28] = \<const0> ;
  assign m_axi_gmem2_ARADDR[27] = \<const0> ;
  assign m_axi_gmem2_ARADDR[26] = \<const0> ;
  assign m_axi_gmem2_ARADDR[25] = \<const0> ;
  assign m_axi_gmem2_ARADDR[24] = \<const0> ;
  assign m_axi_gmem2_ARADDR[23] = \<const0> ;
  assign m_axi_gmem2_ARADDR[22] = \<const0> ;
  assign m_axi_gmem2_ARADDR[21] = \<const0> ;
  assign m_axi_gmem2_ARADDR[20] = \<const0> ;
  assign m_axi_gmem2_ARADDR[19] = \<const0> ;
  assign m_axi_gmem2_ARADDR[18] = \<const0> ;
  assign m_axi_gmem2_ARADDR[17] = \<const0> ;
  assign m_axi_gmem2_ARADDR[16] = \<const0> ;
  assign m_axi_gmem2_ARADDR[15] = \<const0> ;
  assign m_axi_gmem2_ARADDR[14] = \<const0> ;
  assign m_axi_gmem2_ARADDR[13] = \<const0> ;
  assign m_axi_gmem2_ARADDR[12] = \<const0> ;
  assign m_axi_gmem2_ARADDR[11] = \<const0> ;
  assign m_axi_gmem2_ARADDR[10] = \<const0> ;
  assign m_axi_gmem2_ARADDR[9] = \<const0> ;
  assign m_axi_gmem2_ARADDR[8] = \<const0> ;
  assign m_axi_gmem2_ARADDR[7] = \<const0> ;
  assign m_axi_gmem2_ARADDR[6] = \<const0> ;
  assign m_axi_gmem2_ARADDR[5] = \<const0> ;
  assign m_axi_gmem2_ARADDR[4] = \<const0> ;
  assign m_axi_gmem2_ARADDR[3] = \<const0> ;
  assign m_axi_gmem2_ARADDR[2] = \<const0> ;
  assign m_axi_gmem2_ARADDR[1] = \<const0> ;
  assign m_axi_gmem2_ARADDR[0] = \<const0> ;
  assign m_axi_gmem2_ARBURST[1] = \<const0> ;
  assign m_axi_gmem2_ARBURST[0] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem2_ARID[0] = \<const0> ;
  assign m_axi_gmem2_ARLEN[7] = \<const0> ;
  assign m_axi_gmem2_ARLEN[6] = \<const0> ;
  assign m_axi_gmem2_ARLEN[5] = \<const0> ;
  assign m_axi_gmem2_ARLEN[4] = \<const0> ;
  assign m_axi_gmem2_ARLEN[3] = \<const0> ;
  assign m_axi_gmem2_ARLEN[2] = \<const0> ;
  assign m_axi_gmem2_ARLEN[1] = \<const0> ;
  assign m_axi_gmem2_ARLEN[0] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem2_ARPROT[2] = \<const0> ;
  assign m_axi_gmem2_ARPROT[1] = \<const0> ;
  assign m_axi_gmem2_ARPROT[0] = \<const0> ;
  assign m_axi_gmem2_ARQOS[3] = \<const0> ;
  assign m_axi_gmem2_ARQOS[2] = \<const0> ;
  assign m_axi_gmem2_ARQOS[1] = \<const0> ;
  assign m_axi_gmem2_ARQOS[0] = \<const0> ;
  assign m_axi_gmem2_ARREGION[3] = \<const0> ;
  assign m_axi_gmem2_ARREGION[2] = \<const0> ;
  assign m_axi_gmem2_ARREGION[1] = \<const0> ;
  assign m_axi_gmem2_ARREGION[0] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem2_ARUSER[0] = \<const0> ;
  assign m_axi_gmem2_ARVALID = \<const0> ;
  assign m_axi_gmem2_AWADDR[63:2] = \^m_axi_gmem2_AWADDR [63:2];
  assign m_axi_gmem2_AWADDR[1] = \<const0> ;
  assign m_axi_gmem2_AWADDR[0] = \<const0> ;
  assign m_axi_gmem2_AWBURST[1] = \<const0> ;
  assign m_axi_gmem2_AWBURST[0] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem2_AWID[0] = \<const0> ;
  assign m_axi_gmem2_AWLEN[7] = \<const0> ;
  assign m_axi_gmem2_AWLEN[6] = \<const0> ;
  assign m_axi_gmem2_AWLEN[5] = \<const0> ;
  assign m_axi_gmem2_AWLEN[4] = \<const0> ;
  assign m_axi_gmem2_AWLEN[3:0] = \^m_axi_gmem2_AWLEN [3:0];
  assign m_axi_gmem2_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem2_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem2_AWPROT[2] = \<const0> ;
  assign m_axi_gmem2_AWPROT[1] = \<const0> ;
  assign m_axi_gmem2_AWPROT[0] = \<const0> ;
  assign m_axi_gmem2_AWQOS[3] = \<const0> ;
  assign m_axi_gmem2_AWQOS[2] = \<const0> ;
  assign m_axi_gmem2_AWQOS[1] = \<const0> ;
  assign m_axi_gmem2_AWQOS[0] = \<const0> ;
  assign m_axi_gmem2_AWREGION[3] = \<const0> ;
  assign m_axi_gmem2_AWREGION[2] = \<const0> ;
  assign m_axi_gmem2_AWREGION[1] = \<const0> ;
  assign m_axi_gmem2_AWREGION[0] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem2_AWUSER[0] = \<const0> ;
  assign m_axi_gmem2_WID[0] = \<const0> ;
  assign m_axi_gmem2_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RDATA[31] = \<const0> ;
  assign s_axi_control_RDATA[30] = \<const0> ;
  assign s_axi_control_RDATA[29] = \<const0> ;
  assign s_axi_control_RDATA[28] = \<const0> ;
  assign s_axi_control_RDATA[27] = \<const0> ;
  assign s_axi_control_RDATA[26] = \<const0> ;
  assign s_axi_control_RDATA[25] = \<const0> ;
  assign s_axi_control_RDATA[24] = \<const0> ;
  assign s_axi_control_RDATA[23] = \<const0> ;
  assign s_axi_control_RDATA[22] = \<const0> ;
  assign s_axi_control_RDATA[21] = \<const0> ;
  assign s_axi_control_RDATA[20] = \<const0> ;
  assign s_axi_control_RDATA[19] = \<const0> ;
  assign s_axi_control_RDATA[18] = \<const0> ;
  assign s_axi_control_RDATA[17] = \<const0> ;
  assign s_axi_control_RDATA[16] = \<const0> ;
  assign s_axi_control_RDATA[15] = \<const0> ;
  assign s_axi_control_RDATA[14] = \<const0> ;
  assign s_axi_control_RDATA[13] = \<const0> ;
  assign s_axi_control_RDATA[12] = \<const0> ;
  assign s_axi_control_RDATA[11] = \<const0> ;
  assign s_axi_control_RDATA[10] = \<const0> ;
  assign s_axi_control_RDATA[9] = \<const0> ;
  assign s_axi_control_RDATA[8] = \<const0> ;
  assign s_axi_control_RDATA[7] = \^s_axi_control_RDATA [7];
  assign s_axi_control_RDATA[6] = \<const0> ;
  assign s_axi_control_RDATA[5] = \<const0> ;
  assign s_axi_control_RDATA[4] = \<const0> ;
  assign s_axi_control_RDATA[3:0] = \^s_axi_control_RDATA [3:0];
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign s_axi_control_r_BRESP[1] = \<const0> ;
  assign s_axi_control_r_BRESP[0] = \<const0> ;
  assign s_axi_control_r_RRESP[1] = \<const0> ;
  assign s_axi_control_r_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Array2xfMat_8_0_32_32_1_5 Array2xfMat_8_0_32_32_1_5_U0
       (.Array2xfMat_8_0_32_32_1_5_U0_ap_ready(Array2xfMat_8_0_32_32_1_5_U0_ap_ready),
        .Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID),
        .Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY),
        .D({Array2xfMat_8_0_32_32_1_5_U0_n_3,Array2xfMat_8_0_32_32_1_5_U0_n_4,Array2xfMat_8_0_32_32_1_5_U0_n_5,Array2xfMat_8_0_32_32_1_5_U0_n_6,Array2xfMat_8_0_32_32_1_5_U0_n_7,Array2xfMat_8_0_32_32_1_5_U0_n_8,Array2xfMat_8_0_32_32_1_5_U0_n_9,Array2xfMat_8_0_32_32_1_5_U0_n_10,Array2xfMat_8_0_32_32_1_5_U0_n_11,Array2xfMat_8_0_32_32_1_5_U0_n_12,Array2xfMat_8_0_32_32_1_5_U0_n_13}),
        .E(\bus_read/rs_rreq/load_p2 ),
        .Q(ap_CS_fsm_state1),
        .\SRL_SIG_reg[0][10] ({Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARLEN,Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARADDR}),
        .\SRL_SIG_reg[1][0] (gmem0_RVALID),
        .\ap_CS_fsm_reg[1]_0 (Array2xfMat_8_0_32_32_1_5_U0_n_94),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153(\grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready(ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready),
        .ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg(Array2xfMat_8_0_32_32_1_5_U0_n_98),
        .\bLast_reg_790_pp0_iter3_reg_reg[0] (Array2xfMat_8_0_32_32_1_5_U0_n_99),
        .\data_p1_reg[74] (\bus_read/data_p2 ),
        .\dstMat_cols_read_reg_106_reg[31]_0 (imgInput1_cols_c_dout),
        .\dstMat_rows_read_reg_101_reg[31]_0 (imgInput1_rows_c_dout),
        .gmem0_ARREADY(gmem0_ARREADY),
        .\gmem0_addr_read_reg_162_reg[7] (gmem0_RDATA),
        .imgInput1_cols_c12_full_n(imgInput1_cols_c12_full_n),
        .imgInput1_cols_c_empty_n(imgInput1_cols_c_empty_n),
        .imgInput1_data_full_n(imgInput1_data_full_n),
        .imgInput1_rows_c11_full_n(imgInput1_rows_c11_full_n),
        .imgInput1_rows_c_empty_n(imgInput1_rows_c_empty_n),
        .img_in1_c_empty_n(img_in1_c_empty_n),
        .int_ap_start_reg(Array2xfMat_8_0_32_32_1_5_U0_n_15),
        .internal_full_n_reg(Array2xfMat_8_0_32_32_1_5_U0_n_95),
        .internal_full_n_reg_0(Array2xfMat_8_0_32_32_1_5_U0_n_96),
        .load_p1_from_p2(\bus_read/rs_rreq/load_p1_from_p2 ),
        .shiftReg_ce(shiftReg_ce),
        .\srcPtr_read_reg_96_reg[63]_0 (img_in1_c_dout),
        .start_for_absdiff_0_32_32_1_U0_full_n(start_for_absdiff_0_32_32_1_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(Array2xfMat_8_0_32_32_1_5_U0_n_97));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Array2xfMat_8_0_32_32_1_s Array2xfMat_8_0_32_32_1_U0
       (.Array2xfMat_8_0_32_32_1_U0_ap_ready(Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID),
        .Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY),
        .D({Array2xfMat_8_0_32_32_1_U0_n_2,Array2xfMat_8_0_32_32_1_U0_n_3,Array2xfMat_8_0_32_32_1_U0_n_4,Array2xfMat_8_0_32_32_1_U0_n_5,Array2xfMat_8_0_32_32_1_U0_n_6,Array2xfMat_8_0_32_32_1_U0_n_7,Array2xfMat_8_0_32_32_1_U0_n_8,Array2xfMat_8_0_32_32_1_U0_n_9,Array2xfMat_8_0_32_32_1_U0_n_10,Array2xfMat_8_0_32_32_1_U0_n_11,Array2xfMat_8_0_32_32_1_U0_n_12}),
        .E(\bus_read/rs_rreq/load_p2_2 ),
        .Q(ap_CS_fsm_state1_1),
        .\SRL_SIG_reg[0][10] ({Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARLEN,Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARADDR}),
        .\SRL_SIG_reg[1][0] (gmem1_RVALID),
        .\ap_CS_fsm_reg[1]_0 (Array2xfMat_8_0_32_32_1_U0_n_14),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153(\grp_Axi2Mat_fu_60/AxiStream2MatStream_U0/ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready(ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg(Array2xfMat_8_0_32_32_1_U0_n_15),
        .\bLast_reg_790_pp0_iter3_reg_reg[0] (Array2xfMat_8_0_32_32_1_U0_n_17),
        .\data_p1_reg[74] (\bus_read/data_p2_8 ),
        .\gmem0_addr_read_reg_162_reg[7] (gmem1_RDATA),
        .gmem1_ARREADY(gmem1_ARREADY),
        .grp_Axi2Mat_fu_60_ap_start_reg_reg_0(img_in2_c_U_n_1),
        .imgInput2_data_full_n(imgInput2_data_full_n),
        .load_p1_from_p2(\bus_read/rs_rreq/load_p1_from_p2_7 ),
        .p_read(imgInput2_rows_channel_dout),
        .p_read1(imgInput2_cols_channel_dout),
        .shiftReg_ce(shiftReg_ce_0),
        .srcPtr_dout(img_in2_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Block_split1_proc22 Block_split1_proc22_U0
       (.Array2xfMat_8_0_32_32_1_5_U0_ap_ready(Array2xfMat_8_0_32_32_1_5_U0_ap_ready),
        .Array2xfMat_8_0_32_32_1_U0_ap_ready(Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .Block_split1_proc22_U0_ap_continue(Block_split1_proc22_U0_ap_continue),
        .Block_split1_proc22_U0_ap_done(Block_split1_proc22_U0_ap_done),
        .Block_split1_proc22_U0_ap_idle(Block_split1_proc22_U0_ap_idle),
        .D(Block_split1_proc22_U0_ap_return_1),
        .ap_clk(ap_clk),
        .ap_done_reg_reg_0(Block_split1_proc22_U0_n_33),
        .\ap_return_0_preg_reg[31]_0 (Block_split1_proc22_U0_ap_return_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(Block_split1_proc22_U0_n_75),
        .ap_rst_n_1(Block_split1_proc22_U0_n_76),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready(ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready),
        .ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready(ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg(Block_split1_proc22_U0_n_74),
        .ap_sync_reg_channel_write_imgInput2_cols_channel(ap_sync_reg_channel_write_imgInput2_cols_channel),
        .ap_sync_reg_channel_write_imgInput2_rows_channel_reg(ap_sync_reg_channel_write_imgInput2_rows_channel_reg_n_0),
        .height(height),
        .imgInput1_cols_c_full_n(imgInput1_cols_c_full_n),
        .imgInput1_rows_c_full_n(imgInput1_rows_c_full_n),
        .imgInput2_cols_channel_full_n(imgInput2_cols_channel_full_n),
        .imgInput2_rows_channel_full_n(imgInput2_rows_channel_full_n),
        .imgOutput_cols_c_full_n(imgOutput_cols_c_full_n),
        .imgOutput_rows_c_full_n(imgOutput_rows_c_full_n),
        .img_out_c_full_n(img_out_c_full_n),
        .internal_full_n_reg(Block_split1_proc22_U0_n_69),
        .internal_full_n_reg_0(Block_split1_proc22_U0_n_70),
        .internal_full_n_reg_1(Block_split1_proc22_U0_n_71),
        .internal_full_n_reg_2(Block_split1_proc22_U0_n_72),
        .internal_full_n_reg_3(Block_split1_proc22_U0_n_73),
        .start_for_xfMat2Array_8_0_32_32_1_1_U0_full_n(start_for_xfMat2Array_8_0_32_32_1_1_U0_full_n),
        .start_once_reg(start_once_reg_3),
        .start_once_reg_reg_0(imgOutput_rows_c_U_n_2),
        .start_once_reg_reg_1(ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg_n_0),
        .width(width));
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_absdiff_0_32_32_1_s absdiff_0_32_32_1_U0
       (.CO(icmp_ln878_fu_133_p2),
        .D({absdiff_0_32_32_1_U0_imgOutput_436_din,trunc_ln270_reg_220}),
        .E(shiftReg_ce_4),
        .Q({ap_CS_fsm_state2,ap_CS_fsm_state1_6}),
        .absdiff_0_32_32_1_U0_ap_ready(absdiff_0_32_32_1_U0_ap_ready),
        .absdiff_0_32_32_1_U0_ap_start(absdiff_0_32_32_1_U0_ap_start),
        .absdiff_0_32_32_1_U0_imgInput2_435_read(absdiff_0_32_32_1_U0_imgInput2_435_read),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2_reg_0(absdiff_0_32_32_1_U0_n_10),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\image_height_reg_192_reg[15]_0 (imgInput1_rows_c11_dout),
        .\image_width_reg_187_reg[15]_0 (imgInput1_cols_c12_dout),
        .imgInput1_cols_c12_empty_n(imgInput1_cols_c12_empty_n),
        .imgInput1_data_empty_n(imgInput1_data_empty_n),
        .imgInput1_rows_c11_empty_n(imgInput1_rows_c11_empty_n),
        .imgInput2_data_empty_n(imgInput2_data_empty_n),
        .imgOutput_data_full_n(imgOutput_data_full_n),
        .internal_empty_n_reg(absdiff_0_32_32_1_U0_n_5),
        .internal_empty_n_reg_0(absdiff_0_32_32_1_U0_n_7),
        .internal_empty_n_reg_1(absdiff_0_32_32_1_U0_n_11),
        .internal_empty_n_reg_2(absdiff_0_32_32_1_U0_n_12),
        .mOutPtr110_out(mOutPtr110_out_5),
        .mOutPtr110_out_0(mOutPtr110_out),
        .\mOutPtr_reg[0] (Array2xfMat_8_0_32_32_1_5_U0_n_94),
        .\mOutPtr_reg[0]_0 (imgInput1_data_U_n_0),
        .\mOutPtr_reg[0]_1 (Array2xfMat_8_0_32_32_1_U0_n_14),
        .\mOutPtr_reg[0]_2 (imgInput2_data_U_n_0),
        .sub_ln270_fu_157_p2({p_0_in,imgInput1_data_U_n_4,imgInput1_data_U_n_5,imgInput1_data_U_n_6,imgInput1_data_U_n_7,imgInput1_data_U_n_8,imgInput1_data_U_n_9,imgInput1_data_U_n_10,imgInput1_data_U_n_11}));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Array2xfMat_8_0_32_32_1_5_U0_n_98),
        .Q(ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Array2xfMat_8_0_32_32_1_U0_n_15),
        .Q(ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_split1_proc22_U0_n_74),
        .Q(ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_imgInput2_cols_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_split1_proc22_U0_n_76),
        .Q(ap_sync_reg_channel_write_imgInput2_cols_channel),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_imgInput2_rows_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Block_split1_proc22_U0_n_75),
        .Q(ap_sync_reg_channel_write_imgInput2_rows_channel_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_control_r_s_axi control_r_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_r_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_r_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_r_WREADY),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .img_in1(img_in1),
        .img_in2(img_in2),
        .img_out(img_out),
        .s_axi_control_r_ARADDR(s_axi_control_r_ARADDR),
        .s_axi_control_r_ARVALID(s_axi_control_r_ARVALID),
        .s_axi_control_r_AWADDR(s_axi_control_r_AWADDR),
        .s_axi_control_r_AWVALID(s_axi_control_r_AWVALID),
        .s_axi_control_r_BREADY(s_axi_control_r_BREADY),
        .s_axi_control_r_BVALID(s_axi_control_r_BVALID),
        .s_axi_control_r_RDATA(s_axi_control_r_RDATA),
        .s_axi_control_r_RREADY(s_axi_control_r_RREADY),
        .s_axi_control_r_RVALID(s_axi_control_r_RVALID),
        .s_axi_control_r_WDATA(s_axi_control_r_WDATA),
        .s_axi_control_r_WSTRB(s_axi_control_r_WSTRB),
        .s_axi_control_r_WVALID(s_axi_control_r_WVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_control_s_axi control_s_axi_U
       (.Array2xfMat_8_0_32_32_1_U0_ap_start(Array2xfMat_8_0_32_32_1_U0_ap_start),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready(ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .imgInput2_cols_channel_empty_n(imgInput2_cols_channel_empty_n),
        .imgInput2_rows_channel_empty_n(imgInput2_rows_channel_empty_n),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA({\^s_axi_control_RDATA [7],\^s_axi_control_RDATA [3:0]}),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA({s_axi_control_WDATA[7],s_axi_control_WDATA[1:0]}),
        .s_axi_control_WSTRB(s_axi_control_WSTRB[0]),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .xfMat2Array_8_0_32_32_1_1_U0_ap_done(xfMat2Array_8_0_32_32_1_1_U0_ap_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem0_m_axi gmem0_m_axi_U
       (.Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID),
        .Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY),
        .D({m_axi_gmem0_RLAST,m_axi_gmem0_RDATA}),
        .E(\bus_read/rs_rreq/load_p2 ),
        .Q(gmem0_RVALID),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem0_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem0_ARLEN ),
        .\data_p1_reg[74] ({Array2xfMat_8_0_32_32_1_5_U0_n_3,Array2xfMat_8_0_32_32_1_5_U0_n_4,Array2xfMat_8_0_32_32_1_5_U0_n_5,Array2xfMat_8_0_32_32_1_5_U0_n_6,Array2xfMat_8_0_32_32_1_5_U0_n_7,Array2xfMat_8_0_32_32_1_5_U0_n_8,Array2xfMat_8_0_32_32_1_5_U0_n_9,Array2xfMat_8_0_32_32_1_5_U0_n_10,Array2xfMat_8_0_32_32_1_5_U0_n_11,Array2xfMat_8_0_32_32_1_5_U0_n_12,Array2xfMat_8_0_32_32_1_5_U0_n_13}),
        .\data_p1_reg[7] (gmem0_RDATA),
        .\data_p2_reg[74] (\bus_read/data_p2 ),
        .\data_p2_reg[74]_0 ({Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARLEN,Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARADDR}),
        .full_n_reg(m_axi_gmem0_RREADY),
        .gmem0_ARREADY(gmem0_ARREADY),
        .load_p1_from_p2(\bus_read/rs_rreq/load_p1_from_p2 ),
        .m_axi_gmem0_ARADDR(\^m_axi_gmem0_ARADDR ),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem1_m_axi gmem1_m_axi_U
       (.Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID),
        .Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY),
        .D({m_axi_gmem1_RLAST,m_axi_gmem1_RDATA}),
        .E(\bus_read/rs_rreq/load_p2_2 ),
        .Q(gmem1_RVALID),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg (m_axi_gmem1_ARVALID),
        .\could_multi_bursts.arlen_buf_reg[3] (\^m_axi_gmem1_ARLEN ),
        .\data_p1_reg[74] ({Array2xfMat_8_0_32_32_1_U0_n_2,Array2xfMat_8_0_32_32_1_U0_n_3,Array2xfMat_8_0_32_32_1_U0_n_4,Array2xfMat_8_0_32_32_1_U0_n_5,Array2xfMat_8_0_32_32_1_U0_n_6,Array2xfMat_8_0_32_32_1_U0_n_7,Array2xfMat_8_0_32_32_1_U0_n_8,Array2xfMat_8_0_32_32_1_U0_n_9,Array2xfMat_8_0_32_32_1_U0_n_10,Array2xfMat_8_0_32_32_1_U0_n_11,Array2xfMat_8_0_32_32_1_U0_n_12}),
        .\data_p1_reg[7] (gmem1_RDATA),
        .\data_p2_reg[74] (\bus_read/data_p2_8 ),
        .\data_p2_reg[74]_0 ({Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARLEN,Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARADDR}),
        .full_n_reg(m_axi_gmem1_RREADY),
        .gmem1_ARREADY(gmem1_ARREADY),
        .load_p1_from_p2(\bus_read/rs_rreq/load_p1_from_p2_7 ),
        .m_axi_gmem1_ARADDR(\^m_axi_gmem1_ARADDR ),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi gmem2_m_axi_U
       (.D({xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWLEN,xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWADDR}),
        .DI(\bus_write/buff_wdata/mOutPtr19_out ),
        .E(\bus_write/rs_wreq/load_p2 ),
        .Q(xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_WDATA),
        .WEA(xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_WVALID),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.awlen_buf_reg[3] (\^m_axi_gmem2_AWLEN ),
        .\data_p1_reg[74] ({xfMat2Array_8_0_32_32_1_1_U0_n_7,xfMat2Array_8_0_32_32_1_1_U0_n_8,xfMat2Array_8_0_32_32_1_1_U0_n_9,xfMat2Array_8_0_32_32_1_1_U0_n_10,xfMat2Array_8_0_32_32_1_1_U0_n_11,xfMat2Array_8_0_32_32_1_1_U0_n_12,xfMat2Array_8_0_32_32_1_1_U0_n_13,xfMat2Array_8_0_32_32_1_1_U0_n_14,xfMat2Array_8_0_32_32_1_1_U0_n_15,xfMat2Array_8_0_32_32_1_1_U0_n_16,xfMat2Array_8_0_32_32_1_1_U0_n_17}),
        .\data_p2_reg[74] (\bus_write/data_p2 ),
        .data_vld_reg(gmem2_m_axi_U_n_3),
        .empty_n_reg(xfMat2Array_8_0_32_32_1_1_U0_n_18),
        .full_n_reg(m_axi_gmem2_BREADY),
        .full_n_reg_0(m_axi_gmem2_RREADY),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .load_p1_from_p2(\bus_write/rs_wreq/load_p1_from_p2 ),
        .\mOutPtr_reg[7] (xfMat2Array_8_0_32_32_1_1_U0_n_0),
        .m_axi_gmem2_AWADDR(\^m_axi_gmem2_AWADDR ),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .p_10_in(\bus_write/fifo_resp_to_user/p_10_in ),
        .pop(\bus_write/buff_wdata/pop ),
        .push(\bus_write/buff_wdata/push ),
        .xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID(xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1 imgInput1_cols_c12_U
       (.D(imgInput1_cols_c_dout[15:0]),
        .Q(ap_CS_fsm_state1_6),
        .\SRL_SIG_reg[1][0] (Array2xfMat_8_0_32_32_1_5_U0_n_15),
        .\SRL_SIG_reg[1][15] (imgInput1_cols_c12_dout),
        .absdiff_0_32_32_1_U0_ap_start(absdiff_0_32_32_1_U0_ap_start),
        .absdiff_0_32_32_1_U0_p_src1_cols_read(absdiff_0_32_32_1_U0_p_src1_cols_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgInput1_cols_c12_empty_n(imgInput1_cols_c12_empty_n),
        .imgInput1_cols_c12_full_n(imgInput1_cols_c12_full_n),
        .imgInput1_rows_c11_empty_n(imgInput1_rows_c11_empty_n),
        .internal_empty_n_reg_0(Array2xfMat_8_0_32_32_1_5_U0_n_96));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_0 imgInput1_cols_c_U
       (.\SRL_SIG_reg[1][0] (Block_split1_proc22_U0_n_33),
        .\SRL_SIG_reg[1][31] (imgInput1_cols_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgInput1_cols_c_empty_n(imgInput1_cols_c_empty_n),
        .imgInput1_cols_c_full_n(imgInput1_cols_c_full_n),
        .internal_empty_n_reg_0(Block_split1_proc22_U0_n_70),
        .\mOutPtr_reg[0]_0 (Array2xfMat_8_0_32_32_1_5_U0_n_15),
        .width(width));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_x0 imgInput1_data_U
       (.D(\SRL_SIG_reg[0]_10 ),
        .Q(\SRL_SIG_reg[1]_9 ),
        .\SRL_SIG_reg[0][0] (Array2xfMat_8_0_32_32_1_5_U0_n_99),
        .absdiff_0_32_32_1_U0_imgInput2_435_read(absdiff_0_32_32_1_U0_imgInput2_435_read),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153(\grp_Axi2Mat_fu_82/AxiStream2MatStream_U0/ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgInput1_data_empty_n(imgInput1_data_empty_n),
        .imgInput1_data_full_n(imgInput1_data_full_n),
        .internal_full_n_reg_0(absdiff_0_32_32_1_U0_n_11),
        .mOutPtr110_out(mOutPtr110_out_5),
        .\mOutPtr_reg[0]_0 (imgInput1_data_U_n_0),
        .\mOutPtr_reg[0]_1 (absdiff_0_32_32_1_U0_n_5),
        .\mOutPtr_reg[1]_0 (Array2xfMat_8_0_32_32_1_5_U0_n_94),
        .shiftReg_addr(shiftReg_addr),
        .shiftReg_ce(shiftReg_ce),
        .sub_ln270_fu_157_p2({p_0_in,imgInput1_data_U_n_4,imgInput1_data_U_n_5,imgInput1_data_U_n_6,imgInput1_data_U_n_7,imgInput1_data_U_n_8,imgInput1_data_U_n_9,imgInput1_data_U_n_10,imgInput1_data_U_n_11}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_1 imgInput1_rows_c11_U
       (.D(imgInput1_rows_c_dout[15:0]),
        .Q(ap_CS_fsm_state1_6),
        .\SRL_SIG_reg[1][0] (Array2xfMat_8_0_32_32_1_5_U0_n_15),
        .\SRL_SIG_reg[1][15] (imgInput1_rows_c11_dout),
        .absdiff_0_32_32_1_U0_ap_start(absdiff_0_32_32_1_U0_ap_start),
        .absdiff_0_32_32_1_U0_p_src1_cols_read(absdiff_0_32_32_1_U0_p_src1_cols_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgInput1_cols_c12_empty_n(imgInput1_cols_c12_empty_n),
        .imgInput1_rows_c11_empty_n(imgInput1_rows_c11_empty_n),
        .imgInput1_rows_c11_full_n(imgInput1_rows_c11_full_n),
        .internal_empty_n_reg_0(Array2xfMat_8_0_32_32_1_5_U0_n_95));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_2 imgInput1_rows_c_U
       (.\SRL_SIG_reg[1][0] (Block_split1_proc22_U0_n_33),
        .\SRL_SIG_reg[1][31] (imgInput1_rows_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .height(height),
        .imgInput1_rows_c_empty_n(imgInput1_rows_c_empty_n),
        .imgInput1_rows_c_full_n(imgInput1_rows_c_full_n),
        .internal_empty_n_reg_0(Block_split1_proc22_U0_n_69),
        .\mOutPtr_reg[0]_0 (Array2xfMat_8_0_32_32_1_5_U0_n_15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_3 imgInput2_cols_channel_U
       (.Array2xfMat_8_0_32_32_1_U0_ap_ready(Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .Block_split1_proc22_U0_ap_done(Block_split1_proc22_U0_ap_done),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_imgInput2_cols_channel0(ap_sync_channel_write_imgInput2_cols_channel0),
        .ap_sync_reg_channel_write_imgInput2_cols_channel(ap_sync_reg_channel_write_imgInput2_cols_channel),
        .if_din(Block_split1_proc22_U0_ap_return_1),
        .imgInput2_cols_channel_empty_n(imgInput2_cols_channel_empty_n),
        .imgInput2_cols_channel_full_n(imgInput2_cols_channel_full_n),
        .p_read1(imgInput2_cols_channel_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_x0_4 imgInput2_data_U
       (.D(\SRL_SIG_reg[0]_10 ),
        .Q(\SRL_SIG_reg[1]_9 ),
        .\SRL_SIG_reg[0][0] (Array2xfMat_8_0_32_32_1_U0_n_17),
        .absdiff_0_32_32_1_U0_imgInput2_435_read(absdiff_0_32_32_1_U0_imgInput2_435_read),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153(\grp_Axi2Mat_fu_60/AxiStream2MatStream_U0/ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153 ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgInput2_data_empty_n(imgInput2_data_empty_n),
        .imgInput2_data_full_n(imgInput2_data_full_n),
        .internal_full_n_reg_0(absdiff_0_32_32_1_U0_n_12),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0]_0 (imgInput2_data_U_n_0),
        .\mOutPtr_reg[0]_1 (absdiff_0_32_32_1_U0_n_7),
        .\mOutPtr_reg[1]_0 (Array2xfMat_8_0_32_32_1_U0_n_14),
        .shiftReg_addr(shiftReg_addr),
        .shiftReg_ce(shiftReg_ce_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_5 imgInput2_rows_channel_U
       (.Array2xfMat_8_0_32_32_1_U0_ap_ready(Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .Block_split1_proc22_U0_ap_continue(Block_split1_proc22_U0_ap_continue),
        .Block_split1_proc22_U0_ap_done(Block_split1_proc22_U0_ap_done),
        .\SRL_SIG_reg[1][0] (ap_sync_reg_channel_write_imgInput2_rows_channel_reg_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_imgInput2_cols_channel0(ap_sync_channel_write_imgInput2_cols_channel0),
        .ap_sync_reg_channel_write_imgInput2_cols_channel(ap_sync_reg_channel_write_imgInput2_cols_channel),
        .if_din(Block_split1_proc22_U0_ap_return_0),
        .imgInput2_rows_channel_empty_n(imgInput2_rows_channel_empty_n),
        .imgInput2_rows_channel_full_n(imgInput2_rows_channel_full_n),
        .p_read(imgInput2_rows_channel_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_x imgOutput_cols_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgOutput_cols_c_empty_n(imgOutput_cols_c_empty_n),
        .imgOutput_cols_c_full_n(imgOutput_cols_c_full_n),
        .\mOutPtr_reg[0]_0 (Block_split1_proc22_U0_n_33),
        .\mOutPtr_reg[2]_0 (Block_split1_proc22_U0_n_71),
        .out(imgOutput_cols_c_dout),
        .width(width),
        .xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_x0_6 imgOutput_data_U
       (.D({r_fu_306_p3[7],r_fu_306_p3[5:2]}),
        .E(grp_Mat2Axi_fu_60_imgOutput_436_read),
        .Q(ap_CS_fsm_state2_14),
        .\SRL_SIG_reg[0][0] (imgOutput_data_U_n_20),
        .\SRL_SIG_reg[0][2] (imgOutput_data_U_n_18),
        .\SRL_SIG_reg[0][3] (imgOutput_data_U_n_8),
        .\SRL_SIG_reg[0][4] (imgOutput_data_U_n_9),
        .\SRL_SIG_reg[0][7] ({absdiff_0_32_32_1_U0_imgOutput_436_din,trunc_ln270_reg_220}),
        .\SRL_SIG_reg[1][0] (shiftReg_ce_4),
        .\SRL_SIG_reg[1][2] (imgOutput_data_U_n_21),
        .\SRL_SIG_reg[1][3] (imgOutput_data_U_n_19),
        .\SRL_SIG_reg[1][7] (imgOutput_data_dout),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgOutput_data_empty_n(imgOutput_data_empty_n),
        .imgOutput_data_full_n(imgOutput_data_full_n),
        .internal_full_n_reg_0(xfMat2Array_8_0_32_32_1_1_U0_n_107),
        .mOutPtr110_out(mOutPtr110_out_11),
        .\mOutPtr_reg[0]_0 (imgOutput_data_U_n_0),
        .\mOutPtr_reg[0]_1 (xfMat2Array_8_0_32_32_1_1_U0_n_105),
        .\mOutPtr_reg[1]_0 (absdiff_0_32_32_1_U0_n_10),
        .p_0_in({p_0_in_12[2],p_0_in_12[0]}),
        .\r_reg_431_reg[0] (xfMat2Array_8_0_32_32_1_1_U0_n_108),
        .\r_reg_431_reg[0]_0 (xfMat2Array_8_0_32_32_1_1_U0_n_109),
        .\r_reg_431_reg[2] (xfMat2Array_8_0_32_32_1_1_U0_n_24),
        .\r_reg_431_reg[2]_0 (xfMat2Array_8_0_32_32_1_1_U0_n_23),
        .\r_reg_431_reg[5] (xfMat2Array_8_0_32_32_1_1_U0_n_25),
        .\r_reg_431_reg[7] (xfMat2Array_8_0_32_32_1_1_U0_n_26),
        .\r_reg_431_reg[7]_0 (xfMat2Array_8_0_32_32_1_1_U0_n_27));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_x_7 imgOutput_rows_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .height(height),
        .imgInput1_cols_c_full_n(imgInput1_cols_c_full_n),
        .imgInput1_rows_c_full_n(imgInput1_rows_c_full_n),
        .imgOutput_cols_c_full_n(imgOutput_cols_c_full_n),
        .imgOutput_rows_c_empty_n(imgOutput_rows_c_empty_n),
        .imgOutput_rows_c_full_n(imgOutput_rows_c_full_n),
        .img_in1_c_full_n(img_in1_c_full_n),
        .img_in2_c_full_n(img_in2_c_full_n),
        .img_out_c_full_n(img_out_c_full_n),
        .internal_full_n_reg_0(imgOutput_rows_c_U_n_2),
        .\mOutPtr_reg[0]_0 (Block_split1_proc22_U0_n_33),
        .\mOutPtr_reg[2]_0 (Block_split1_proc22_U0_n_72),
        .out(imgOutput_rows_c_dout),
        .xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d2_S_x img_in1_c_U
       (.\SRL_SIG_reg[1][0] (Block_split1_proc22_U0_n_33),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .if_din(img_in1),
        .img_in1_c_empty_n(img_in1_c_empty_n),
        .img_in1_c_full_n(img_in1_c_full_n),
        .\mOutPtr_reg[0]_0 (Array2xfMat_8_0_32_32_1_5_U0_n_15),
        .\mOutPtr_reg[1]_0 (img_in1_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d2_S_x_8 img_in2_c_U
       (.Q(ap_CS_fsm_state1_1),
        .\SRL_SIG_reg[1][0] (Block_split1_proc22_U0_n_33),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready(ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .if_din(img_in2),
        .imgInput2_cols_channel_empty_n(imgInput2_cols_channel_empty_n),
        .imgInput2_rows_channel_empty_n(imgInput2_rows_channel_empty_n),
        .img_in2_c_full_n(img_in2_c_full_n),
        .internal_empty_n_reg_0(img_in2_c_U_n_1),
        .srcPtr_dout(img_in2_c_dout));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d4_S_x0 img_out_c_U
       (.Q(ap_CS_fsm_state1_13),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgOutput_cols_c_empty_n(imgOutput_cols_c_empty_n),
        .imgOutput_rows_c_empty_n(imgOutput_rows_c_empty_n),
        .img_out_c_empty_n(img_out_c_empty_n),
        .img_out_c_full_n(img_out_c_full_n),
        .in(img_out),
        .\mOutPtr_reg[0]_0 (Block_split1_proc22_U0_n_33),
        .\mOutPtr_reg[2]_0 (Block_split1_proc22_U0_n_73),
        .out(img_out_c_dout),
        .xfMat2Array_8_0_32_32_1_1_U0_ap_start(xfMat2Array_8_0_32_32_1_1_U0_ap_start),
        .xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_start_for_absdiff_0_32_32_1_U0 start_for_absdiff_0_32_32_1_U0_U
       (.CO(icmp_ln878_fu_133_p2),
        .Q({ap_CS_fsm_state2,ap_CS_fsm_state1_6}),
        .absdiff_0_32_32_1_U0_ap_ready(absdiff_0_32_32_1_U0_ap_ready),
        .absdiff_0_32_32_1_U0_ap_start(absdiff_0_32_32_1_U0_ap_start),
        .absdiff_0_32_32_1_U0_p_src1_cols_read(absdiff_0_32_32_1_U0_p_src1_cols_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready(ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready),
        .imgInput1_cols_c12_empty_n(imgInput1_cols_c12_empty_n),
        .imgInput1_rows_c11_empty_n(imgInput1_rows_c11_empty_n),
        .internal_full_n_reg_0(start_for_absdiff_0_32_32_1_U0_U_n_2),
        .\mOutPtr_reg[1]_0 (Array2xfMat_8_0_32_32_1_5_U0_n_97),
        .start_for_absdiff_0_32_32_1_U0_full_n(start_for_absdiff_0_32_32_1_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_start_for_xfMat2Array_8_0_32_32_1_1_U0 start_for_xfMat2Array_8_0_32_32_1_1_U0_U
       (.Array2xfMat_8_0_32_32_1_U0_ap_start(Array2xfMat_8_0_32_32_1_U0_ap_start),
        .Block_split1_proc22_U0_ap_idle(Block_split1_proc22_U0_ap_idle),
        .Q(ap_CS_fsm_state1_6),
        .absdiff_0_32_32_1_U0_ap_start(absdiff_0_32_32_1_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .imgInput2_cols_channel_empty_n(imgInput2_cols_channel_empty_n),
        .imgInput2_rows_channel_empty_n(imgInput2_rows_channel_empty_n),
        .int_ap_idle_reg(ap_CS_fsm_state1_13),
        .int_ap_idle_reg_0(ap_CS_fsm_state1_1),
        .int_ap_idle_reg_1(start_for_absdiff_0_32_32_1_U0_U_n_2),
        .int_ap_idle_reg_2(ap_CS_fsm_state1),
        .\mOutPtr_reg[2]_0 (ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg_n_0),
        .start_for_xfMat2Array_8_0_32_32_1_1_U0_full_n(start_for_xfMat2Array_8_0_32_32_1_1_U0_full_n),
        .start_once_reg(start_once_reg_3),
        .xfMat2Array_8_0_32_32_1_1_U0_ap_done(xfMat2Array_8_0_32_32_1_1_U0_ap_done),
        .xfMat2Array_8_0_32_32_1_1_U0_ap_start(xfMat2Array_8_0_32_32_1_1_U0_ap_start));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_xfMat2Array_8_0_32_32_1_1_s xfMat2Array_8_0_32_32_1_1_U0
       (.D({r_fu_306_p3[7],r_fu_306_p3[5:2]}),
        .DI(\bus_write/buff_wdata/mOutPtr19_out ),
        .E(\bus_write/rs_wreq/load_p2 ),
        .Q({ap_CS_fsm_state2_14,ap_CS_fsm_state1_13}),
        .\SRL_SIG_reg[0][10] ({xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWLEN,xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWADDR}),
        .WEA(xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_WVALID),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(grp_Mat2Axi_fu_60_imgOutput_436_read),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[74] (\bus_write/data_p2 ),
        .\data_p2_reg[74] ({xfMat2Array_8_0_32_32_1_1_U0_n_7,xfMat2Array_8_0_32_32_1_1_U0_n_8,xfMat2Array_8_0_32_32_1_1_U0_n_9,xfMat2Array_8_0_32_32_1_1_U0_n_10,xfMat2Array_8_0_32_32_1_1_U0_n_11,xfMat2Array_8_0_32_32_1_1_U0_n_12,xfMat2Array_8_0_32_32_1_1_U0_n_13,xfMat2Array_8_0_32_32_1_1_U0_n_14,xfMat2Array_8_0_32_32_1_1_U0_n_15,xfMat2Array_8_0_32_32_1_1_U0_n_16,xfMat2Array_8_0_32_32_1_1_U0_n_17}),
        .data_vld_reg(xfMat2Array_8_0_32_32_1_1_U0_n_18),
        .\dstPtr_read_reg_74_reg[63]_0 (img_out_c_dout),
        .empty_n_reg(gmem2_m_axi_U_n_3),
        .\filled_V_1_reg_436_reg[1] (xfMat2Array_8_0_32_32_1_1_U0_n_25),
        .\filled_V_1_reg_436_reg[2] (xfMat2Array_8_0_32_32_1_1_U0_n_27),
        .\filled_V_1_reg_436_reg[2]_0 (xfMat2Array_8_0_32_32_1_1_U0_n_109),
        .\filled_V_1_reg_436_reg[3] (xfMat2Array_8_0_32_32_1_1_U0_n_26),
        .\filled_V_reg_133_reg[1] (xfMat2Array_8_0_32_32_1_1_U0_n_108),
        .\filled_V_reg_133_reg[2] ({p_0_in_12[2],p_0_in_12[0]}),
        .\filled_V_reg_133_reg[3] (xfMat2Array_8_0_32_32_1_1_U0_n_23),
        .\filled_V_reg_133_reg[3]_0 (xfMat2Array_8_0_32_32_1_1_U0_n_24),
        .full_n_reg(xfMat2Array_8_0_32_32_1_1_U0_n_0),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .imgOutput_cols_c_empty_n(imgOutput_cols_c_empty_n),
        .imgOutput_data_empty_n(imgOutput_data_empty_n),
        .imgOutput_rows_c_empty_n(imgOutput_rows_c_empty_n),
        .img_out_c_empty_n(img_out_c_empty_n),
        .internal_empty_n_reg(xfMat2Array_8_0_32_32_1_1_U0_n_105),
        .internal_empty_n_reg_0(xfMat2Array_8_0_32_32_1_1_U0_n_107),
        .load_p1_from_p2(\bus_write/rs_wreq/load_p1_from_p2 ),
        .mOutPtr110_out(mOutPtr110_out_11),
        .\mOutPtr_reg[0] (absdiff_0_32_32_1_U0_n_10),
        .\mOutPtr_reg[0]_0 (imgOutput_data_U_n_0),
        .p_10_in(\bus_write/fifo_resp_to_user/p_10_in ),
        .pop(\bus_write/buff_wdata/pop ),
        .push(\bus_write/buff_wdata/push ),
        .\r_reg_431_reg[0] (imgOutput_data_U_n_19),
        .\r_reg_431_reg[0]_0 (imgOutput_data_U_n_20),
        .\r_reg_431_reg[0]_1 (imgOutput_data_U_n_18),
        .\r_reg_431_reg[1] (imgOutput_data_U_n_9),
        .\r_reg_431_reg[6] (imgOutput_data_U_n_8),
        .\r_reg_431_reg[6]_0 (imgOutput_data_U_n_21),
        .\srcMat_cols_read_reg_84_reg[31]_0 (imgOutput_cols_c_dout),
        .\srcMat_rows_read_reg_79_reg[31]_0 (imgOutput_rows_c_dout),
        .\tmp_reg_164_reg[7] (xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_WDATA),
        .\tmp_reg_422_reg[7] (imgOutput_data_dout),
        .xfMat2Array_8_0_32_32_1_1_U0_ap_done(xfMat2Array_8_0_32_32_1_1_U0_ap_done),
        .xfMat2Array_8_0_32_32_1_1_U0_ap_start(xfMat2Array_8_0_32_32_1_1_U0_ap_start),
        .xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID(xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Array2xfMat_8_0_32_32_1_5
   (start_once_reg,
    E,
    Q,
    D,
    Array2xfMat_8_0_32_32_1_5_U0_ap_ready,
    int_ap_start_reg,
    Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY,
    \SRL_SIG_reg[0][10] ,
    Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID,
    shiftReg_ce,
    \ap_CS_fsm_reg[1]_0 ,
    internal_full_n_reg,
    internal_full_n_reg_0,
    start_once_reg_reg_0,
    ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg,
    \bLast_reg_790_pp0_iter3_reg_reg[0] ,
    ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153,
    ap_clk,
    ap_rst_n_inv,
    gmem0_ARREADY,
    \data_p1_reg[74] ,
    load_p1_from_p2,
    ap_rst_n,
    \SRL_SIG_reg[1][0] ,
    imgInput1_data_full_n,
    imgInput1_rows_c11_full_n,
    imgInput1_cols_c12_full_n,
    imgInput1_cols_c_empty_n,
    imgInput1_rows_c_empty_n,
    img_in1_c_empty_n,
    ap_start,
    ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready,
    start_for_absdiff_0_32_32_1_U0_full_n,
    ap_sync_ready,
    \gmem0_addr_read_reg_162_reg[7] ,
    \srcPtr_read_reg_96_reg[63]_0 ,
    \dstMat_rows_read_reg_101_reg[31]_0 ,
    \dstMat_cols_read_reg_106_reg[31]_0 );
  output start_once_reg;
  output [0:0]E;
  output [0:0]Q;
  output [10:0]D;
  output Array2xfMat_8_0_32_32_1_5_U0_ap_ready;
  output int_ap_start_reg;
  output Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY;
  output [74:0]\SRL_SIG_reg[0][10] ;
  output Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[1]_0 ;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output start_once_reg_reg_0;
  output ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg;
  output \bLast_reg_790_pp0_iter3_reg_reg[0] ;
  output [7:0]ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153;
  input ap_clk;
  input ap_rst_n_inv;
  input gmem0_ARREADY;
  input [10:0]\data_p1_reg[74] ;
  input load_p1_from_p2;
  input ap_rst_n;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input imgInput1_data_full_n;
  input imgInput1_rows_c11_full_n;
  input imgInput1_cols_c12_full_n;
  input imgInput1_cols_c_empty_n;
  input imgInput1_rows_c_empty_n;
  input img_in1_c_empty_n;
  input ap_start;
  input ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready;
  input start_for_absdiff_0_32_32_1_U0_full_n;
  input ap_sync_ready;
  input [7:0]\gmem0_addr_read_reg_162_reg[7] ;
  input [63:0]\srcPtr_read_reg_96_reg[63]_0 ;
  input [31:0]\dstMat_rows_read_reg_101_reg[31]_0 ;
  input [31:0]\dstMat_cols_read_reg_106_reg[31]_0 ;

  wire Array2xfMat_8_0_32_32_1_5_U0_ap_ready;
  wire Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID;
  wire Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY;
  wire [10:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [74:0]\SRL_SIG_reg[0][10] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire \ap_CS_fsm[1]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_done;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_n_0;
  wire \bLast_reg_790_pp0_iter3_reg_reg[0] ;
  wire [10:0]\data_p1_reg[74] ;
  wire [31:0]dstMat_cols_read_reg_106;
  wire [31:0]\dstMat_cols_read_reg_106_reg[31]_0 ;
  wire [31:0]dstMat_rows_read_reg_101;
  wire [31:0]\dstMat_rows_read_reg_101_reg[31]_0 ;
  wire gmem0_ARREADY;
  wire [7:0]\gmem0_addr_read_reg_162_reg[7] ;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire grp_Axi2Mat_fu_82_n_13;
  wire grp_Axi2Mat_fu_82_n_14;
  wire grp_Axi2Mat_fu_82_n_92;
  wire grp_Axi2Mat_fu_82_n_93;
  wire grp_Axi2Mat_fu_82_n_98;
  wire grp_Axi2Mat_fu_82_n_99;
  wire imgInput1_cols_c12_full_n;
  wire imgInput1_cols_c_empty_n;
  wire imgInput1_data_full_n;
  wire imgInput1_rows_c11_full_n;
  wire imgInput1_rows_c_empty_n;
  wire img_in1_c_empty_n;
  wire int_ap_start_reg;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire load_p1_from_p2;
  wire shiftReg_ce;
  wire [63:0]srcPtr_read_reg_96;
  wire [63:0]\srcPtr_read_reg_96_reg[63]_0 ;
  wire start_for_absdiff_0_32_32_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h00002220)) 
    \ap_CS_fsm[1]_i_2__2 
       (.I0(ap_start),
        .I1(ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready),
        .I2(start_once_reg),
        .I3(start_for_absdiff_0_32_32_1_U0_full_n),
        .I4(\ap_CS_fsm[1]_i_3__0_n_0 ),
        .O(int_ap_start_reg));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \ap_CS_fsm[1]_i_3__0 
       (.I0(Q),
        .I1(imgInput1_rows_c11_full_n),
        .I2(imgInput1_cols_c12_full_n),
        .I3(imgInput1_cols_c_empty_n),
        .I4(imgInput1_rows_c_empty_n),
        .I5(img_in1_c_empty_n),
        .O(\ap_CS_fsm[1]_i_3__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Axi2Mat_fu_82_n_14),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Axi2Mat_fu_82_n_13),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Axi2Mat_fu_82_n_98),
        .Q(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Axi2Mat_fu_82_n_99),
        .Q(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_n_0),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [0]),
        .Q(dstMat_cols_read_reg_106[0]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [10]),
        .Q(dstMat_cols_read_reg_106[10]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [11]),
        .Q(dstMat_cols_read_reg_106[11]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [12]),
        .Q(dstMat_cols_read_reg_106[12]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [13]),
        .Q(dstMat_cols_read_reg_106[13]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [14]),
        .Q(dstMat_cols_read_reg_106[14]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [15]),
        .Q(dstMat_cols_read_reg_106[15]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [16]),
        .Q(dstMat_cols_read_reg_106[16]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [17]),
        .Q(dstMat_cols_read_reg_106[17]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [18]),
        .Q(dstMat_cols_read_reg_106[18]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [19]),
        .Q(dstMat_cols_read_reg_106[19]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [1]),
        .Q(dstMat_cols_read_reg_106[1]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [20]),
        .Q(dstMat_cols_read_reg_106[20]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [21]),
        .Q(dstMat_cols_read_reg_106[21]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [22]),
        .Q(dstMat_cols_read_reg_106[22]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [23]),
        .Q(dstMat_cols_read_reg_106[23]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [24]),
        .Q(dstMat_cols_read_reg_106[24]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [25]),
        .Q(dstMat_cols_read_reg_106[25]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [26]),
        .Q(dstMat_cols_read_reg_106[26]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [27]),
        .Q(dstMat_cols_read_reg_106[27]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [28]),
        .Q(dstMat_cols_read_reg_106[28]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [29]),
        .Q(dstMat_cols_read_reg_106[29]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [2]),
        .Q(dstMat_cols_read_reg_106[2]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [30]),
        .Q(dstMat_cols_read_reg_106[30]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [31]),
        .Q(dstMat_cols_read_reg_106[31]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [3]),
        .Q(dstMat_cols_read_reg_106[3]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [4]),
        .Q(dstMat_cols_read_reg_106[4]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [5]),
        .Q(dstMat_cols_read_reg_106[5]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [6]),
        .Q(dstMat_cols_read_reg_106[6]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [7]),
        .Q(dstMat_cols_read_reg_106[7]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [8]),
        .Q(dstMat_cols_read_reg_106[8]),
        .R(1'b0));
  FDRE \dstMat_cols_read_reg_106_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_cols_read_reg_106_reg[31]_0 [9]),
        .Q(dstMat_cols_read_reg_106[9]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [0]),
        .Q(dstMat_rows_read_reg_101[0]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [10]),
        .Q(dstMat_rows_read_reg_101[10]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [11]),
        .Q(dstMat_rows_read_reg_101[11]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [12]),
        .Q(dstMat_rows_read_reg_101[12]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [13]),
        .Q(dstMat_rows_read_reg_101[13]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [14]),
        .Q(dstMat_rows_read_reg_101[14]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [15]),
        .Q(dstMat_rows_read_reg_101[15]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [16]),
        .Q(dstMat_rows_read_reg_101[16]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [17]),
        .Q(dstMat_rows_read_reg_101[17]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [18]),
        .Q(dstMat_rows_read_reg_101[18]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [19]),
        .Q(dstMat_rows_read_reg_101[19]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [1]),
        .Q(dstMat_rows_read_reg_101[1]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [20]),
        .Q(dstMat_rows_read_reg_101[20]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [21]),
        .Q(dstMat_rows_read_reg_101[21]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [22]),
        .Q(dstMat_rows_read_reg_101[22]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [23]),
        .Q(dstMat_rows_read_reg_101[23]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [24]),
        .Q(dstMat_rows_read_reg_101[24]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [25]),
        .Q(dstMat_rows_read_reg_101[25]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [26]),
        .Q(dstMat_rows_read_reg_101[26]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [27]),
        .Q(dstMat_rows_read_reg_101[27]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [28]),
        .Q(dstMat_rows_read_reg_101[28]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [29]),
        .Q(dstMat_rows_read_reg_101[29]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [2]),
        .Q(dstMat_rows_read_reg_101[2]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [30]),
        .Q(dstMat_rows_read_reg_101[30]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [31]),
        .Q(dstMat_rows_read_reg_101[31]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [3]),
        .Q(dstMat_rows_read_reg_101[3]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [4]),
        .Q(dstMat_rows_read_reg_101[4]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [5]),
        .Q(dstMat_rows_read_reg_101[5]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [6]),
        .Q(dstMat_rows_read_reg_101[6]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [7]),
        .Q(dstMat_rows_read_reg_101[7]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [8]),
        .Q(dstMat_rows_read_reg_101[8]),
        .R(1'b0));
  FDRE \dstMat_rows_read_reg_101_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\dstMat_rows_read_reg_101_reg[31]_0 [9]),
        .Q(dstMat_rows_read_reg_101[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Axi2Mat_40 grp_Axi2Mat_fu_82
       (.Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID),
        .Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY),
        .D(D),
        .E(E),
        .Q({ap_CS_fsm_state2,Q}),
        .\SRL_SIG_reg[0][10] (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][31] (dstMat_rows_read_reg_101),
        .\SRL_SIG_reg[0][31]_0 (dstMat_cols_read_reg_106),
        .\SRL_SIG_reg[0][63] (srcPtr_read_reg_96),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .\ap_CS_fsm_reg[0] ({grp_Axi2Mat_fu_82_n_13,grp_Axi2Mat_fu_82_n_14}),
        .\ap_CS_fsm_reg[1] (grp_Axi2Mat_fu_82_n_93),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready(ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready),
        .ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg(ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_done(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg(grp_Axi2Mat_fu_82_n_98),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg(Array2xfMat_8_0_32_32_1_5_U0_ap_ready),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0(grp_Axi2Mat_fu_82_n_99),
        .\bLast_reg_790_pp0_iter3_reg_reg[0] (\bLast_reg_790_pp0_iter3_reg_reg[0] ),
        .\data_p1_reg[74] (\data_p1_reg[74] ),
        .gmem0_ARREADY(gmem0_ARREADY),
        .\gmem0_addr_read_reg_162_reg[7] (\gmem0_addr_read_reg_162_reg[7] ),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .grp_Axi2Mat_fu_82_ap_start_reg_reg(int_ap_start_reg),
        .grp_Axi2Mat_fu_82_ap_start_reg_reg_0(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_n_0),
        .imgInput1_data_full_n(imgInput1_data_full_n),
        .int_ap_start_reg(grp_Axi2Mat_fu_82_n_92),
        .load_p1_from_p2(load_p1_from_p2),
        .shiftReg_ce(shiftReg_ce),
        .start_for_absdiff_0_32_32_1_U0_full_n(start_for_absdiff_0_32_32_1_U0_full_n),
        .start_once_reg_reg(start_once_reg));
  FDRE #(
    .INIT(1'b0)) 
    grp_Axi2Mat_fu_82_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Axi2Mat_fu_82_n_93),
        .Q(grp_Axi2Mat_fu_82_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__10
       (.I0(int_ap_start_reg),
        .I1(imgInput1_rows_c11_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__11
       (.I0(int_ap_start_reg),
        .I1(imgInput1_cols_c12_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hEFFF)) 
    \mOutPtr[1]_i_2__15 
       (.I0(start_once_reg),
        .I1(ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready),
        .I2(ap_start),
        .I3(start_for_absdiff_0_32_32_1_U0_full_n),
        .O(start_once_reg_reg_0));
  FDRE \srcPtr_read_reg_96_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [0]),
        .Q(srcPtr_read_reg_96[0]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [10]),
        .Q(srcPtr_read_reg_96[10]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [11]),
        .Q(srcPtr_read_reg_96[11]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [12]),
        .Q(srcPtr_read_reg_96[12]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [13]),
        .Q(srcPtr_read_reg_96[13]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [14]),
        .Q(srcPtr_read_reg_96[14]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [15]),
        .Q(srcPtr_read_reg_96[15]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [16]),
        .Q(srcPtr_read_reg_96[16]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [17]),
        .Q(srcPtr_read_reg_96[17]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [18]),
        .Q(srcPtr_read_reg_96[18]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [19]),
        .Q(srcPtr_read_reg_96[19]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [1]),
        .Q(srcPtr_read_reg_96[1]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [20]),
        .Q(srcPtr_read_reg_96[20]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [21]),
        .Q(srcPtr_read_reg_96[21]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [22]),
        .Q(srcPtr_read_reg_96[22]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [23]),
        .Q(srcPtr_read_reg_96[23]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [24]),
        .Q(srcPtr_read_reg_96[24]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [25]),
        .Q(srcPtr_read_reg_96[25]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [26]),
        .Q(srcPtr_read_reg_96[26]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [27]),
        .Q(srcPtr_read_reg_96[27]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [28]),
        .Q(srcPtr_read_reg_96[28]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [29]),
        .Q(srcPtr_read_reg_96[29]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [2]),
        .Q(srcPtr_read_reg_96[2]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [30]),
        .Q(srcPtr_read_reg_96[30]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [31]),
        .Q(srcPtr_read_reg_96[31]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[32] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [32]),
        .Q(srcPtr_read_reg_96[32]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[33] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [33]),
        .Q(srcPtr_read_reg_96[33]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[34] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [34]),
        .Q(srcPtr_read_reg_96[34]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[35] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [35]),
        .Q(srcPtr_read_reg_96[35]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[36] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [36]),
        .Q(srcPtr_read_reg_96[36]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[37] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [37]),
        .Q(srcPtr_read_reg_96[37]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[38] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [38]),
        .Q(srcPtr_read_reg_96[38]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[39] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [39]),
        .Q(srcPtr_read_reg_96[39]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [3]),
        .Q(srcPtr_read_reg_96[3]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[40] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [40]),
        .Q(srcPtr_read_reg_96[40]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[41] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [41]),
        .Q(srcPtr_read_reg_96[41]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[42] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [42]),
        .Q(srcPtr_read_reg_96[42]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[43] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [43]),
        .Q(srcPtr_read_reg_96[43]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[44] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [44]),
        .Q(srcPtr_read_reg_96[44]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[45] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [45]),
        .Q(srcPtr_read_reg_96[45]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[46] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [46]),
        .Q(srcPtr_read_reg_96[46]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[47] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [47]),
        .Q(srcPtr_read_reg_96[47]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[48] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [48]),
        .Q(srcPtr_read_reg_96[48]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[49] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [49]),
        .Q(srcPtr_read_reg_96[49]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [4]),
        .Q(srcPtr_read_reg_96[4]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[50] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [50]),
        .Q(srcPtr_read_reg_96[50]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[51] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [51]),
        .Q(srcPtr_read_reg_96[51]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[52] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [52]),
        .Q(srcPtr_read_reg_96[52]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[53] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [53]),
        .Q(srcPtr_read_reg_96[53]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[54] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [54]),
        .Q(srcPtr_read_reg_96[54]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[55] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [55]),
        .Q(srcPtr_read_reg_96[55]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[56] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [56]),
        .Q(srcPtr_read_reg_96[56]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[57] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [57]),
        .Q(srcPtr_read_reg_96[57]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[58] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [58]),
        .Q(srcPtr_read_reg_96[58]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[59] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [59]),
        .Q(srcPtr_read_reg_96[59]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [5]),
        .Q(srcPtr_read_reg_96[5]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[60] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [60]),
        .Q(srcPtr_read_reg_96[60]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[61] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [61]),
        .Q(srcPtr_read_reg_96[61]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[62] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [62]),
        .Q(srcPtr_read_reg_96[62]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[63] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [63]),
        .Q(srcPtr_read_reg_96[63]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [6]),
        .Q(srcPtr_read_reg_96[6]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [7]),
        .Q(srcPtr_read_reg_96[7]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [8]),
        .Q(srcPtr_read_reg_96[8]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_96_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(\srcPtr_read_reg_96_reg[63]_0 [9]),
        .Q(srcPtr_read_reg_96[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Axi2Mat_fu_82_n_92),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Array2xfMat_8_0_32_32_1_s
   (E,
    Q,
    D,
    shiftReg_ce,
    \ap_CS_fsm_reg[1]_0 ,
    ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg,
    Array2xfMat_8_0_32_32_1_U0_ap_ready,
    \bLast_reg_790_pp0_iter3_reg_reg[0] ,
    \SRL_SIG_reg[0][10] ,
    ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153,
    Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY,
    Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID,
    gmem1_ARREADY,
    \data_p1_reg[74] ,
    load_p1_from_p2,
    imgInput2_data_full_n,
    ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready,
    ap_rst_n,
    ap_sync_ready,
    ap_start,
    ap_rst_n_inv,
    ap_clk,
    \gmem0_addr_read_reg_162_reg[7] ,
    p_read,
    p_read1,
    srcPtr_dout,
    grp_Axi2Mat_fu_60_ap_start_reg_reg_0,
    \SRL_SIG_reg[1][0] );
  output [0:0]E;
  output [0:0]Q;
  output [10:0]D;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[1]_0 ;
  output ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg;
  output Array2xfMat_8_0_32_32_1_U0_ap_ready;
  output \bLast_reg_790_pp0_iter3_reg_reg[0] ;
  output [74:0]\SRL_SIG_reg[0][10] ;
  output [7:0]ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153;
  output Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY;
  output Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID;
  input gmem1_ARREADY;
  input [10:0]\data_p1_reg[74] ;
  input load_p1_from_p2;
  input imgInput2_data_full_n;
  input ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready;
  input ap_rst_n;
  input ap_sync_ready;
  input ap_start;
  input ap_rst_n_inv;
  input ap_clk;
  input [7:0]\gmem0_addr_read_reg_162_reg[7] ;
  input [31:0]p_read;
  input [31:0]p_read1;
  input [63:0]srcPtr_dout;
  input grp_Axi2Mat_fu_60_ap_start_reg_reg_0;
  input [0:0]\SRL_SIG_reg[1][0] ;

  wire Array2xfMat_8_0_32_32_1_U0_ap_ready;
  wire Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID;
  wire Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY;
  wire [10:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [74:0]\SRL_SIG_reg[0][10] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_CS_fsm_state2;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_60_ap_done;
  wire ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg_n_0;
  wire \bLast_reg_790_pp0_iter3_reg_reg[0] ;
  wire [10:0]\data_p1_reg[74] ;
  wire [7:0]\gmem0_addr_read_reg_162_reg[7] ;
  wire gmem1_ARREADY;
  wire grp_Axi2Mat_fu_60_ap_start_reg;
  wire grp_Axi2Mat_fu_60_ap_start_reg_reg_0;
  wire grp_Axi2Mat_fu_60_n_17;
  wire grp_Axi2Mat_fu_60_n_18;
  wire grp_Axi2Mat_fu_60_n_19;
  wire imgInput2_data_full_n;
  wire load_p1_from_p2;
  wire [31:0]p_read;
  wire [31:0]p_read1;
  wire shiftReg_ce;
  wire [63:0]srcPtr_dout;
  wire [63:0]srcPtr_read_reg_84;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_Axi2Mat_fu_60_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Axi2Mat_fu_60_n_17),
        .Q(ap_sync_reg_grp_Axi2Mat_fu_60_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Axi2Mat_fu_60_n_18),
        .Q(ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Axi2Mat grp_Axi2Mat_fu_60
       (.Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID),
        .Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY),
        .D(D),
        .E(E),
        .Q({ap_CS_fsm_state2,Q}),
        .\SRL_SIG_reg[0][10] (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][63] (srcPtr_read_reg_84),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .\ap_CS_fsm_reg[0] (ap_NS_fsm),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[1]_0 (grp_Axi2Mat_fu_60_n_19),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready(ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg(ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg),
        .ap_sync_reg_grp_Axi2Mat_fu_60_ap_done(ap_sync_reg_grp_Axi2Mat_fu_60_ap_done),
        .ap_sync_reg_grp_Axi2Mat_fu_60_ap_done_reg(grp_Axi2Mat_fu_60_n_17),
        .ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg(Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg_0(grp_Axi2Mat_fu_60_n_18),
        .\bLast_reg_790_pp0_iter3_reg_reg[0] (\bLast_reg_790_pp0_iter3_reg_reg[0] ),
        .\data_p1_reg[74] (\data_p1_reg[74] ),
        .\gmem0_addr_read_reg_162_reg[7] (\gmem0_addr_read_reg_162_reg[7] ),
        .gmem1_ARREADY(gmem1_ARREADY),
        .grp_Axi2Mat_fu_60_ap_start_reg(grp_Axi2Mat_fu_60_ap_start_reg),
        .grp_Axi2Mat_fu_60_ap_start_reg_reg(ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg_n_0),
        .grp_Axi2Mat_fu_60_ap_start_reg_reg_0(grp_Axi2Mat_fu_60_ap_start_reg_reg_0),
        .imgInput2_data_full_n(imgInput2_data_full_n),
        .load_p1_from_p2(load_p1_from_p2),
        .p_read(p_read),
        .p_read1(p_read1),
        .shiftReg_ce(shiftReg_ce));
  FDRE #(
    .INIT(1'b0)) 
    grp_Axi2Mat_fu_60_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Axi2Mat_fu_60_n_19),
        .Q(grp_Axi2Mat_fu_60_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \srcPtr_read_reg_84_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[0]),
        .Q(srcPtr_read_reg_84[0]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[10]),
        .Q(srcPtr_read_reg_84[10]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[11]),
        .Q(srcPtr_read_reg_84[11]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[12]),
        .Q(srcPtr_read_reg_84[12]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[13]),
        .Q(srcPtr_read_reg_84[13]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[14]),
        .Q(srcPtr_read_reg_84[14]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[15]),
        .Q(srcPtr_read_reg_84[15]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[16]),
        .Q(srcPtr_read_reg_84[16]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[17]),
        .Q(srcPtr_read_reg_84[17]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[18]),
        .Q(srcPtr_read_reg_84[18]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[19]),
        .Q(srcPtr_read_reg_84[19]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[1]),
        .Q(srcPtr_read_reg_84[1]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[20]),
        .Q(srcPtr_read_reg_84[20]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[21]),
        .Q(srcPtr_read_reg_84[21]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[22]),
        .Q(srcPtr_read_reg_84[22]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[23]),
        .Q(srcPtr_read_reg_84[23]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[24]),
        .Q(srcPtr_read_reg_84[24]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[25]),
        .Q(srcPtr_read_reg_84[25]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[26]),
        .Q(srcPtr_read_reg_84[26]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[27]),
        .Q(srcPtr_read_reg_84[27]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[28]),
        .Q(srcPtr_read_reg_84[28]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[29]),
        .Q(srcPtr_read_reg_84[29]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[2]),
        .Q(srcPtr_read_reg_84[2]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[30]),
        .Q(srcPtr_read_reg_84[30]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[31]),
        .Q(srcPtr_read_reg_84[31]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[32] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[32]),
        .Q(srcPtr_read_reg_84[32]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[33] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[33]),
        .Q(srcPtr_read_reg_84[33]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[34] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[34]),
        .Q(srcPtr_read_reg_84[34]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[35] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[35]),
        .Q(srcPtr_read_reg_84[35]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[36] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[36]),
        .Q(srcPtr_read_reg_84[36]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[37] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[37]),
        .Q(srcPtr_read_reg_84[37]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[38] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[38]),
        .Q(srcPtr_read_reg_84[38]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[39] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[39]),
        .Q(srcPtr_read_reg_84[39]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[3]),
        .Q(srcPtr_read_reg_84[3]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[40] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[40]),
        .Q(srcPtr_read_reg_84[40]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[41] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[41]),
        .Q(srcPtr_read_reg_84[41]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[42] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[42]),
        .Q(srcPtr_read_reg_84[42]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[43] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[43]),
        .Q(srcPtr_read_reg_84[43]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[44] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[44]),
        .Q(srcPtr_read_reg_84[44]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[45] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[45]),
        .Q(srcPtr_read_reg_84[45]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[46] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[46]),
        .Q(srcPtr_read_reg_84[46]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[47] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[47]),
        .Q(srcPtr_read_reg_84[47]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[48] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[48]),
        .Q(srcPtr_read_reg_84[48]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[49] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[49]),
        .Q(srcPtr_read_reg_84[49]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[4]),
        .Q(srcPtr_read_reg_84[4]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[50] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[50]),
        .Q(srcPtr_read_reg_84[50]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[51] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[51]),
        .Q(srcPtr_read_reg_84[51]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[52] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[52]),
        .Q(srcPtr_read_reg_84[52]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[53] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[53]),
        .Q(srcPtr_read_reg_84[53]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[54] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[54]),
        .Q(srcPtr_read_reg_84[54]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[55] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[55]),
        .Q(srcPtr_read_reg_84[55]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[56] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[56]),
        .Q(srcPtr_read_reg_84[56]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[57] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[57]),
        .Q(srcPtr_read_reg_84[57]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[58] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[58]),
        .Q(srcPtr_read_reg_84[58]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[59] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[59]),
        .Q(srcPtr_read_reg_84[59]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[5]),
        .Q(srcPtr_read_reg_84[5]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[60] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[60]),
        .Q(srcPtr_read_reg_84[60]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[61] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[61]),
        .Q(srcPtr_read_reg_84[61]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[62] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[62]),
        .Q(srcPtr_read_reg_84[62]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[63] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[63]),
        .Q(srcPtr_read_reg_84[63]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[6]),
        .Q(srcPtr_read_reg_84[6]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[7]),
        .Q(srcPtr_read_reg_84[7]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[8]),
        .Q(srcPtr_read_reg_84[8]),
        .R(1'b0));
  FDRE \srcPtr_read_reg_84_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(srcPtr_dout[9]),
        .Q(srcPtr_read_reg_84[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Axi2AxiStream
   (E,
    \i_V_reg_94_reg[10]_0 ,
    \ap_CS_fsm_reg[9]_0 ,
    \ap_CS_fsm_reg[9]_1 ,
    \mOutPtr_reg[0] ,
    shiftReg_ce,
    \ap_CS_fsm_reg[0]_0 ,
    Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY,
    \ap_CS_fsm_reg[9]_2 ,
    Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID,
    \gmem0_addr_reg_142_reg[63]_0 ,
    \gmem0_addr_read_reg_162_reg[7]_0 ,
    ap_clk,
    S,
    Q,
    gmem1_ARREADY,
    ap_sync_reg_Axi2AxiStream_U0_ap_ready,
    ap_rst_n,
    grp_Axi2Mat_fu_60_ap_ready,
    grp_Axi2Mat_fu_60_ap_start_reg,
    p_Val2_s_fu_960,
    \mOutPtr_reg[0]_0 ,
    ldata_full_n,
    \SRL_SIG_reg[1][0] ,
    \ap_CS_fsm_reg[9]_3 ,
    icmp_ln1024_fu_127_p2_carry_0,
    din_c_empty_n,
    axibound_V_empty_n,
    ap_rst_n_inv,
    out,
    \gmem0_addr_read_reg_162_reg[7]_1 );
  output [0:0]E;
  output [4:0]\i_V_reg_94_reg[10]_0 ;
  output \ap_CS_fsm_reg[9]_0 ;
  output [1:0]\ap_CS_fsm_reg[9]_1 ;
  output \mOutPtr_reg[0] ;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[0]_0 ;
  output Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY;
  output \ap_CS_fsm_reg[9]_2 ;
  output Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID;
  output [63:0]\gmem0_addr_reg_142_reg[63]_0 ;
  output [7:0]\gmem0_addr_read_reg_162_reg[7]_0 ;
  input ap_clk;
  input [1:0]S;
  input [1:0]Q;
  input gmem1_ARREADY;
  input ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  input ap_rst_n;
  input grp_Axi2Mat_fu_60_ap_ready;
  input grp_Axi2Mat_fu_60_ap_start_reg;
  input p_Val2_s_fu_960;
  input \mOutPtr_reg[0]_0 ;
  input ldata_full_n;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input \ap_CS_fsm_reg[9]_3 ;
  input [5:0]icmp_ln1024_fu_127_p2_carry_0;
  input din_c_empty_n;
  input axibound_V_empty_n;
  input ap_rst_n_inv;
  input [63:0]out;
  input [7:0]\gmem0_addr_read_reg_162_reg[7]_1 ;

  wire Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID;
  wire Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire \ap_CS_fsm[1]_i_2__0_n_0 ;
  wire \ap_CS_fsm[1]_i_3__1_n_0 ;
  wire \ap_CS_fsm[9]_i_4__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire [1:0]\ap_CS_fsm_reg[9]_1 ;
  wire \ap_CS_fsm_reg[9]_2 ;
  wire \ap_CS_fsm_reg[9]_3 ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state8;
  wire [9:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state9;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  wire axibound_V_empty_n;
  wire din_c_empty_n;
  wire \gmem0_addr_read_reg_162[7]_i_2__0_n_0 ;
  wire [7:0]\gmem0_addr_read_reg_162_reg[7]_0 ;
  wire [7:0]\gmem0_addr_read_reg_162_reg[7]_1 ;
  wire gmem0_addr_reg_1420;
  wire [63:0]\gmem0_addr_reg_142_reg[63]_0 ;
  wire gmem1_ARREADY;
  wire grp_Axi2Mat_fu_60_ap_ready;
  wire grp_Axi2Mat_fu_60_ap_start_reg;
  wire [10:0]i_V_3_fu_121_p2;
  wire i_V_reg_94;
  wire i_V_reg_940;
  wire \i_V_reg_94[10]_i_4__0_n_0 ;
  wire \i_V_reg_94[2]_i_1__0_n_0 ;
  wire \i_V_reg_94[3]_i_1__0_n_0 ;
  wire \i_V_reg_94[5]_i_1__0_n_0 ;
  wire \i_V_reg_94[8]_i_1__0_n_0 ;
  wire \i_V_reg_94[9]_i_2__0_n_0 ;
  wire [8:3]i_V_reg_94_reg;
  wire [4:0]\i_V_reg_94_reg[10]_0 ;
  wire [5:0]icmp_ln1024_fu_127_p2_carry_0;
  wire icmp_ln1024_fu_127_p2_carry_i_2__0_n_0;
  wire icmp_ln1024_fu_127_p2_carry_i_3__0_n_0;
  wire icmp_ln1024_fu_127_p2_carry_n_1;
  wire icmp_ln1024_fu_127_p2_carry_n_2;
  wire icmp_ln1024_fu_127_p2_carry_n_3;
  wire \icmp_ln1024_reg_158[0]_i_1__0_n_0 ;
  wire icmp_ln1024_reg_158_pp0_iter1_reg;
  wire \icmp_ln1024_reg_158_pp0_iter1_reg[0]_i_1__0_n_0 ;
  wire \icmp_ln1024_reg_158_reg_n_0_[0] ;
  wire ldata_full_n;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [63:0]out;
  wire p_9_in;
  wire p_Val2_s_fu_960;
  wire shiftReg_ce;
  wire [3:0]NLW_icmp_ln1024_fu_127_p2_carry_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000444000000000)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(\gmem0_addr_read_reg_162[7]_i_2__0_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\icmp_ln1024_reg_158_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \FSM_sequential_state[1]_i_2__2 
       (.I0(gmem1_ARREADY),
        .I1(ap_CS_fsm_state2),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID));
  LUT6 #(
    .INIT(64'h0808080808000808)) 
    \SRL_SIG[0][7]_i_1__6 
       (.I0(ldata_full_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(icmp_ln1024_reg_158_pp0_iter1_reg),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\icmp_ln1024_reg_158_reg_n_0_[0] ),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEAEEEEEEEEEEEEEE)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(\ap_CS_fsm_reg[9]_1 [1]),
        .I1(\ap_CS_fsm_reg[9]_1 [0]),
        .I2(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .I3(grp_Axi2Mat_fu_60_ap_start_reg),
        .I4(din_c_empty_n),
        .I5(axibound_V_empty_n),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h111111111111111F)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[9]_3 ),
        .I2(\ap_CS_fsm[1]_i_2__0_n_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[5] ),
        .I4(\ap_CS_fsm_reg[9]_1 [1]),
        .I5(\ap_CS_fsm_reg_n_0_[2] ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(\ap_CS_fsm_reg[9]_1 [0]),
        .I1(\ap_CS_fsm_reg_n_0_[6] ),
        .I2(\ap_CS_fsm_reg_n_0_[3] ),
        .I3(\ap_CS_fsm_reg_n_0_[4] ),
        .I4(\ap_CS_fsm[1]_i_3__1_n_0 ),
        .O(\ap_CS_fsm[1]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \ap_CS_fsm[1]_i_3__1 
       (.I0(gmem1_ARREADY),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[1]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(gmem1_ARREADY),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[8]_i_1__0 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm[9]_i_4__0_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[9]_i_1__0 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[9]_3 ),
        .I2(\ap_CS_fsm[9]_i_4__0_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[9]));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \ap_CS_fsm[9]_i_2__0 
       (.I0(\ap_CS_fsm_reg[9]_1 [0]),
        .I1(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .I2(grp_Axi2Mat_fu_60_ap_start_reg),
        .I3(din_c_empty_n),
        .I4(axibound_V_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00005540)) 
    \ap_CS_fsm[9]_i_4__0 
       (.I0(\gmem0_addr_read_reg_162[7]_i_2__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state9),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[9]_i_4__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[9]_1 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(\ap_CS_fsm_reg[9]_1 [1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\gmem0_addr_read_reg_162[7]_i_2__0_n_0 ),
        .I2(ap_condition_pp0_exit_iter0_state9),
        .I3(ap_CS_fsm_state8),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_condition_pp0_exit_iter0_state9),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\gmem0_addr_read_reg_162[7]_i_2__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_CS_fsm_state8),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(\gmem0_addr_read_reg_162[7]_i_2__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Axi2AxiStream_U0_ap_ready_i_1__0
       (.I0(\ap_CS_fsm_reg[9]_1 [1]),
        .I1(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(grp_Axi2Mat_fu_60_ap_ready),
        .I4(grp_Axi2Mat_fu_60_ap_start_reg),
        .O(\ap_CS_fsm_reg[9]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \data_p2[74]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_CS_fsm_state2),
        .I3(gmem1_ARREADY),
        .O(E));
  LUT3 #(
    .INIT(8'h04)) 
    \gmem0_addr_read_reg_162[7]_i_1__0 
       (.I0(\gmem0_addr_read_reg_162[7]_i_2__0_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln1024_reg_158_reg_n_0_[0] ),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \gmem0_addr_read_reg_162[7]_i_2__0 
       (.I0(\icmp_ln1024_reg_158_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(icmp_ln1024_reg_158_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(ldata_full_n),
        .O(\gmem0_addr_read_reg_162[7]_i_2__0_n_0 ));
  FDRE \gmem0_addr_read_reg_162_reg[0] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem0_addr_read_reg_162_reg[7]_1 [0]),
        .Q(\gmem0_addr_read_reg_162_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_162_reg[1] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem0_addr_read_reg_162_reg[7]_1 [1]),
        .Q(\gmem0_addr_read_reg_162_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_162_reg[2] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem0_addr_read_reg_162_reg[7]_1 [2]),
        .Q(\gmem0_addr_read_reg_162_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_162_reg[3] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem0_addr_read_reg_162_reg[7]_1 [3]),
        .Q(\gmem0_addr_read_reg_162_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_162_reg[4] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem0_addr_read_reg_162_reg[7]_1 [4]),
        .Q(\gmem0_addr_read_reg_162_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_162_reg[5] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem0_addr_read_reg_162_reg[7]_1 [5]),
        .Q(\gmem0_addr_read_reg_162_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_162_reg[6] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem0_addr_read_reg_162_reg[7]_1 [6]),
        .Q(\gmem0_addr_read_reg_162_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_162_reg[7] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem0_addr_read_reg_162_reg[7]_1 [7]),
        .Q(\gmem0_addr_read_reg_162_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem0_addr_reg_142[63]_i_1__0 
       (.I0(\ap_CS_fsm_reg[9]_1 [0]),
        .I1(\ap_CS_fsm_reg[9]_3 ),
        .O(gmem0_addr_reg_1420));
  FDRE \gmem0_addr_reg_142_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[0]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[10]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[11]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[12]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[13]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[14]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[15]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[16]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[17]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[18]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[19]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[1]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[20]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[21]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[22]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[23]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[24]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[25]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[26]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[27]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[28]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[29]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[2]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[30]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[31]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[32] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[32]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[33] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[33]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[34] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[34]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[35] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[35]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[36] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[36]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[37] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[37]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[38] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[38]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[39] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[39]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[3]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[40] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[40]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[41] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[41]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[42] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[42]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[43] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[43]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[44] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[44]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[45] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[45]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[46] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[46]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[47] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[47]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[48] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[48]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[49] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[49]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[4]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[50] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[50]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[51] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[51]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[52] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[52]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[53] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[53]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[54] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[54]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[55] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[55]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[56] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[56]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[57] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[57]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[58] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[58]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[59] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[59]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[5]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[60] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[60]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[61] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[61]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[62] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[62]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[63] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[63]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[6]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[7]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[8]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[9]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_94[0]_i_1__0 
       (.I0(\i_V_reg_94_reg[10]_0 [0]),
        .O(i_V_3_fu_121_p2[0]));
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \i_V_reg_94[10]_i_1__0 
       (.I0(\gmem0_addr_read_reg_162[7]_i_2__0_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state9),
        .I4(ap_CS_fsm_state8),
        .O(i_V_reg_94));
  LUT4 #(
    .INIT(16'h0040)) 
    \i_V_reg_94[10]_i_2__0 
       (.I0(\gmem0_addr_read_reg_162[7]_i_2__0_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state9),
        .O(i_V_reg_940));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \i_V_reg_94[10]_i_3__0 
       (.I0(\i_V_reg_94_reg[10]_0 [4]),
        .I1(\i_V_reg_94_reg[10]_0 [3]),
        .I2(i_V_reg_94_reg[8]),
        .I3(i_V_reg_94_reg[6]),
        .I4(\i_V_reg_94[10]_i_4__0_n_0 ),
        .I5(i_V_reg_94_reg[7]),
        .O(i_V_3_fu_121_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_V_reg_94[10]_i_4__0 
       (.I0(i_V_reg_94_reg[4]),
        .I1(\i_V_reg_94_reg[10]_0 [2]),
        .I2(\i_V_reg_94_reg[10]_0 [0]),
        .I3(\i_V_reg_94_reg[10]_0 [1]),
        .I4(i_V_reg_94_reg[3]),
        .I5(i_V_reg_94_reg[5]),
        .O(\i_V_reg_94[10]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_94[1]_i_1__0 
       (.I0(\i_V_reg_94_reg[10]_0 [0]),
        .I1(\i_V_reg_94_reg[10]_0 [1]),
        .O(i_V_3_fu_121_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_94[2]_i_1__0 
       (.I0(\i_V_reg_94_reg[10]_0 [2]),
        .I1(\i_V_reg_94_reg[10]_0 [1]),
        .I2(\i_V_reg_94_reg[10]_0 [0]),
        .O(\i_V_reg_94[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_94[3]_i_1__0 
       (.I0(i_V_reg_94_reg[3]),
        .I1(\i_V_reg_94_reg[10]_0 [2]),
        .I2(\i_V_reg_94_reg[10]_0 [0]),
        .I3(\i_V_reg_94_reg[10]_0 [1]),
        .O(\i_V_reg_94[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_94[4]_i_1__0 
       (.I0(i_V_reg_94_reg[4]),
        .I1(\i_V_reg_94_reg[10]_0 [2]),
        .I2(\i_V_reg_94_reg[10]_0 [0]),
        .I3(\i_V_reg_94_reg[10]_0 [1]),
        .I4(i_V_reg_94_reg[3]),
        .O(i_V_3_fu_121_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_94[5]_i_1__0 
       (.I0(i_V_reg_94_reg[5]),
        .I1(i_V_reg_94_reg[4]),
        .I2(\i_V_reg_94_reg[10]_0 [2]),
        .I3(\i_V_reg_94_reg[10]_0 [0]),
        .I4(\i_V_reg_94_reg[10]_0 [1]),
        .I5(i_V_reg_94_reg[3]),
        .O(\i_V_reg_94[5]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \i_V_reg_94[6]_i_1__0 
       (.I0(i_V_reg_94_reg[6]),
        .I1(\i_V_reg_94[9]_i_2__0_n_0 ),
        .I2(i_V_reg_94_reg[5]),
        .O(i_V_3_fu_121_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \i_V_reg_94[7]_i_1__0 
       (.I0(i_V_reg_94_reg[7]),
        .I1(\i_V_reg_94[9]_i_2__0_n_0 ),
        .I2(i_V_reg_94_reg[5]),
        .I3(i_V_reg_94_reg[6]),
        .O(i_V_3_fu_121_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \i_V_reg_94[8]_i_1__0 
       (.I0(i_V_reg_94_reg[8]),
        .I1(i_V_reg_94_reg[6]),
        .I2(i_V_reg_94_reg[5]),
        .I3(\i_V_reg_94[9]_i_2__0_n_0 ),
        .I4(i_V_reg_94_reg[7]),
        .O(\i_V_reg_94[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \i_V_reg_94[9]_i_1__0 
       (.I0(\i_V_reg_94_reg[10]_0 [3]),
        .I1(i_V_reg_94_reg[7]),
        .I2(\i_V_reg_94[9]_i_2__0_n_0 ),
        .I3(i_V_reg_94_reg[5]),
        .I4(i_V_reg_94_reg[6]),
        .I5(i_V_reg_94_reg[8]),
        .O(i_V_3_fu_121_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_V_reg_94[9]_i_2__0 
       (.I0(i_V_reg_94_reg[3]),
        .I1(\i_V_reg_94_reg[10]_0 [1]),
        .I2(\i_V_reg_94_reg[10]_0 [0]),
        .I3(\i_V_reg_94_reg[10]_0 [2]),
        .I4(i_V_reg_94_reg[4]),
        .O(\i_V_reg_94[9]_i_2__0_n_0 ));
  FDRE \i_V_reg_94_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(i_V_3_fu_121_p2[0]),
        .Q(\i_V_reg_94_reg[10]_0 [0]),
        .R(i_V_reg_94));
  FDRE \i_V_reg_94_reg[10] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(i_V_3_fu_121_p2[10]),
        .Q(\i_V_reg_94_reg[10]_0 [4]),
        .R(i_V_reg_94));
  FDRE \i_V_reg_94_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(i_V_3_fu_121_p2[1]),
        .Q(\i_V_reg_94_reg[10]_0 [1]),
        .R(i_V_reg_94));
  FDRE \i_V_reg_94_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(\i_V_reg_94[2]_i_1__0_n_0 ),
        .Q(\i_V_reg_94_reg[10]_0 [2]),
        .R(i_V_reg_94));
  FDRE \i_V_reg_94_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(\i_V_reg_94[3]_i_1__0_n_0 ),
        .Q(i_V_reg_94_reg[3]),
        .R(i_V_reg_94));
  FDRE \i_V_reg_94_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(i_V_3_fu_121_p2[4]),
        .Q(i_V_reg_94_reg[4]),
        .R(i_V_reg_94));
  FDRE \i_V_reg_94_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(\i_V_reg_94[5]_i_1__0_n_0 ),
        .Q(i_V_reg_94_reg[5]),
        .R(i_V_reg_94));
  FDRE \i_V_reg_94_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(i_V_3_fu_121_p2[6]),
        .Q(i_V_reg_94_reg[6]),
        .R(i_V_reg_94));
  FDRE \i_V_reg_94_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(i_V_3_fu_121_p2[7]),
        .Q(i_V_reg_94_reg[7]),
        .R(i_V_reg_94));
  FDRE \i_V_reg_94_reg[8] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(\i_V_reg_94[8]_i_1__0_n_0 ),
        .Q(i_V_reg_94_reg[8]),
        .R(i_V_reg_94));
  FDRE \i_V_reg_94_reg[9] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(i_V_3_fu_121_p2[9]),
        .Q(\i_V_reg_94_reg[10]_0 [3]),
        .R(i_V_reg_94));
  CARRY4 icmp_ln1024_fu_127_p2_carry
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state9,icmp_ln1024_fu_127_p2_carry_n_1,icmp_ln1024_fu_127_p2_carry_n_2,icmp_ln1024_fu_127_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1024_fu_127_p2_carry_O_UNCONNECTED[3:0]),
        .S({S[1],icmp_ln1024_fu_127_p2_carry_i_2__0_n_0,icmp_ln1024_fu_127_p2_carry_i_3__0_n_0,S[0]}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1024_fu_127_p2_carry_i_2__0
       (.I0(i_V_reg_94_reg[8]),
        .I1(icmp_ln1024_fu_127_p2_carry_0[5]),
        .I2(i_V_reg_94_reg[6]),
        .I3(icmp_ln1024_fu_127_p2_carry_0[3]),
        .I4(icmp_ln1024_fu_127_p2_carry_0[4]),
        .I5(i_V_reg_94_reg[7]),
        .O(icmp_ln1024_fu_127_p2_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1024_fu_127_p2_carry_i_3__0
       (.I0(i_V_reg_94_reg[5]),
        .I1(icmp_ln1024_fu_127_p2_carry_0[2]),
        .I2(i_V_reg_94_reg[3]),
        .I3(icmp_ln1024_fu_127_p2_carry_0[0]),
        .I4(icmp_ln1024_fu_127_p2_carry_0[1]),
        .I5(i_V_reg_94_reg[4]),
        .O(icmp_ln1024_fu_127_p2_carry_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1024_reg_158[0]_i_1__0 
       (.I0(ap_condition_pp0_exit_iter0_state9),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\gmem0_addr_read_reg_162[7]_i_2__0_n_0 ),
        .I3(\icmp_ln1024_reg_158_reg_n_0_[0] ),
        .O(\icmp_ln1024_reg_158[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1024_reg_158_pp0_iter1_reg[0]_i_1__0 
       (.I0(\icmp_ln1024_reg_158_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\gmem0_addr_read_reg_162[7]_i_2__0_n_0 ),
        .I3(icmp_ln1024_reg_158_pp0_iter1_reg),
        .O(\icmp_ln1024_reg_158_pp0_iter1_reg[0]_i_1__0_n_0 ));
  FDRE \icmp_ln1024_reg_158_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1024_reg_158_pp0_iter1_reg[0]_i_1__0_n_0 ),
        .Q(icmp_ln1024_reg_158_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1024_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1024_reg_158[0]_i_1__0_n_0 ),
        .Q(\icmp_ln1024_reg_158_reg_n_0_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__7
       (.I0(\ap_CS_fsm_reg[9]_1 [1]),
        .I1(axibound_V_empty_n),
        .O(\ap_CS_fsm_reg[9]_2 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1__17 
       (.I0(shiftReg_ce),
        .I1(p_Val2_s_fu_960),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
endmodule

(* ORIG_REF_NAME = "arithm_accel_Axi2AxiStream" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Axi2AxiStream_41
   (E,
    shiftReg_ce,
    \ap_CS_fsm_reg[0]_0 ,
    Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY,
    \ap_CS_fsm_reg[9]_0 ,
    \i_V_reg_94_reg[10]_0 ,
    \ap_CS_fsm_reg[9]_1 ,
    Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID,
    \ap_CS_fsm_reg[9]_2 ,
    \mOutPtr_reg[0] ,
    \gmem0_addr_reg_142_reg[63]_0 ,
    \gmem0_addr_read_reg_162_reg[7]_0 ,
    S,
    ap_clk,
    Q,
    gmem0_ARREADY,
    ap_rst_n,
    ldata_full_n,
    \SRL_SIG_reg[1][0] ,
    \ap_CS_fsm_reg[9]_3 ,
    icmp_ln1024_fu_127_p2_carry_0,
    ap_sync_reg_Axi2AxiStream_U0_ap_ready,
    grp_Axi2Mat_fu_82_ap_start_reg,
    din_c_empty_n,
    axibound_V_empty_n,
    grp_Axi2Mat_fu_82_ap_ready,
    p_Val2_s_fu_960,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    out,
    \gmem0_addr_read_reg_162_reg[7]_1 );
  output [0:0]E;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[0]_0 ;
  output Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY;
  output [1:0]\ap_CS_fsm_reg[9]_0 ;
  output [4:0]\i_V_reg_94_reg[10]_0 ;
  output \ap_CS_fsm_reg[9]_1 ;
  output Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID;
  output \ap_CS_fsm_reg[9]_2 ;
  output \mOutPtr_reg[0] ;
  output [63:0]\gmem0_addr_reg_142_reg[63]_0 ;
  output [7:0]\gmem0_addr_read_reg_162_reg[7]_0 ;
  input [1:0]S;
  input ap_clk;
  input [1:0]Q;
  input gmem0_ARREADY;
  input ap_rst_n;
  input ldata_full_n;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input \ap_CS_fsm_reg[9]_3 ;
  input [5:0]icmp_ln1024_fu_127_p2_carry_0;
  input ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input din_c_empty_n;
  input axibound_V_empty_n;
  input grp_Axi2Mat_fu_82_ap_ready;
  input p_Val2_s_fu_960;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input [63:0]out;
  input [7:0]\gmem0_addr_read_reg_162_reg[7]_1 ;

  wire Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID;
  wire Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire \ap_CS_fsm[1]_i_2_n_0 ;
  wire \ap_CS_fsm[1]_i_3_n_0 ;
  wire \ap_CS_fsm[9]_i_4_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire [1:0]\ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg[9]_1 ;
  wire \ap_CS_fsm_reg[9]_2 ;
  wire \ap_CS_fsm_reg[9]_3 ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state8;
  wire [9:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state9;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  wire axibound_V_empty_n;
  wire din_c_empty_n;
  wire gmem0_ARREADY;
  wire \gmem0_addr_read_reg_162[7]_i_2_n_0 ;
  wire [7:0]\gmem0_addr_read_reg_162_reg[7]_0 ;
  wire [7:0]\gmem0_addr_read_reg_162_reg[7]_1 ;
  wire gmem0_addr_reg_1420;
  wire [63:0]\gmem0_addr_reg_142_reg[63]_0 ;
  wire grp_Axi2Mat_fu_82_ap_ready;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire [10:0]i_V_3_fu_121_p2;
  wire i_V_reg_94;
  wire i_V_reg_940;
  wire \i_V_reg_94[10]_i_4_n_0 ;
  wire \i_V_reg_94[2]_i_1_n_0 ;
  wire \i_V_reg_94[3]_i_1_n_0 ;
  wire \i_V_reg_94[5]_i_1_n_0 ;
  wire \i_V_reg_94[8]_i_1_n_0 ;
  wire \i_V_reg_94[9]_i_2_n_0 ;
  wire [8:3]i_V_reg_94_reg;
  wire [4:0]\i_V_reg_94_reg[10]_0 ;
  wire [5:0]icmp_ln1024_fu_127_p2_carry_0;
  wire icmp_ln1024_fu_127_p2_carry_i_2_n_0;
  wire icmp_ln1024_fu_127_p2_carry_i_3_n_0;
  wire icmp_ln1024_fu_127_p2_carry_n_1;
  wire icmp_ln1024_fu_127_p2_carry_n_2;
  wire icmp_ln1024_fu_127_p2_carry_n_3;
  wire \icmp_ln1024_reg_158[0]_i_1_n_0 ;
  wire icmp_ln1024_reg_158_pp0_iter1_reg;
  wire \icmp_ln1024_reg_158_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \icmp_ln1024_reg_158_reg_n_0_[0] ;
  wire ldata_full_n;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire [63:0]out;
  wire p_9_in;
  wire p_Val2_s_fu_960;
  wire shiftReg_ce;
  wire [3:0]NLW_icmp_ln1024_fu_127_p2_carry_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h0000444000000000)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(\gmem0_addr_read_reg_162[7]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\icmp_ln1024_reg_158_reg_n_0_[0] ),
        .I5(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(gmem0_ARREADY),
        .I1(ap_CS_fsm_state2),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID));
  LUT6 #(
    .INIT(64'h0808080808000808)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(ldata_full_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(icmp_ln1024_reg_158_pp0_iter1_reg),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\icmp_ln1024_reg_158_reg_n_0_[0] ),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEAEEEEEEEEEEEEEE)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(\ap_CS_fsm_reg[9]_0 [1]),
        .I1(\ap_CS_fsm_reg[9]_0 [0]),
        .I2(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .I3(grp_Axi2Mat_fu_82_ap_start_reg),
        .I4(din_c_empty_n),
        .I5(axibound_V_empty_n),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h111111111111111F)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[9]_3 ),
        .I2(\ap_CS_fsm[1]_i_2_n_0 ),
        .I3(\ap_CS_fsm_reg_n_0_[3] ),
        .I4(\ap_CS_fsm_reg[9]_0 [1]),
        .I5(\ap_CS_fsm_reg_n_0_[5] ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(\ap_CS_fsm_reg_n_0_[4] ),
        .I1(\ap_CS_fsm_reg_n_0_[2] ),
        .I2(\ap_CS_fsm_reg[9]_0 [0]),
        .I3(\ap_CS_fsm_reg_n_0_[6] ),
        .I4(\ap_CS_fsm[1]_i_3_n_0 ),
        .O(\ap_CS_fsm[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hFFF8)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(gmem0_ARREADY),
        .I1(ap_CS_fsm_state2),
        .I2(ap_CS_fsm_state8),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(gmem0_ARREADY),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(ap_CS_fsm_state8),
        .I1(\ap_CS_fsm[9]_i_4_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[8]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(\ap_CS_fsm_reg[9]_3 ),
        .I2(\ap_CS_fsm[9]_i_4_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[9]));
  LUT5 #(
    .INIT(32'hDFFFFFFF)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(\ap_CS_fsm_reg[9]_0 [0]),
        .I1(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(din_c_empty_n),
        .I4(axibound_V_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00005540)) 
    \ap_CS_fsm[9]_i_4 
       (.I0(\gmem0_addr_read_reg_162[7]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state9),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[9]_i_4_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg[9]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[6] ),
        .Q(ap_CS_fsm_state8),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(\ap_CS_fsm_reg[9]_0 [1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\gmem0_addr_read_reg_162[7]_i_2_n_0 ),
        .I2(ap_condition_pp0_exit_iter0_state9),
        .I3(ap_CS_fsm_state8),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_condition_pp0_exit_iter0_state9),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\gmem0_addr_read_reg_162[7]_i_2_n_0 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_CS_fsm_state8),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(\gmem0_addr_read_reg_162[7]_i_2_n_0 ),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Axi2AxiStream_U0_ap_ready_i_1
       (.I0(\ap_CS_fsm_reg[9]_0 [1]),
        .I1(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(grp_Axi2Mat_fu_82_ap_ready),
        .I4(grp_Axi2Mat_fu_82_ap_start_reg),
        .O(\ap_CS_fsm_reg[9]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \data_p2[74]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(ap_CS_fsm_state2),
        .I3(gmem0_ARREADY),
        .O(E));
  LUT3 #(
    .INIT(8'h04)) 
    \gmem0_addr_read_reg_162[7]_i_1 
       (.I0(\gmem0_addr_read_reg_162[7]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln1024_reg_158_reg_n_0_[0] ),
        .O(p_9_in));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \gmem0_addr_read_reg_162[7]_i_2 
       (.I0(\icmp_ln1024_reg_158_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(icmp_ln1024_reg_158_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(ldata_full_n),
        .O(\gmem0_addr_read_reg_162[7]_i_2_n_0 ));
  FDRE \gmem0_addr_read_reg_162_reg[0] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem0_addr_read_reg_162_reg[7]_1 [0]),
        .Q(\gmem0_addr_read_reg_162_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_162_reg[1] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem0_addr_read_reg_162_reg[7]_1 [1]),
        .Q(\gmem0_addr_read_reg_162_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_162_reg[2] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem0_addr_read_reg_162_reg[7]_1 [2]),
        .Q(\gmem0_addr_read_reg_162_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_162_reg[3] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem0_addr_read_reg_162_reg[7]_1 [3]),
        .Q(\gmem0_addr_read_reg_162_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_162_reg[4] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem0_addr_read_reg_162_reg[7]_1 [4]),
        .Q(\gmem0_addr_read_reg_162_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_162_reg[5] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem0_addr_read_reg_162_reg[7]_1 [5]),
        .Q(\gmem0_addr_read_reg_162_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_162_reg[6] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem0_addr_read_reg_162_reg[7]_1 [6]),
        .Q(\gmem0_addr_read_reg_162_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_162_reg[7] 
       (.C(ap_clk),
        .CE(p_9_in),
        .D(\gmem0_addr_read_reg_162_reg[7]_1 [7]),
        .Q(\gmem0_addr_read_reg_162_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem0_addr_reg_142[63]_i_1 
       (.I0(\ap_CS_fsm_reg[9]_0 [0]),
        .I1(\ap_CS_fsm_reg[9]_3 ),
        .O(gmem0_addr_reg_1420));
  FDRE \gmem0_addr_reg_142_reg[0] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[0]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[10] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[10]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[11] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[11]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[12] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[12]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[13] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[13]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[14] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[14]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[15] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[15]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[16] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[16]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[17] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[17]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[18] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[18]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[19] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[19]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[1] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[1]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[20] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[20]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[21] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[21]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[22] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[22]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[23] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[23]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[24] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[24]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[25] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[25]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[26] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[26]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[27] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[27]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[28] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[28]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[29] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[29]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[2] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[2]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[30] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[30]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[31] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[31]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[32] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[32]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[33] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[33]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[34] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[34]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[35] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[35]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[36] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[36]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[37] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[37]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[38] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[38]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[39] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[39]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[3] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[3]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[40] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[40]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[41] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[41]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[42] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[42]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[43] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[43]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[44] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[44]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[45] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[45]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[46] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[46]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[47] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[47]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[48] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[48]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[49] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[49]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[4] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[4]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[50] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[50]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[51] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[51]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[52] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[52]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[53] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[53]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[54] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[54]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[55] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[55]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[56] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[56]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[57] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[57]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[58] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[58]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[59] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[59]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[5] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[5]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[60] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[60]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[61] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[61]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[62] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[62]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[63] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[63]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[6] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[6]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[7] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[7]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[8] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[8]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \gmem0_addr_reg_142_reg[9] 
       (.C(ap_clk),
        .CE(gmem0_addr_reg_1420),
        .D(out[9]),
        .Q(\gmem0_addr_reg_142_reg[63]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_94[0]_i_1 
       (.I0(\i_V_reg_94_reg[10]_0 [0]),
        .O(i_V_3_fu_121_p2[0]));
  LUT5 #(
    .INIT(32'hFFBF0000)) 
    \i_V_reg_94[10]_i_1 
       (.I0(\gmem0_addr_read_reg_162[7]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state9),
        .I4(ap_CS_fsm_state8),
        .O(i_V_reg_94));
  LUT4 #(
    .INIT(16'h0040)) 
    \i_V_reg_94[10]_i_2 
       (.I0(\gmem0_addr_read_reg_162[7]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state9),
        .O(i_V_reg_940));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \i_V_reg_94[10]_i_3 
       (.I0(\i_V_reg_94_reg[10]_0 [4]),
        .I1(\i_V_reg_94_reg[10]_0 [3]),
        .I2(i_V_reg_94_reg[8]),
        .I3(i_V_reg_94_reg[6]),
        .I4(\i_V_reg_94[10]_i_4_n_0 ),
        .I5(i_V_reg_94_reg[7]),
        .O(i_V_3_fu_121_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_V_reg_94[10]_i_4 
       (.I0(i_V_reg_94_reg[4]),
        .I1(\i_V_reg_94_reg[10]_0 [2]),
        .I2(\i_V_reg_94_reg[10]_0 [0]),
        .I3(\i_V_reg_94_reg[10]_0 [1]),
        .I4(i_V_reg_94_reg[3]),
        .I5(i_V_reg_94_reg[5]),
        .O(\i_V_reg_94[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_94[1]_i_1 
       (.I0(\i_V_reg_94_reg[10]_0 [0]),
        .I1(\i_V_reg_94_reg[10]_0 [1]),
        .O(i_V_3_fu_121_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_94[2]_i_1 
       (.I0(\i_V_reg_94_reg[10]_0 [2]),
        .I1(\i_V_reg_94_reg[10]_0 [1]),
        .I2(\i_V_reg_94_reg[10]_0 [0]),
        .O(\i_V_reg_94[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_94[3]_i_1 
       (.I0(i_V_reg_94_reg[3]),
        .I1(\i_V_reg_94_reg[10]_0 [2]),
        .I2(\i_V_reg_94_reg[10]_0 [0]),
        .I3(\i_V_reg_94_reg[10]_0 [1]),
        .O(\i_V_reg_94[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_94[4]_i_1 
       (.I0(i_V_reg_94_reg[4]),
        .I1(\i_V_reg_94_reg[10]_0 [2]),
        .I2(\i_V_reg_94_reg[10]_0 [0]),
        .I3(\i_V_reg_94_reg[10]_0 [1]),
        .I4(i_V_reg_94_reg[3]),
        .O(i_V_3_fu_121_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_94[5]_i_1 
       (.I0(i_V_reg_94_reg[5]),
        .I1(i_V_reg_94_reg[4]),
        .I2(\i_V_reg_94_reg[10]_0 [2]),
        .I3(\i_V_reg_94_reg[10]_0 [0]),
        .I4(\i_V_reg_94_reg[10]_0 [1]),
        .I5(i_V_reg_94_reg[3]),
        .O(\i_V_reg_94[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \i_V_reg_94[6]_i_1 
       (.I0(i_V_reg_94_reg[6]),
        .I1(\i_V_reg_94[9]_i_2_n_0 ),
        .I2(i_V_reg_94_reg[5]),
        .O(i_V_3_fu_121_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \i_V_reg_94[7]_i_1 
       (.I0(i_V_reg_94_reg[7]),
        .I1(\i_V_reg_94[9]_i_2_n_0 ),
        .I2(i_V_reg_94_reg[5]),
        .I3(i_V_reg_94_reg[6]),
        .O(i_V_3_fu_121_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \i_V_reg_94[8]_i_1 
       (.I0(i_V_reg_94_reg[8]),
        .I1(i_V_reg_94_reg[6]),
        .I2(i_V_reg_94_reg[5]),
        .I3(\i_V_reg_94[9]_i_2_n_0 ),
        .I4(i_V_reg_94_reg[7]),
        .O(\i_V_reg_94[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \i_V_reg_94[9]_i_1 
       (.I0(\i_V_reg_94_reg[10]_0 [3]),
        .I1(i_V_reg_94_reg[7]),
        .I2(\i_V_reg_94[9]_i_2_n_0 ),
        .I3(i_V_reg_94_reg[5]),
        .I4(i_V_reg_94_reg[6]),
        .I5(i_V_reg_94_reg[8]),
        .O(i_V_3_fu_121_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_V_reg_94[9]_i_2 
       (.I0(i_V_reg_94_reg[3]),
        .I1(\i_V_reg_94_reg[10]_0 [1]),
        .I2(\i_V_reg_94_reg[10]_0 [0]),
        .I3(\i_V_reg_94_reg[10]_0 [2]),
        .I4(i_V_reg_94_reg[4]),
        .O(\i_V_reg_94[9]_i_2_n_0 ));
  FDRE \i_V_reg_94_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(i_V_3_fu_121_p2[0]),
        .Q(\i_V_reg_94_reg[10]_0 [0]),
        .R(i_V_reg_94));
  FDRE \i_V_reg_94_reg[10] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(i_V_3_fu_121_p2[10]),
        .Q(\i_V_reg_94_reg[10]_0 [4]),
        .R(i_V_reg_94));
  FDRE \i_V_reg_94_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(i_V_3_fu_121_p2[1]),
        .Q(\i_V_reg_94_reg[10]_0 [1]),
        .R(i_V_reg_94));
  FDRE \i_V_reg_94_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(\i_V_reg_94[2]_i_1_n_0 ),
        .Q(\i_V_reg_94_reg[10]_0 [2]),
        .R(i_V_reg_94));
  FDRE \i_V_reg_94_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(\i_V_reg_94[3]_i_1_n_0 ),
        .Q(i_V_reg_94_reg[3]),
        .R(i_V_reg_94));
  FDRE \i_V_reg_94_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(i_V_3_fu_121_p2[4]),
        .Q(i_V_reg_94_reg[4]),
        .R(i_V_reg_94));
  FDRE \i_V_reg_94_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(\i_V_reg_94[5]_i_1_n_0 ),
        .Q(i_V_reg_94_reg[5]),
        .R(i_V_reg_94));
  FDRE \i_V_reg_94_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(i_V_3_fu_121_p2[6]),
        .Q(i_V_reg_94_reg[6]),
        .R(i_V_reg_94));
  FDRE \i_V_reg_94_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(i_V_3_fu_121_p2[7]),
        .Q(i_V_reg_94_reg[7]),
        .R(i_V_reg_94));
  FDRE \i_V_reg_94_reg[8] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(\i_V_reg_94[8]_i_1_n_0 ),
        .Q(i_V_reg_94_reg[8]),
        .R(i_V_reg_94));
  FDRE \i_V_reg_94_reg[9] 
       (.C(ap_clk),
        .CE(i_V_reg_940),
        .D(i_V_3_fu_121_p2[9]),
        .Q(\i_V_reg_94_reg[10]_0 [3]),
        .R(i_V_reg_94));
  CARRY4 icmp_ln1024_fu_127_p2_carry
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state9,icmp_ln1024_fu_127_p2_carry_n_1,icmp_ln1024_fu_127_p2_carry_n_2,icmp_ln1024_fu_127_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1024_fu_127_p2_carry_O_UNCONNECTED[3:0]),
        .S({S[1],icmp_ln1024_fu_127_p2_carry_i_2_n_0,icmp_ln1024_fu_127_p2_carry_i_3_n_0,S[0]}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1024_fu_127_p2_carry_i_2
       (.I0(i_V_reg_94_reg[8]),
        .I1(icmp_ln1024_fu_127_p2_carry_0[5]),
        .I2(i_V_reg_94_reg[6]),
        .I3(icmp_ln1024_fu_127_p2_carry_0[3]),
        .I4(icmp_ln1024_fu_127_p2_carry_0[4]),
        .I5(i_V_reg_94_reg[7]),
        .O(icmp_ln1024_fu_127_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1024_fu_127_p2_carry_i_3
       (.I0(i_V_reg_94_reg[5]),
        .I1(icmp_ln1024_fu_127_p2_carry_0[2]),
        .I2(i_V_reg_94_reg[3]),
        .I3(icmp_ln1024_fu_127_p2_carry_0[0]),
        .I4(icmp_ln1024_fu_127_p2_carry_0[1]),
        .I5(i_V_reg_94_reg[4]),
        .O(icmp_ln1024_fu_127_p2_carry_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1024_reg_158[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state9),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\gmem0_addr_read_reg_162[7]_i_2_n_0 ),
        .I3(\icmp_ln1024_reg_158_reg_n_0_[0] ),
        .O(\icmp_ln1024_reg_158[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1024_reg_158_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln1024_reg_158_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\gmem0_addr_read_reg_162[7]_i_2_n_0 ),
        .I3(icmp_ln1024_reg_158_pp0_iter1_reg),
        .O(\icmp_ln1024_reg_158_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln1024_reg_158_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1024_reg_158_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(icmp_ln1024_reg_158_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1024_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1024_reg_158[0]_i_1_n_0 ),
        .Q(\icmp_ln1024_reg_158_reg_n_0_[0] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__2
       (.I0(\ap_CS_fsm_reg[9]_0 [1]),
        .I1(axibound_V_empty_n),
        .O(\ap_CS_fsm_reg[9]_1 ));
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[0]_i_1__5 
       (.I0(shiftReg_ce),
        .I1(p_Val2_s_fu_960),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Axi2Mat
   (E,
    D,
    shiftReg_ce,
    \ap_CS_fsm_reg[1] ,
    ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg,
    ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg,
    \bLast_reg_790_pp0_iter3_reg_reg[0] ,
    ap_sync_reg_grp_Axi2Mat_fu_60_ap_done_reg,
    ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg_0,
    \ap_CS_fsm_reg[1]_0 ,
    \SRL_SIG_reg[0][10] ,
    ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153,
    \ap_CS_fsm_reg[0] ,
    Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY,
    Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID,
    ap_clk,
    ap_rst_n_inv,
    Q,
    gmem1_ARREADY,
    \data_p1_reg[74] ,
    load_p1_from_p2,
    imgInput2_data_full_n,
    ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready,
    ap_rst_n,
    ap_sync_ready,
    ap_start,
    grp_Axi2Mat_fu_60_ap_start_reg,
    ap_sync_reg_grp_Axi2Mat_fu_60_ap_done,
    grp_Axi2Mat_fu_60_ap_start_reg_reg,
    grp_Axi2Mat_fu_60_ap_start_reg_reg_0,
    \gmem0_addr_read_reg_162_reg[7] ,
    \SRL_SIG_reg[0][63] ,
    p_read,
    p_read1,
    \SRL_SIG_reg[1][0] );
  output [0:0]E;
  output [10:0]D;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[1] ;
  output ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg;
  output ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg;
  output \bLast_reg_790_pp0_iter3_reg_reg[0] ;
  output ap_sync_reg_grp_Axi2Mat_fu_60_ap_done_reg;
  output ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg_0;
  output \ap_CS_fsm_reg[1]_0 ;
  output [74:0]\SRL_SIG_reg[0][10] ;
  output [7:0]ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153;
  output [1:0]\ap_CS_fsm_reg[0] ;
  output Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY;
  output Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID;
  input ap_clk;
  input ap_rst_n_inv;
  input [1:0]Q;
  input gmem1_ARREADY;
  input [10:0]\data_p1_reg[74] ;
  input load_p1_from_p2;
  input imgInput2_data_full_n;
  input ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready;
  input ap_rst_n;
  input ap_sync_ready;
  input ap_start;
  input grp_Axi2Mat_fu_60_ap_start_reg;
  input ap_sync_reg_grp_Axi2Mat_fu_60_ap_done;
  input grp_Axi2Mat_fu_60_ap_start_reg_reg;
  input grp_Axi2Mat_fu_60_ap_start_reg_reg_0;
  input [7:0]\gmem0_addr_read_reg_162_reg[7] ;
  input [63:0]\SRL_SIG_reg[0][63] ;
  input [31:0]p_read;
  input [31:0]p_read1;
  input [0:0]\SRL_SIG_reg[1][0] ;

  wire Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID;
  wire Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY;
  wire Axi2AxiStream_U0_ap_ready;
  wire [7:0]Axi2AxiStream_U0_ldata1_din;
  wire Axi2AxiStream_U0_n_11;
  wire Axi2AxiStream_U0_n_13;
  wire Axi2AxiStream_U0_n_6;
  wire Axi2AxiStream_U0_n_8;
  wire Axi2AxiStream_U0_n_9;
  wire [10:0]Axi2Mat_Block_split15_proc_U0_ap_return;
  wire Axi2Mat_Block_split15_proc_U0_ap_start;
  wire Axi2Mat_entry8_U0_ap_start;
  wire Axi2Mat_entry8_U0_n_0;
  wire Axi2Mat_entry8_U0_n_1;
  wire Axi2Mat_entry8_U0_n_3;
  wire AxiStream2MatStream_U0_ap_ready;
  wire AxiStream2MatStream_U0_ap_start;
  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire AxiStream2MatStream_U0_n_15;
  wire AxiStream2MatStream_U0_n_16;
  wire AxiStream2MatStream_U0_n_17;
  wire AxiStream2MatStream_U0_n_18;
  wire [10:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [74:0]\SRL_SIG_reg[0][10] ;
  wire [63:0]\SRL_SIG_reg[0][63] ;
  wire [2:0]\SRL_SIG_reg[0]_14 ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire [2:0]\SRL_SIG_reg[1]_15 ;
  wire [3:3]add_ln674_1_reg_852;
  wire addrbound4_U0_ap_continue;
  wire addrbound4_U0_ap_ready;
  wire addrbound4_U0_n_1;
  wire addrbound4_U0_n_4;
  wire [10:0]addrbound4_U0_return_r;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_4;
  wire [7:0]ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153;
  wire [10:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg;
  wire ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  wire ap_sync_reg_Axi2Mat_entry3_U0_ap_ready;
  wire ap_sync_reg_grp_Axi2Mat_fu_60_ap_done;
  wire ap_sync_reg_grp_Axi2Mat_fu_60_ap_done_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg_0;
  wire ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_n_0;
  wire axibound_V_U_n_12;
  wire axibound_V_U_n_13;
  wire axibound_V_U_n_14;
  wire axibound_V_U_n_26;
  wire axibound_V_empty_n;
  wire \bLast_reg_790_pp0_iter3_reg_reg[0] ;
  wire [31:0]cols_c14_dout;
  wire cols_c14_empty_n;
  wire cols_c14_full_n;
  wire cols_c3_U_n_1;
  wire cols_c3_U_n_2;
  wire cols_c3_U_n_3;
  wire [31:0]cols_c3_dout;
  wire cols_c3_full_n;
  wire [31:0]cols_c_dout;
  wire cols_c_empty_n;
  wire cols_c_full_n;
  wire [10:0]\data_p1_reg[74] ;
  wire [63:0]din_c1_dout;
  wire din_c1_empty_n;
  wire din_c1_full_n;
  wire [63:0]din_c_dout;
  wire din_c_empty_n;
  wire din_c_full_n;
  wire [7:0]\gmem0_addr_read_reg_162_reg[7] ;
  wire gmem1_ARREADY;
  wire grp_Axi2Mat_fu_60_ap_ready;
  wire grp_Axi2Mat_fu_60_ap_start_reg;
  wire grp_Axi2Mat_fu_60_ap_start_reg_reg;
  wire grp_Axi2Mat_fu_60_ap_start_reg_reg_0;
  wire [10:0]i_V_reg_94_reg;
  wire imgInput2_data_full_n;
  wire internal_empty_n4_out;
  wire last_blk_pxl_width3_U0_n_0;
  wire last_blk_pxl_width3_U0_n_1;
  wire last_blk_width_c_U_n_6;
  wire [3:3]last_blk_width_c_dout;
  wire last_blk_width_c_empty_n;
  wire last_blk_width_c_full_n;
  wire ldata_U_n_10;
  wire ldata_U_n_11;
  wire ldata_U_n_12;
  wire ldata_U_n_13;
  wire ldata_U_n_2;
  wire ldata_U_n_22;
  wire ldata_U_n_3;
  wire ldata_U_n_6;
  wire ldata_U_n_9;
  wire [7:0]ldata_dout;
  wire ldata_empty_n;
  wire ldata_full_n;
  wire load_p1_from_p2;
  wire p_Val2_s_fu_960;
  wire p_channel_U_n_14;
  wire p_channel_U_n_15;
  wire p_channel_U_n_16;
  wire p_channel_U_n_17;
  wire p_channel_U_n_18;
  wire p_channel_U_n_19;
  wire p_channel_U_n_2;
  wire p_channel_U_n_20;
  wire p_channel_U_n_21;
  wire p_channel_U_n_22;
  wire p_channel_U_n_23;
  wire p_channel_U_n_24;
  wire [31:0]p_read;
  wire [31:0]p_read1;
  wire [31:0]rows_c13_dout;
  wire rows_c13_empty_n;
  wire rows_c13_full_n;
  wire [31:0]rows_c2_dout;
  wire rows_c2_empty_n;
  wire rows_c2_full_n;
  wire [31:0]rows_c_dout;
  wire rows_c_empty_n;
  wire rows_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire shiftReg_ce_3;
  wire shiftReg_ce_5;
  wire start_for_Axi2Mat_entry8_U0_U_n_1;
  wire start_for_Axi2Mat_entry8_U0_U_n_3;
  wire start_for_Axi2Mat_entry8_U0_U_n_4;
  wire start_for_Axi2Mat_entry8_U0_U_n_5;
  wire start_for_AxiStream2MatStream_U0_U_n_2;
  wire start_for_AxiStream2MatStream_U0_U_n_3;
  wire start_for_AxiStream2MatStream_U0_full_n;
  wire start_for_addrbound4_U0_U_n_1;
  wire start_for_addrbound4_U0_U_n_2;
  wire start_for_addrbound4_U0_full_n;
  wire start_once_reg;
  wire [2:0]trunc_ln414_reg_865;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Axi2AxiStream Axi2AxiStream_U0
       (.Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID),
        .Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY),
        .E(E),
        .Q(Q),
        .S({axibound_V_U_n_13,axibound_V_U_n_14}),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .\ap_CS_fsm_reg[0]_0 (Axi2AxiStream_U0_n_11),
        .\ap_CS_fsm_reg[9]_0 (Axi2AxiStream_U0_n_6),
        .\ap_CS_fsm_reg[9]_1 ({Axi2AxiStream_U0_ap_ready,Axi2AxiStream_U0_n_8}),
        .\ap_CS_fsm_reg[9]_2 (Axi2AxiStream_U0_n_13),
        .\ap_CS_fsm_reg[9]_3 (axibound_V_U_n_26),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Axi2AxiStream_U0_ap_ready(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .axibound_V_empty_n(axibound_V_empty_n),
        .din_c_empty_n(din_c_empty_n),
        .\gmem0_addr_read_reg_162_reg[7]_0 (Axi2AxiStream_U0_ldata1_din),
        .\gmem0_addr_read_reg_162_reg[7]_1 (\gmem0_addr_read_reg_162_reg[7] ),
        .\gmem0_addr_reg_142_reg[63]_0 (\SRL_SIG_reg[0][10] [63:0]),
        .gmem1_ARREADY(gmem1_ARREADY),
        .grp_Axi2Mat_fu_60_ap_ready(grp_Axi2Mat_fu_60_ap_ready),
        .grp_Axi2Mat_fu_60_ap_start_reg(grp_Axi2Mat_fu_60_ap_start_reg),
        .\i_V_reg_94_reg[10]_0 ({i_V_reg_94_reg[10:9],i_V_reg_94_reg[2:0]}),
        .icmp_ln1024_fu_127_p2_carry_0(\SRL_SIG_reg[0][10] [72:67]),
        .ldata_full_n(ldata_full_n),
        .\mOutPtr_reg[0] (Axi2AxiStream_U0_n_9),
        .\mOutPtr_reg[0]_0 (ldata_U_n_2),
        .out(din_c_dout),
        .p_Val2_s_fu_960(p_Val2_s_fu_960),
        .shiftReg_ce(shiftReg_ce_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Axi2Mat_Block_split15_proc Axi2Mat_Block_split15_proc_U0
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(axibound_V_U_n_12),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[0]_0 (p_channel_U_n_14),
        .\ap_return_preg_reg[10]_0 (p_channel_U_n_2),
        .\ap_return_preg_reg[10]_1 (p_channel_U_n_24),
        .\ap_return_preg_reg[1]_0 (p_channel_U_n_15),
        .\ap_return_preg_reg[2]_0 (p_channel_U_n_16),
        .\ap_return_preg_reg[3]_0 (p_channel_U_n_17),
        .\ap_return_preg_reg[4]_0 (p_channel_U_n_18),
        .\ap_return_preg_reg[5]_0 (p_channel_U_n_19),
        .\ap_return_preg_reg[6]_0 (p_channel_U_n_20),
        .\ap_return_preg_reg[7]_0 (p_channel_U_n_21),
        .\ap_return_preg_reg[8]_0 (p_channel_U_n_22),
        .\ap_return_preg_reg[9]_0 (p_channel_U_n_23),
        .ap_rst_n_inv(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Axi2Mat_entry3 Axi2Mat_entry3_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(cols_c3_U_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Axi2Mat_entry8 Axi2Mat_entry8_U0
       (.Axi2Mat_entry8_U0_ap_start(Axi2Mat_entry8_U0_ap_start),
        .E(Axi2Mat_entry8_U0_n_3),
        .\SRL_SIG_reg[1][0] (cols_c3_U_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Axi2AxiStream_U0_ap_ready(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .axibound_V_empty_n(axibound_V_empty_n),
        .din_c_empty_n(din_c_empty_n),
        .grp_Axi2Mat_fu_60_ap_start_reg(grp_Axi2Mat_fu_60_ap_start_reg),
        .internal_empty_n_i_2__4(Axi2AxiStream_U0_n_8),
        .internal_empty_n_reg(Axi2Mat_entry8_U0_n_1),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce_3),
        .start_for_addrbound4_U0_full_n(start_for_addrbound4_U0_full_n),
        .start_once_reg_reg_0(Axi2Mat_entry8_U0_n_0),
        .start_once_reg_reg_1(cols_c3_U_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_AxiStream2MatStream AxiStream2MatStream_U0
       (.AxiStream2MatStream_U0_ap_start(AxiStream2MatStream_U0_ap_start),
        .AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .D(ldata_dout),
        .Q(Q),
        .add_ln674_1_reg_852(add_ln674_1_reg_852),
        .\add_ln674_1_reg_852_reg[3]_0 (AxiStream2MatStream_U0_n_17),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[0]_1 (grp_Axi2Mat_fu_60_ap_start_reg_reg_0),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1] ),
        .\ap_CS_fsm_reg[4]_0 (AxiStream2MatStream_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready(ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg(ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg),
        .ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg_0(grp_Axi2Mat_fu_60_ap_start_reg_reg),
        .ap_sync_reg_grp_Axi2Mat_fu_60_ap_done(ap_sync_reg_grp_Axi2Mat_fu_60_ap_done),
        .ap_sync_reg_grp_Axi2Mat_fu_60_ap_done_reg(ap_sync_reg_grp_Axi2Mat_fu_60_ap_done_reg),
        .ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg(ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg),
        .\bLast_reg_790_pp0_iter3_reg_reg[0]_0 (\bLast_reg_790_pp0_iter3_reg_reg[0] ),
        .cols_c14_empty_n(cols_c14_empty_n),
        .grp_Axi2Mat_fu_60_ap_ready(grp_Axi2Mat_fu_60_ap_ready),
        .\icmp_ln414_reg_857_reg[0]_0 (AxiStream2MatStream_U0_n_18),
        .imgInput2_data_full_n(imgInput2_data_full_n),
        .last_blk_width_c_dout(last_blk_width_c_dout),
        .last_blk_width_c_empty_n(last_blk_width_c_empty_n),
        .ldata_empty_n(ldata_empty_n),
        .out(cols_c14_dout),
        .p_Val2_s_fu_960(p_Val2_s_fu_960),
        .p_reg__0(rows_c13_dout),
        .rows_c13_empty_n(rows_c13_empty_n),
        .shiftReg_ce(shiftReg_ce),
        .\shl_ln414_reg_894[7]_i_3__0_0 ({\SRL_SIG_reg[1]_15 [2],\SRL_SIG_reg[1]_15 [0]}),
        .\shl_ln414_reg_894[7]_i_3__0_1 ({\SRL_SIG_reg[0]_14 [2],\SRL_SIG_reg[0]_14 [0]}),
        .\shl_ln414_reg_894_reg[0]_0 (ldata_U_n_12),
        .\shl_ln414_reg_894_reg[1]_0 (ldata_U_n_6),
        .\shl_ln414_reg_894_reg[4]_0 (ldata_U_n_3),
        .\shl_ln414_reg_894_reg[4]_1 (ldata_U_n_11),
        .\shl_ln414_reg_894_reg[6]_0 (ldata_U_n_10),
        .\shl_ln414_reg_894_reg[7]_0 (ldata_U_n_22),
        .\shl_ln414_reg_894_reg[7]_1 (ldata_U_n_13),
        .\shl_ln414_reg_894_reg[7]_2 (ldata_U_n_9),
        .\trunc_ln1086_reg_833_reg[0]_0 (AxiStream2MatStream_U0_n_15),
        .\trunc_ln1086_reg_833_reg[0]_1 (AxiStream2MatStream_U0_n_16),
        .\trunc_ln1086_reg_833_reg[2]_0 (trunc_ln414_reg_865));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_addrbound4 addrbound4_U0
       (.AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .D(addrbound4_U0_return_r),
        .E(addrbound4_U0_n_1),
        .Q({addrbound4_U0_ap_ready,addrbound4_U0_n_4}),
        .addrbound4_U0_ap_continue(addrbound4_U0_ap_continue),
        .\ap_CS_fsm_reg[0]_0 (start_for_addrbound4_U0_U_n_2),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(rows_c_dout[10:0]),
        .p_reg_reg(start_for_addrbound4_U0_U_n_1),
        .p_reg_reg_0(cols_c_dout[10:0]),
        .shiftReg_ce(shiftReg_ce_3),
        .shiftReg_ce_0(shiftReg_ce_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Axi2AxiStream_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Axi2AxiStream_U0_n_6),
        .Q(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_for_Axi2Mat_entry8_U0_U_n_1),
        .Q(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(last_blk_width_c_U_n_6),
        .Q(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S axibound_V_U
       (.Axi2Mat_Block_split15_proc_U0_ap_start(Axi2Mat_Block_split15_proc_U0_ap_start),
        .D(D),
        .S({axibound_V_U_n_13,axibound_V_U_n_14}),
        .\SRL_SIG_reg[0][10] (\SRL_SIG_reg[0][10] [74:64]),
        .\SRL_SIG_reg[0][10]_0 (Axi2Mat_Block_split15_proc_U0_ap_return),
        .\SRL_SIG_reg[1][0] (axibound_V_U_n_26),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axibound_V_empty_n(axibound_V_empty_n),
        .\data_p1_reg[74] (\data_p1_reg[74] ),
        .icmp_ln1024_fu_127_p2_carry({i_V_reg_94_reg[10:9],i_V_reg_94_reg[2:0]}),
        .internal_full_n_reg_0(axibound_V_U_n_12),
        .internal_full_n_reg_1(Axi2AxiStream_U0_n_13),
        .load_p1_from_p2(load_p1_from_p2),
        .\mOutPtr_reg[1]_0 (Axi2AxiStream_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S cols_c14_U
       (.AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .E(addrbound4_U0_n_1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c14_empty_n(cols_c14_empty_n),
        .cols_c14_full_n(cols_c14_full_n),
        .in(cols_c_dout),
        .out(cols_c14_dout),
        .shiftReg_ce(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S cols_c3_U
       (.Axi2Mat_entry8_U0_ap_start(Axi2Mat_entry8_U0_ap_start),
        .D(cols_c3_dout),
        .E(start_for_Axi2Mat_entry8_U0_U_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c3_full_n(cols_c3_full_n),
        .cols_c_full_n(cols_c_full_n),
        .din_c1_empty_n(din_c1_empty_n),
        .din_c1_full_n(din_c1_full_n),
        .din_c_full_n(din_c_full_n),
        .internal_empty_n_reg_0(cols_c3_U_n_2),
        .internal_empty_n_reg_1(cols_c3_U_n_3),
        .internal_full_n_reg_0(cols_c3_U_n_1),
        .p_read1(p_read1),
        .rows_c2_empty_n(rows_c2_empty_n),
        .rows_c2_full_n(rows_c2_full_n),
        .rows_c_full_n(rows_c_full_n),
        .shiftReg_ce(shiftReg_ce_5),
        .shiftReg_ce_0(shiftReg_ce_1),
        .start_for_addrbound4_U0_full_n(start_for_addrbound4_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(start_for_Axi2Mat_entry8_U0_U_n_4),
        .start_once_reg_reg_0(Axi2Mat_entry8_U0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_28 cols_c_U
       (.D(cols_c3_dout),
        .E(Axi2Mat_entry8_U0_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c_empty_n(cols_c_empty_n),
        .cols_c_full_n(cols_c_full_n),
        .in(cols_c_dout),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d2_S din_c1_U
       (.E(start_for_Axi2Mat_entry8_U0_U_n_3),
        .\SRL_SIG_reg[0][63] (\SRL_SIG_reg[0][63] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din_c1_empty_n(din_c1_empty_n),
        .din_c1_full_n(din_c1_full_n),
        .in(din_c1_dout),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d4_S din_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din_c_empty_n(din_c_empty_n),
        .din_c_full_n(din_c_full_n),
        .in(din_c1_dout),
        .internal_empty_n_reg_0(Axi2Mat_entry8_U0_n_1),
        .\mOutPtr_reg[2]_0 (Axi2AxiStream_U0_n_11),
        .out(din_c_dout),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_last_blk_pxl_width3 last_blk_pxl_width3_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg(last_blk_pxl_width3_U0_n_1),
        .grp_Axi2Mat_fu_60_ap_start_reg(grp_Axi2Mat_fu_60_ap_start_reg),
        .internal_full_n_reg(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_n_0),
        .start_for_AxiStream2MatStream_U0_full_n(start_for_AxiStream2MatStream_U0_full_n),
        .start_once_reg_reg_0(last_blk_pxl_width3_U0_n_0),
        .start_once_reg_reg_1(start_for_AxiStream2MatStream_U0_U_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w4_d6_S last_blk_width_c_U
       (.AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .E(start_for_AxiStream2MatStream_U0_U_n_3),
        .Q(Q[1]),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Axi2AxiStream_U0_ap_ready(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .ap_sync_reg_Axi2Mat_entry3_U0_ap_ready(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg(ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg_0),
        .ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg_0(ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg),
        .ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg_1(Axi2AxiStream_U0_ap_ready),
        .ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_n_0),
        .ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0(last_blk_pxl_width3_U0_n_0),
        .grp_Axi2Mat_fu_60_ap_ready(grp_Axi2Mat_fu_60_ap_ready),
        .grp_Axi2Mat_fu_60_ap_start_reg(grp_Axi2Mat_fu_60_ap_start_reg),
        .grp_Axi2Mat_fu_60_ap_start_reg_reg(grp_Axi2Mat_fu_60_ap_start_reg_reg),
        .grp_Axi2Mat_fu_60_ap_start_reg_reg_0(grp_Axi2Mat_fu_60_ap_start_reg_reg_0),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(last_blk_width_c_U_n_6),
        .last_blk_width_c_dout(last_blk_width_c_dout),
        .last_blk_width_c_empty_n(last_blk_width_c_empty_n),
        .last_blk_width_c_full_n(last_blk_width_c_full_n),
        .shiftReg_ce(shiftReg_ce_5),
        .start_for_AxiStream2MatStream_U0_full_n(start_for_AxiStream2MatStream_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S ldata_U
       (.D(ldata_dout),
        .Q({\SRL_SIG_reg[1]_15 [2],\SRL_SIG_reg[1]_15 [0]}),
        .\SRL_SIG_reg[0][1] (ldata_U_n_22),
        .\SRL_SIG_reg[0][2] ({\SRL_SIG_reg[0]_14 [2],\SRL_SIG_reg[0]_14 [0]}),
        .\SRL_SIG_reg[0][4] (ldata_U_n_11),
        .\SRL_SIG_reg[0][7] (Axi2AxiStream_U0_ldata1_din),
        .\SRL_SIG_reg[1][1] (ldata_U_n_3),
        .\SRL_SIG_reg[1][3] (ldata_U_n_10),
        .\SRL_SIG_reg[1][6] (ldata_U_n_13),
        .\SRL_SIG_reg[1][7] (ldata_U_n_9),
        .add_ln674_1_reg_852(add_ln674_1_reg_852),
        .\add_ln674_1_reg_852_reg[3] (ldata_U_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ldata_empty_n(ldata_empty_n),
        .ldata_full_n(ldata_full_n),
        .\mOutPtr_reg[0]_0 (ldata_U_n_2),
        .\mOutPtr_reg[0]_1 (Axi2AxiStream_U0_n_9),
        .\mOutPtr_reg[1]_0 (ldata_U_n_6),
        .p_Val2_s_fu_960(p_Val2_s_fu_960),
        .shiftReg_ce(shiftReg_ce_0),
        .\shl_ln414_reg_894[4]_i_2__0 (trunc_ln414_reg_865),
        .\shl_ln414_reg_894[4]_i_2__0_0 (AxiStream2MatStream_U0_n_15),
        .\shl_ln414_reg_894[7]_i_3__0 (AxiStream2MatStream_U0_n_18),
        .\shl_ln414_reg_894[7]_i_4__0 (AxiStream2MatStream_U0_n_17),
        .\shl_ln414_reg_894[7]_i_4__0_0 (AxiStream2MatStream_U0_n_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_29 p_channel_U
       (.Axi2Mat_Block_split15_proc_U0_ap_start(Axi2Mat_Block_split15_proc_U0_ap_start),
        .D(addrbound4_U0_return_r),
        .Q(addrbound4_U0_ap_ready),
        .\SRL_SIG_reg[0][0] (p_channel_U_n_14),
        .\SRL_SIG_reg[0][10] (Axi2Mat_Block_split15_proc_U0_ap_return),
        .\SRL_SIG_reg[0][10]_0 (p_channel_U_n_24),
        .\SRL_SIG_reg[0][1] (p_channel_U_n_15),
        .\SRL_SIG_reg[0][2] (p_channel_U_n_16),
        .\SRL_SIG_reg[0][3] (p_channel_U_n_17),
        .\SRL_SIG_reg[0][4] (p_channel_U_n_18),
        .\SRL_SIG_reg[0][5] (p_channel_U_n_19),
        .\SRL_SIG_reg[0][6] (p_channel_U_n_20),
        .\SRL_SIG_reg[0][7] (p_channel_U_n_21),
        .\SRL_SIG_reg[0][8] (p_channel_U_n_22),
        .\SRL_SIG_reg[0][9] (p_channel_U_n_23),
        .addrbound4_U0_ap_continue(addrbound4_U0_ap_continue),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_0(ap_done_reg_4),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(p_channel_U_n_2),
        .shiftReg_ce(shiftReg_ce_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_30 rows_c13_U
       (.AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .E(addrbound4_U0_n_1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(rows_c_dout),
        .out(rows_c13_dout),
        .rows_c13_empty_n(rows_c13_empty_n),
        .rows_c13_full_n(rows_c13_full_n),
        .shiftReg_ce(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_31 rows_c2_U
       (.D(rows_c2_dout),
        .E(start_for_Axi2Mat_entry8_U0_U_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .p_read(p_read),
        .rows_c2_empty_n(rows_c2_empty_n),
        .rows_c2_full_n(rows_c2_full_n),
        .shiftReg_ce(shiftReg_ce_5),
        .shiftReg_ce_0(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_32 rows_c_U
       (.D(rows_c2_dout),
        .E(Axi2Mat_entry8_U0_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(rows_c_dout),
        .rows_c_empty_n(rows_c_empty_n),
        .rows_c_full_n(rows_c_full_n),
        .shiftReg_ce(shiftReg_ce_3),
        .shiftReg_ce_0(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_start_for_Axi2Mat_entry8_U0 start_for_Axi2Mat_entry8_U0_U
       (.Axi2Mat_entry8_U0_ap_start(Axi2Mat_entry8_U0_ap_start),
        .E(start_for_Axi2Mat_entry8_U0_U_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Axi2Mat_entry3_U0_ap_ready(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg(start_for_Axi2Mat_entry8_U0_U_n_1),
        .cols_c3_full_n(cols_c3_full_n),
        .din_c1_full_n(din_c1_full_n),
        .grp_Axi2Mat_fu_60_ap_ready(grp_Axi2Mat_fu_60_ap_ready),
        .grp_Axi2Mat_fu_60_ap_start_reg(grp_Axi2Mat_fu_60_ap_start_reg),
        .internal_empty_n_reg_0(start_for_Axi2Mat_entry8_U0_U_n_5),
        .internal_full_n_reg_0(start_for_Axi2Mat_entry8_U0_U_n_4),
        .\mOutPtr_reg[1]_0 (Axi2Mat_entry8_U0_n_0),
        .rows_c2_full_n(rows_c2_full_n),
        .shiftReg_ce(shiftReg_ce_5),
        .shiftReg_ce_0(shiftReg_ce_1),
        .start_for_addrbound4_U0_full_n(start_for_addrbound4_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_start_for_AxiStream2MatStream_U0 start_for_AxiStream2MatStream_U0_U
       (.AxiStream2MatStream_U0_ap_start(AxiStream2MatStream_U0_ap_start),
        .AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .E(start_for_AxiStream2MatStream_U0_U_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Axi2Mat_fu_60_ap_start_reg(grp_Axi2Mat_fu_60_ap_start_reg),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(start_for_AxiStream2MatStream_U0_U_n_2),
        .internal_full_n_reg_1(last_blk_pxl_width3_U0_n_1),
        .internal_full_n_reg_2(AxiStream2MatStream_U0_ap_ready),
        .last_blk_width_c_full_n(last_blk_width_c_full_n),
        .start_for_AxiStream2MatStream_U0_full_n(start_for_AxiStream2MatStream_U0_full_n),
        .start_once_reg_reg(last_blk_pxl_width3_U0_n_0),
        .start_once_reg_reg_0(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_start_for_addrbound4_U0 start_for_addrbound4_U0_U
       (.Axi2Mat_entry8_U0_ap_start(Axi2Mat_entry8_U0_ap_start),
        .Q({addrbound4_U0_ap_ready,addrbound4_U0_n_4}),
        .\ap_CS_fsm_reg[0] (start_for_addrbound4_U0_U_n_1),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c14_full_n(cols_c14_full_n),
        .cols_c_empty_n(cols_c_empty_n),
        .internal_empty_n_reg_0(start_for_addrbound4_U0_U_n_2),
        .\mOutPtr_reg[1]_0 (Axi2Mat_entry8_U0_n_0),
        .\mOutPtr_reg[1]_1 (start_for_Axi2Mat_entry8_U0_U_n_5),
        .rows_c13_full_n(rows_c13_full_n),
        .rows_c_empty_n(rows_c_empty_n),
        .start_for_addrbound4_U0_full_n(start_for_addrbound4_U0_full_n));
endmodule

(* ORIG_REF_NAME = "arithm_accel_Axi2Mat" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Axi2Mat_40
   (E,
    D,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg,
    \ap_CS_fsm_reg[0] ,
    Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY,
    \SRL_SIG_reg[0][10] ,
    Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID,
    int_ap_start_reg,
    \ap_CS_fsm_reg[1] ,
    shiftReg_ce,
    \ap_CS_fsm_reg[1]_0 ,
    ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg,
    \bLast_reg_790_pp0_iter3_reg_reg[0] ,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0,
    ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153,
    ap_clk,
    ap_rst_n_inv,
    Q,
    gmem0_ARREADY,
    \data_p1_reg[74] ,
    load_p1_from_p2,
    ap_rst_n,
    grp_Axi2Mat_fu_82_ap_start_reg_reg,
    grp_Axi2Mat_fu_82_ap_start_reg_reg_0,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done,
    grp_Axi2Mat_fu_82_ap_start_reg,
    \SRL_SIG_reg[1][0] ,
    imgInput1_data_full_n,
    ap_start,
    ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready,
    start_once_reg_reg,
    start_for_absdiff_0_32_32_1_U0_full_n,
    ap_sync_ready,
    \gmem0_addr_read_reg_162_reg[7] ,
    \SRL_SIG_reg[0][63] ,
    \SRL_SIG_reg[0][31] ,
    \SRL_SIG_reg[0][31]_0 );
  output [0:0]E;
  output [10:0]D;
  output ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg;
  output [1:0]\ap_CS_fsm_reg[0] ;
  output Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY;
  output [74:0]\SRL_SIG_reg[0][10] ;
  output Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID;
  output int_ap_start_reg;
  output \ap_CS_fsm_reg[1] ;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[1]_0 ;
  output ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg;
  output \bLast_reg_790_pp0_iter3_reg_reg[0] ;
  output ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg;
  output ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0;
  output [7:0]ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153;
  input ap_clk;
  input ap_rst_n_inv;
  input [1:0]Q;
  input gmem0_ARREADY;
  input [10:0]\data_p1_reg[74] ;
  input load_p1_from_p2;
  input ap_rst_n;
  input grp_Axi2Mat_fu_82_ap_start_reg_reg;
  input grp_Axi2Mat_fu_82_ap_start_reg_reg_0;
  input ap_sync_reg_grp_Axi2Mat_fu_82_ap_done;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input imgInput1_data_full_n;
  input ap_start;
  input ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready;
  input start_once_reg_reg;
  input start_for_absdiff_0_32_32_1_U0_full_n;
  input ap_sync_ready;
  input [7:0]\gmem0_addr_read_reg_162_reg[7] ;
  input [63:0]\SRL_SIG_reg[0][63] ;
  input [31:0]\SRL_SIG_reg[0][31] ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;

  wire Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID;
  wire Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY;
  wire Axi2AxiStream_U0_ap_ready;
  wire [7:0]Axi2AxiStream_U0_ldata1_din;
  wire Axi2AxiStream_U0_n_11;
  wire Axi2AxiStream_U0_n_13;
  wire Axi2AxiStream_U0_n_14;
  wire Axi2AxiStream_U0_n_2;
  wire Axi2AxiStream_U0_n_5;
  wire [10:0]Axi2Mat_Block_split15_proc_U0_ap_return;
  wire Axi2Mat_Block_split15_proc_U0_ap_start;
  wire Axi2Mat_entry8_U0_ap_start;
  wire Axi2Mat_entry8_U0_n_0;
  wire Axi2Mat_entry8_U0_n_1;
  wire Axi2Mat_entry8_U0_n_3;
  wire AxiStream2MatStream_U0_ap_ready;
  wire AxiStream2MatStream_U0_ap_start;
  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire AxiStream2MatStream_U0_n_10;
  wire AxiStream2MatStream_U0_n_11;
  wire AxiStream2MatStream_U0_n_12;
  wire AxiStream2MatStream_U0_n_13;
  wire [10:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [74:0]\SRL_SIG_reg[0][10] ;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [63:0]\SRL_SIG_reg[0][63] ;
  wire [2:0]\SRL_SIG_reg[0]_14 ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire [2:0]\SRL_SIG_reg[1]_15 ;
  wire [3:3]add_ln674_1_reg_852;
  wire addrbound4_U0_ap_continue;
  wire addrbound4_U0_ap_ready;
  wire addrbound4_U0_n_1;
  wire addrbound4_U0_n_4;
  wire [10:0]addrbound4_U0_return_r;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_4;
  wire [7:0]ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153;
  wire [10:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg;
  wire ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  wire ap_sync_reg_Axi2Mat_entry3_U0_ap_ready;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_done;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0;
  wire ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_n_0;
  wire axibound_V_U_n_12;
  wire axibound_V_U_n_13;
  wire axibound_V_U_n_14;
  wire axibound_V_U_n_26;
  wire axibound_V_empty_n;
  wire \bLast_reg_790_pp0_iter3_reg_reg[0] ;
  wire [31:0]cols_c14_dout;
  wire cols_c14_empty_n;
  wire cols_c14_full_n;
  wire cols_c3_U_n_1;
  wire cols_c3_U_n_34;
  wire cols_c3_U_n_35;
  wire [31:0]cols_c3_dout;
  wire cols_c3_full_n;
  wire [31:0]cols_c_dout;
  wire cols_c_empty_n;
  wire cols_c_full_n;
  wire [10:0]\data_p1_reg[74] ;
  wire [63:0]din_c1_dout;
  wire din_c1_empty_n;
  wire din_c1_full_n;
  wire [63:0]din_c_dout;
  wire din_c_empty_n;
  wire din_c_full_n;
  wire gmem0_ARREADY;
  wire [7:0]\gmem0_addr_read_reg_162_reg[7] ;
  wire grp_Axi2Mat_fu_82_ap_ready;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire grp_Axi2Mat_fu_82_ap_start_reg_reg;
  wire grp_Axi2Mat_fu_82_ap_start_reg_reg_0;
  wire [10:0]i_V_reg_94_reg;
  wire imgInput1_data_full_n;
  wire int_ap_start_reg;
  wire internal_empty_n4_out;
  wire last_blk_pxl_width3_U0_n_0;
  wire last_blk_pxl_width3_U0_n_1;
  wire last_blk_width_c_U_n_5;
  wire [3:3]last_blk_width_c_dout;
  wire last_blk_width_c_empty_n;
  wire last_blk_width_c_full_n;
  wire ldata_U_n_10;
  wire ldata_U_n_11;
  wire ldata_U_n_12;
  wire ldata_U_n_13;
  wire ldata_U_n_2;
  wire ldata_U_n_22;
  wire ldata_U_n_3;
  wire ldata_U_n_6;
  wire ldata_U_n_9;
  wire [7:0]ldata_dout;
  wire ldata_empty_n;
  wire ldata_full_n;
  wire load_p1_from_p2;
  wire p_Val2_s_fu_960;
  wire p_channel_U_n_14;
  wire p_channel_U_n_15;
  wire p_channel_U_n_16;
  wire p_channel_U_n_17;
  wire p_channel_U_n_18;
  wire p_channel_U_n_19;
  wire p_channel_U_n_2;
  wire p_channel_U_n_20;
  wire p_channel_U_n_21;
  wire p_channel_U_n_22;
  wire p_channel_U_n_23;
  wire p_channel_U_n_24;
  wire [31:0]rows_c13_dout;
  wire rows_c13_empty_n;
  wire rows_c13_full_n;
  wire [31:0]rows_c2_dout;
  wire rows_c2_empty_n;
  wire rows_c2_full_n;
  wire [31:0]rows_c_dout;
  wire rows_c_empty_n;
  wire rows_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire shiftReg_ce_2;
  wire shiftReg_ce_3;
  wire shiftReg_ce_5;
  wire start_for_Axi2Mat_entry8_U0_U_n_1;
  wire start_for_Axi2Mat_entry8_U0_U_n_3;
  wire start_for_Axi2Mat_entry8_U0_U_n_4;
  wire start_for_Axi2Mat_entry8_U0_U_n_5;
  wire start_for_AxiStream2MatStream_U0_U_n_2;
  wire start_for_AxiStream2MatStream_U0_U_n_4;
  wire start_for_AxiStream2MatStream_U0_full_n;
  wire start_for_absdiff_0_32_32_1_U0_full_n;
  wire start_for_addrbound4_U0_U_n_1;
  wire start_for_addrbound4_U0_U_n_2;
  wire start_for_addrbound4_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire [2:0]trunc_ln414_reg_865;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Axi2AxiStream_41 Axi2AxiStream_U0
       (.Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID),
        .Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY),
        .E(E),
        .Q(Q),
        .S({axibound_V_U_n_13,axibound_V_U_n_14}),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] ),
        .\ap_CS_fsm_reg[0]_0 (Axi2AxiStream_U0_n_2),
        .\ap_CS_fsm_reg[9]_0 ({Axi2AxiStream_U0_ap_ready,Axi2AxiStream_U0_n_5}),
        .\ap_CS_fsm_reg[9]_1 (Axi2AxiStream_U0_n_11),
        .\ap_CS_fsm_reg[9]_2 (Axi2AxiStream_U0_n_13),
        .\ap_CS_fsm_reg[9]_3 (axibound_V_U_n_26),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Axi2AxiStream_U0_ap_ready(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .axibound_V_empty_n(axibound_V_empty_n),
        .din_c_empty_n(din_c_empty_n),
        .gmem0_ARREADY(gmem0_ARREADY),
        .\gmem0_addr_read_reg_162_reg[7]_0 (Axi2AxiStream_U0_ldata1_din),
        .\gmem0_addr_read_reg_162_reg[7]_1 (\gmem0_addr_read_reg_162_reg[7] ),
        .\gmem0_addr_reg_142_reg[63]_0 (\SRL_SIG_reg[0][10] [63:0]),
        .grp_Axi2Mat_fu_82_ap_ready(grp_Axi2Mat_fu_82_ap_ready),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .\i_V_reg_94_reg[10]_0 ({i_V_reg_94_reg[10:9],i_V_reg_94_reg[2:0]}),
        .icmp_ln1024_fu_127_p2_carry_0(\SRL_SIG_reg[0][10] [72:67]),
        .ldata_full_n(ldata_full_n),
        .\mOutPtr_reg[0] (Axi2AxiStream_U0_n_14),
        .\mOutPtr_reg[0]_0 (ldata_U_n_2),
        .out(din_c_dout),
        .p_Val2_s_fu_960(p_Val2_s_fu_960),
        .shiftReg_ce(shiftReg_ce_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Axi2Mat_Block_split15_proc_42 Axi2Mat_Block_split15_proc_U0
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(axibound_V_U_n_12),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[0]_0 (p_channel_U_n_14),
        .\ap_return_preg_reg[10]_0 (p_channel_U_n_2),
        .\ap_return_preg_reg[10]_1 (p_channel_U_n_24),
        .\ap_return_preg_reg[1]_0 (p_channel_U_n_15),
        .\ap_return_preg_reg[2]_0 (p_channel_U_n_16),
        .\ap_return_preg_reg[3]_0 (p_channel_U_n_17),
        .\ap_return_preg_reg[4]_0 (p_channel_U_n_18),
        .\ap_return_preg_reg[5]_0 (p_channel_U_n_19),
        .\ap_return_preg_reg[6]_0 (p_channel_U_n_20),
        .\ap_return_preg_reg[7]_0 (p_channel_U_n_21),
        .\ap_return_preg_reg[8]_0 (p_channel_U_n_22),
        .\ap_return_preg_reg[9]_0 (p_channel_U_n_23),
        .ap_rst_n_inv(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Axi2Mat_entry3_43 Axi2Mat_entry3_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(cols_c3_U_n_34));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Axi2Mat_entry8_44 Axi2Mat_entry8_U0
       (.Axi2Mat_entry8_U0_ap_start(Axi2Mat_entry8_U0_ap_start),
        .E(Axi2Mat_entry8_U0_n_3),
        .\SRL_SIG_reg[1][0] (cols_c3_U_n_1),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Axi2AxiStream_U0_ap_ready(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .axibound_V_empty_n(axibound_V_empty_n),
        .din_c_empty_n(din_c_empty_n),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .internal_empty_n_i_2(Axi2AxiStream_U0_n_5),
        .internal_empty_n_reg(Axi2Mat_entry8_U0_n_1),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce_3),
        .start_for_addrbound4_U0_full_n(start_for_addrbound4_U0_full_n),
        .start_once_reg_reg_0(Axi2Mat_entry8_U0_n_0),
        .start_once_reg_reg_1(cols_c3_U_n_35));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_AxiStream2MatStream_45 AxiStream2MatStream_U0
       (.AxiStream2MatStream_U0_ap_start(AxiStream2MatStream_U0_ap_start),
        .AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .D(ldata_dout),
        .Q(AxiStream2MatStream_U0_ap_ready),
        .\SRL_SIG_reg[0][0] (Q),
        .add_ln674_1_reg_852(add_ln674_1_reg_852),
        .\add_ln674_1_reg_852_reg[3]_0 (AxiStream2MatStream_U0_n_12),
        .\ap_CS_fsm_reg[0]_0 (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[0]_1 (grp_Axi2Mat_fu_82_ap_start_reg_reg),
        .\ap_CS_fsm_reg[1]_0 (\ap_CS_fsm_reg[1]_0 ),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready(ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready),
        .ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg(ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg),
        .ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg_0(grp_Axi2Mat_fu_82_ap_start_reg_reg_0),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_done(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg),
        .\bLast_reg_790_pp0_iter3_reg_reg[0]_0 (\bLast_reg_790_pp0_iter3_reg_reg[0] ),
        .cols_c14_empty_n(cols_c14_empty_n),
        .grp_Axi2Mat_fu_82_ap_ready(grp_Axi2Mat_fu_82_ap_ready),
        .\icmp_ln414_reg_857_reg[0]_0 (AxiStream2MatStream_U0_n_13),
        .imgInput1_data_full_n(imgInput1_data_full_n),
        .int_ap_start_reg(int_ap_start_reg),
        .last_blk_width_c_dout(last_blk_width_c_dout),
        .last_blk_width_c_empty_n(last_blk_width_c_empty_n),
        .ldata_empty_n(ldata_empty_n),
        .out(cols_c14_dout),
        .p_Val2_s_fu_960(p_Val2_s_fu_960),
        .p_reg__0(rows_c13_dout),
        .rows_c13_empty_n(rows_c13_empty_n),
        .shiftReg_ce(shiftReg_ce),
        .\shl_ln414_reg_894[7]_i_3_0 ({\SRL_SIG_reg[1]_15 [2],\SRL_SIG_reg[1]_15 [0]}),
        .\shl_ln414_reg_894[7]_i_3_1 ({\SRL_SIG_reg[0]_14 [2],\SRL_SIG_reg[0]_14 [0]}),
        .\shl_ln414_reg_894_reg[0]_0 (ldata_U_n_12),
        .\shl_ln414_reg_894_reg[1]_0 (ldata_U_n_6),
        .\shl_ln414_reg_894_reg[4]_0 (ldata_U_n_3),
        .\shl_ln414_reg_894_reg[4]_1 (ldata_U_n_11),
        .\shl_ln414_reg_894_reg[6]_0 (ldata_U_n_10),
        .\shl_ln414_reg_894_reg[7]_0 (ldata_U_n_22),
        .\shl_ln414_reg_894_reg[7]_1 (ldata_U_n_13),
        .\shl_ln414_reg_894_reg[7]_2 (ldata_U_n_9),
        .start_for_absdiff_0_32_32_1_U0_full_n(start_for_absdiff_0_32_32_1_U0_full_n),
        .start_once_reg_reg(start_once_reg_reg),
        .\trunc_ln1086_reg_833_reg[0]_0 (AxiStream2MatStream_U0_n_10),
        .\trunc_ln1086_reg_833_reg[0]_1 (AxiStream2MatStream_U0_n_11),
        .\trunc_ln1086_reg_833_reg[2]_0 (trunc_ln414_reg_865));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_addrbound4_46 addrbound4_U0
       (.AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .D(addrbound4_U0_return_r),
        .E(addrbound4_U0_n_1),
        .Q({addrbound4_U0_ap_ready,addrbound4_U0_n_4}),
        .addrbound4_U0_ap_continue(addrbound4_U0_ap_continue),
        .\ap_CS_fsm_reg[0]_0 (start_for_addrbound4_U0_U_n_2),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(rows_c_dout[10:0]),
        .p_reg_reg(start_for_addrbound4_U0_U_n_1),
        .p_reg_reg_0(cols_c_dout[10:0]),
        .shiftReg_ce(shiftReg_ce_3),
        .shiftReg_ce_0(shiftReg_ce_2));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Axi2AxiStream_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(Axi2AxiStream_U0_n_13),
        .Q(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_for_Axi2Mat_entry8_U0_U_n_5),
        .Q(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(last_blk_width_c_U_n_5),
        .Q(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_n_0),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_47 axibound_V_U
       (.Axi2Mat_Block_split15_proc_U0_ap_start(Axi2Mat_Block_split15_proc_U0_ap_start),
        .D(D),
        .S({axibound_V_U_n_13,axibound_V_U_n_14}),
        .\SRL_SIG_reg[0][10] (\SRL_SIG_reg[0][10] [74:64]),
        .\SRL_SIG_reg[0][10]_0 (Axi2Mat_Block_split15_proc_U0_ap_return),
        .\SRL_SIG_reg[1][0] (axibound_V_U_n_26),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axibound_V_empty_n(axibound_V_empty_n),
        .\data_p1_reg[74] (\data_p1_reg[74] ),
        .icmp_ln1024_fu_127_p2_carry({i_V_reg_94_reg[10:9],i_V_reg_94_reg[2:0]}),
        .internal_full_n_reg_0(axibound_V_U_n_12),
        .internal_full_n_reg_1(Axi2AxiStream_U0_n_11),
        .load_p1_from_p2(load_p1_from_p2),
        .\mOutPtr_reg[1]_0 (Axi2AxiStream_U0_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_48 cols_c14_U
       (.AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .E(addrbound4_U0_n_1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c14_empty_n(cols_c14_empty_n),
        .cols_c14_full_n(cols_c14_full_n),
        .in(cols_c_dout),
        .out(cols_c14_dout),
        .shiftReg_ce(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_49 cols_c3_U
       (.Axi2Mat_entry8_U0_ap_start(Axi2Mat_entry8_U0_ap_start),
        .D(cols_c3_dout),
        .E(start_for_Axi2Mat_entry8_U0_U_n_1),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0][31]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c3_full_n(cols_c3_full_n),
        .cols_c_full_n(cols_c_full_n),
        .din_c1_empty_n(din_c1_empty_n),
        .din_c1_full_n(din_c1_full_n),
        .din_c_full_n(din_c_full_n),
        .internal_empty_n_reg_0(cols_c3_U_n_1),
        .internal_empty_n_reg_1(cols_c3_U_n_35),
        .internal_full_n_reg_0(cols_c3_U_n_34),
        .rows_c2_empty_n(rows_c2_empty_n),
        .rows_c2_full_n(rows_c2_full_n),
        .rows_c_full_n(rows_c_full_n),
        .shiftReg_ce(shiftReg_ce_5),
        .shiftReg_ce_0(shiftReg_ce_1),
        .start_for_addrbound4_U0_full_n(start_for_addrbound4_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(start_for_Axi2Mat_entry8_U0_U_n_3),
        .start_once_reg_reg_0(Axi2Mat_entry8_U0_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_50 cols_c_U
       (.D(cols_c3_dout),
        .E(Axi2Mat_entry8_U0_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c_empty_n(cols_c_empty_n),
        .cols_c_full_n(cols_c_full_n),
        .in(cols_c_dout),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d2_S_51 din_c1_U
       (.E(start_for_Axi2Mat_entry8_U0_U_n_1),
        .\SRL_SIG_reg[0][63] (\SRL_SIG_reg[0][63] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din_c1_empty_n(din_c1_empty_n),
        .din_c1_full_n(din_c1_full_n),
        .in(din_c1_dout),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d4_S_52 din_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .din_c_empty_n(din_c_empty_n),
        .din_c_full_n(din_c_full_n),
        .in(din_c1_dout),
        .internal_empty_n_reg_0(Axi2Mat_entry8_U0_n_1),
        .\mOutPtr_reg[2]_0 (Axi2AxiStream_U0_n_2),
        .out(din_c_dout),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_last_blk_pxl_width3_53 last_blk_pxl_width3_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg(last_blk_pxl_width3_U0_n_1),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .internal_full_n_reg(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_n_0),
        .start_for_AxiStream2MatStream_U0_full_n(start_for_AxiStream2MatStream_U0_full_n),
        .start_once_reg_reg_0(last_blk_pxl_width3_U0_n_0),
        .start_once_reg_reg_1(start_for_AxiStream2MatStream_U0_U_n_4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w4_d6_S_54 last_blk_width_c_U
       (.AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .E(start_for_AxiStream2MatStream_U0_U_n_2),
        .Q(Q[1]),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Axi2AxiStream_U0_ap_ready(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .ap_sync_reg_Axi2Mat_entry3_U0_ap_ready(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0(Axi2AxiStream_U0_ap_ready),
        .ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_1(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg),
        .ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_n_0),
        .ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0(last_blk_pxl_width3_U0_n_0),
        .grp_Axi2Mat_fu_82_ap_ready(grp_Axi2Mat_fu_82_ap_ready),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .grp_Axi2Mat_fu_82_ap_start_reg_reg(grp_Axi2Mat_fu_82_ap_start_reg_reg),
        .grp_Axi2Mat_fu_82_ap_start_reg_reg_0(grp_Axi2Mat_fu_82_ap_start_reg_reg_0),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(last_blk_width_c_U_n_5),
        .last_blk_width_c_dout(last_blk_width_c_dout),
        .last_blk_width_c_empty_n(last_blk_width_c_empty_n),
        .last_blk_width_c_full_n(last_blk_width_c_full_n),
        .shiftReg_ce(shiftReg_ce_5),
        .start_for_AxiStream2MatStream_U0_full_n(start_for_AxiStream2MatStream_U0_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_55 ldata_U
       (.D(ldata_dout),
        .Q({\SRL_SIG_reg[1]_15 [2],\SRL_SIG_reg[1]_15 [0]}),
        .\SRL_SIG_reg[0][1] (ldata_U_n_22),
        .\SRL_SIG_reg[0][2] ({\SRL_SIG_reg[0]_14 [2],\SRL_SIG_reg[0]_14 [0]}),
        .\SRL_SIG_reg[0][4] (ldata_U_n_11),
        .\SRL_SIG_reg[0][7] (Axi2AxiStream_U0_ldata1_din),
        .\SRL_SIG_reg[1][1] (ldata_U_n_3),
        .\SRL_SIG_reg[1][3] (ldata_U_n_10),
        .\SRL_SIG_reg[1][6] (ldata_U_n_13),
        .\SRL_SIG_reg[1][7] (ldata_U_n_9),
        .add_ln674_1_reg_852(add_ln674_1_reg_852),
        .\add_ln674_1_reg_852_reg[3] (ldata_U_n_12),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ldata_empty_n(ldata_empty_n),
        .ldata_full_n(ldata_full_n),
        .\mOutPtr_reg[0]_0 (ldata_U_n_2),
        .\mOutPtr_reg[0]_1 (Axi2AxiStream_U0_n_14),
        .\mOutPtr_reg[1]_0 (ldata_U_n_6),
        .p_Val2_s_fu_960(p_Val2_s_fu_960),
        .shiftReg_ce(shiftReg_ce_0),
        .\shl_ln414_reg_894[4]_i_2 (trunc_ln414_reg_865),
        .\shl_ln414_reg_894[4]_i_2_0 (AxiStream2MatStream_U0_n_10),
        .\shl_ln414_reg_894[7]_i_3 (AxiStream2MatStream_U0_n_13),
        .\shl_ln414_reg_894[7]_i_4 (AxiStream2MatStream_U0_n_12),
        .\shl_ln414_reg_894[7]_i_4_0 (AxiStream2MatStream_U0_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_56 p_channel_U
       (.Axi2Mat_Block_split15_proc_U0_ap_start(Axi2Mat_Block_split15_proc_U0_ap_start),
        .D(addrbound4_U0_return_r),
        .Q(addrbound4_U0_ap_ready),
        .\SRL_SIG_reg[0][0] (p_channel_U_n_14),
        .\SRL_SIG_reg[0][10] (Axi2Mat_Block_split15_proc_U0_ap_return),
        .\SRL_SIG_reg[0][10]_0 (p_channel_U_n_24),
        .\SRL_SIG_reg[0][1] (p_channel_U_n_15),
        .\SRL_SIG_reg[0][2] (p_channel_U_n_16),
        .\SRL_SIG_reg[0][3] (p_channel_U_n_17),
        .\SRL_SIG_reg[0][4] (p_channel_U_n_18),
        .\SRL_SIG_reg[0][5] (p_channel_U_n_19),
        .\SRL_SIG_reg[0][6] (p_channel_U_n_20),
        .\SRL_SIG_reg[0][7] (p_channel_U_n_21),
        .\SRL_SIG_reg[0][8] (p_channel_U_n_22),
        .\SRL_SIG_reg[0][9] (p_channel_U_n_23),
        .addrbound4_U0_ap_continue(addrbound4_U0_ap_continue),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_0(ap_done_reg_4),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(p_channel_U_n_2),
        .shiftReg_ce(shiftReg_ce_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_57 rows_c13_U
       (.AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .E(addrbound4_U0_n_1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(rows_c_dout),
        .out(rows_c13_dout),
        .rows_c13_empty_n(rows_c13_empty_n),
        .rows_c13_full_n(rows_c13_full_n),
        .shiftReg_ce(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_58 rows_c2_U
       (.D(rows_c2_dout),
        .E(start_for_Axi2Mat_entry8_U0_U_n_1),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .rows_c2_empty_n(rows_c2_empty_n),
        .rows_c2_full_n(rows_c2_full_n),
        .shiftReg_ce(shiftReg_ce_5),
        .shiftReg_ce_0(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_59 rows_c_U
       (.D(rows_c2_dout),
        .E(Axi2Mat_entry8_U0_n_3),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .in(rows_c_dout),
        .rows_c_empty_n(rows_c_empty_n),
        .rows_c_full_n(rows_c_full_n),
        .shiftReg_ce(shiftReg_ce_3),
        .shiftReg_ce_0(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_start_for_Axi2Mat_entry8_U0_60 start_for_Axi2Mat_entry8_U0_U
       (.Axi2Mat_entry8_U0_ap_start(Axi2Mat_entry8_U0_ap_start),
        .E(start_for_Axi2Mat_entry8_U0_U_n_1),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_Axi2Mat_entry3_U0_ap_ready(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg(start_for_Axi2Mat_entry8_U0_U_n_5),
        .cols_c3_full_n(cols_c3_full_n),
        .din_c1_full_n(din_c1_full_n),
        .grp_Axi2Mat_fu_82_ap_ready(grp_Axi2Mat_fu_82_ap_ready),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .internal_empty_n_reg_0(start_for_Axi2Mat_entry8_U0_U_n_4),
        .internal_full_n_reg_0(start_for_Axi2Mat_entry8_U0_U_n_3),
        .\mOutPtr_reg[1]_0 (Axi2Mat_entry8_U0_n_0),
        .rows_c2_full_n(rows_c2_full_n),
        .shiftReg_ce(shiftReg_ce_5),
        .shiftReg_ce_0(shiftReg_ce_1),
        .start_for_addrbound4_U0_full_n(start_for_addrbound4_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_start_for_AxiStream2MatStream_U0_61 start_for_AxiStream2MatStream_U0_U
       (.AxiStream2MatStream_U0_ap_start(AxiStream2MatStream_U0_ap_start),
        .AxiStream2MatStream_U0_last_blk_width_read(AxiStream2MatStream_U0_last_blk_width_read),
        .E(start_for_AxiStream2MatStream_U0_U_n_2),
        .Q(AxiStream2MatStream_U0_ap_ready),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .internal_empty_n4_out(internal_empty_n4_out),
        .internal_full_n_reg_0(start_for_AxiStream2MatStream_U0_U_n_4),
        .internal_full_n_reg_1(last_blk_pxl_width3_U0_n_1),
        .last_blk_width_c_full_n(last_blk_width_c_full_n),
        .start_for_AxiStream2MatStream_U0_full_n(start_for_AxiStream2MatStream_U0_full_n),
        .start_once_reg_reg(last_blk_pxl_width3_U0_n_0),
        .start_once_reg_reg_0(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_start_for_addrbound4_U0_62 start_for_addrbound4_U0_U
       (.Axi2Mat_entry8_U0_ap_start(Axi2Mat_entry8_U0_ap_start),
        .Q({addrbound4_U0_ap_ready,addrbound4_U0_n_4}),
        .\ap_CS_fsm_reg[0] (start_for_addrbound4_U0_U_n_1),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c14_full_n(cols_c14_full_n),
        .cols_c_empty_n(cols_c_empty_n),
        .internal_empty_n_reg_0(start_for_addrbound4_U0_U_n_2),
        .\mOutPtr_reg[1]_0 (Axi2Mat_entry8_U0_n_0),
        .\mOutPtr_reg[1]_1 (start_for_Axi2Mat_entry8_U0_U_n_4),
        .rows_c13_full_n(rows_c13_full_n),
        .rows_c_empty_n(rows_c_empty_n),
        .start_for_addrbound4_U0_full_n(start_for_addrbound4_U0_full_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Axi2Mat_Block_split15_proc
   (ap_done_reg,
    ap_return_preg,
    ap_done_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    \ap_return_preg_reg[10]_0 ,
    \ap_return_preg_reg[10]_1 ,
    \ap_return_preg_reg[9]_0 ,
    \ap_return_preg_reg[8]_0 ,
    \ap_return_preg_reg[7]_0 ,
    \ap_return_preg_reg[6]_0 ,
    \ap_return_preg_reg[5]_0 ,
    \ap_return_preg_reg[4]_0 ,
    \ap_return_preg_reg[3]_0 ,
    \ap_return_preg_reg[2]_0 ,
    \ap_return_preg_reg[1]_0 ,
    \ap_return_preg_reg[0]_0 );
  output ap_done_reg;
  output [10:0]ap_return_preg;
  input ap_done_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input \ap_return_preg_reg[10]_0 ;
  input \ap_return_preg_reg[10]_1 ;
  input \ap_return_preg_reg[9]_0 ;
  input \ap_return_preg_reg[8]_0 ;
  input \ap_return_preg_reg[7]_0 ;
  input \ap_return_preg_reg[6]_0 ;
  input \ap_return_preg_reg[5]_0 ;
  input \ap_return_preg_reg[4]_0 ;
  input \ap_return_preg_reg[3]_0 ;
  input \ap_return_preg_reg[2]_0 ;
  input \ap_return_preg_reg[1]_0 ;
  input \ap_return_preg_reg[0]_0 ;

  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [10:0]ap_return_preg;
  wire \ap_return_preg_reg[0]_0 ;
  wire \ap_return_preg_reg[10]_0 ;
  wire \ap_return_preg_reg[10]_1 ;
  wire \ap_return_preg_reg[1]_0 ;
  wire \ap_return_preg_reg[2]_0 ;
  wire \ap_return_preg_reg[3]_0 ;
  wire \ap_return_preg_reg[4]_0 ;
  wire \ap_return_preg_reg[5]_0 ;
  wire \ap_return_preg_reg[6]_0 ;
  wire \ap_return_preg_reg[7]_0 ;
  wire \ap_return_preg_reg[8]_0 ;
  wire \ap_return_preg_reg[9]_0 ;
  wire ap_rst_n_inv;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[0]_0 ),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[10]_1 ),
        .Q(ap_return_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[1]_0 ),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[2]_0 ),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[3]_0 ),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[4]_0 ),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[5]_0 ),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[6]_0 ),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[7]_0 ),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[8]_0 ),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[9]_0 ),
        .Q(ap_return_preg[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_Axi2Mat_Block_split15_proc" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Axi2Mat_Block_split15_proc_42
   (ap_done_reg,
    ap_return_preg,
    ap_done_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    \ap_return_preg_reg[10]_0 ,
    \ap_return_preg_reg[10]_1 ,
    \ap_return_preg_reg[9]_0 ,
    \ap_return_preg_reg[8]_0 ,
    \ap_return_preg_reg[7]_0 ,
    \ap_return_preg_reg[6]_0 ,
    \ap_return_preg_reg[5]_0 ,
    \ap_return_preg_reg[4]_0 ,
    \ap_return_preg_reg[3]_0 ,
    \ap_return_preg_reg[2]_0 ,
    \ap_return_preg_reg[1]_0 ,
    \ap_return_preg_reg[0]_0 );
  output ap_done_reg;
  output [10:0]ap_return_preg;
  input ap_done_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input \ap_return_preg_reg[10]_0 ;
  input \ap_return_preg_reg[10]_1 ;
  input \ap_return_preg_reg[9]_0 ;
  input \ap_return_preg_reg[8]_0 ;
  input \ap_return_preg_reg[7]_0 ;
  input \ap_return_preg_reg[6]_0 ;
  input \ap_return_preg_reg[5]_0 ;
  input \ap_return_preg_reg[4]_0 ;
  input \ap_return_preg_reg[3]_0 ;
  input \ap_return_preg_reg[2]_0 ;
  input \ap_return_preg_reg[1]_0 ;
  input \ap_return_preg_reg[0]_0 ;

  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [10:0]ap_return_preg;
  wire \ap_return_preg_reg[0]_0 ;
  wire \ap_return_preg_reg[10]_0 ;
  wire \ap_return_preg_reg[10]_1 ;
  wire \ap_return_preg_reg[1]_0 ;
  wire \ap_return_preg_reg[2]_0 ;
  wire \ap_return_preg_reg[3]_0 ;
  wire \ap_return_preg_reg[4]_0 ;
  wire \ap_return_preg_reg[5]_0 ;
  wire \ap_return_preg_reg[6]_0 ;
  wire \ap_return_preg_reg[7]_0 ;
  wire \ap_return_preg_reg[8]_0 ;
  wire \ap_return_preg_reg[9]_0 ;
  wire ap_rst_n_inv;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[0]_0 ),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[10]_1 ),
        .Q(ap_return_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[1]_0 ),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[2]_0 ),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[3]_0 ),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[4]_0 ),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[5]_0 ),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[6]_0 ),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[7]_0 ),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[8]_0 ),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[9]_0 ),
        .Q(ap_return_preg[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Axi2Mat_entry3
   (start_once_reg,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_Axi2Mat_entry3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Axi2Mat_entry3_43
   (start_once_reg,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Axi2Mat_entry8
   (start_once_reg_reg_0,
    internal_empty_n_reg,
    shiftReg_ce,
    E,
    ap_rst_n_inv,
    start_once_reg_reg_1,
    ap_clk,
    axibound_V_empty_n,
    din_c_empty_n,
    grp_Axi2Mat_fu_60_ap_start_reg,
    ap_sync_reg_Axi2AxiStream_U0_ap_ready,
    internal_empty_n_i_2__4,
    shiftReg_ce_0,
    start_for_addrbound4_U0_full_n,
    Axi2Mat_entry8_U0_ap_start,
    \SRL_SIG_reg[1][0] );
  output start_once_reg_reg_0;
  output internal_empty_n_reg;
  output shiftReg_ce;
  output [0:0]E;
  input ap_rst_n_inv;
  input start_once_reg_reg_1;
  input ap_clk;
  input axibound_V_empty_n;
  input din_c_empty_n;
  input grp_Axi2Mat_fu_60_ap_start_reg;
  input ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  input [0:0]internal_empty_n_i_2__4;
  input shiftReg_ce_0;
  input start_for_addrbound4_U0_full_n;
  input Axi2Mat_entry8_U0_ap_start;
  input \SRL_SIG_reg[1][0] ;

  wire Axi2Mat_entry8_U0_ap_start;
  wire [0:0]E;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  wire axibound_V_empty_n;
  wire din_c_empty_n;
  wire grp_Axi2Mat_fu_60_ap_start_reg;
  wire [0:0]internal_empty_n_i_2__4;
  wire internal_empty_n_reg;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_addrbound4_U0_full_n;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;

  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__2 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_addrbound4_U0_full_n),
        .I2(Axi2Mat_entry8_U0_ap_start),
        .I3(\SRL_SIG_reg[1][0] ),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    internal_empty_n_i_3__2
       (.I0(shiftReg_ce),
        .I1(axibound_V_empty_n),
        .I2(din_c_empty_n),
        .I3(grp_Axi2Mat_fu_60_ap_start_reg),
        .I4(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .I5(internal_empty_n_i_2__4),
        .O(internal_empty_n_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__17 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_1),
        .Q(start_once_reg_reg_0),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_Axi2Mat_entry8" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Axi2Mat_entry8_44
   (start_once_reg_reg_0,
    internal_empty_n_reg,
    shiftReg_ce,
    E,
    ap_rst_n_inv,
    start_once_reg_reg_1,
    ap_clk,
    axibound_V_empty_n,
    din_c_empty_n,
    grp_Axi2Mat_fu_82_ap_start_reg,
    ap_sync_reg_Axi2AxiStream_U0_ap_ready,
    internal_empty_n_i_2,
    shiftReg_ce_0,
    start_for_addrbound4_U0_full_n,
    Axi2Mat_entry8_U0_ap_start,
    \SRL_SIG_reg[1][0] );
  output start_once_reg_reg_0;
  output internal_empty_n_reg;
  output shiftReg_ce;
  output [0:0]E;
  input ap_rst_n_inv;
  input start_once_reg_reg_1;
  input ap_clk;
  input axibound_V_empty_n;
  input din_c_empty_n;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  input [0:0]internal_empty_n_i_2;
  input shiftReg_ce_0;
  input start_for_addrbound4_U0_full_n;
  input Axi2Mat_entry8_U0_ap_start;
  input \SRL_SIG_reg[1][0] ;

  wire Axi2Mat_entry8_U0_ap_start;
  wire [0:0]E;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  wire axibound_V_empty_n;
  wire din_c_empty_n;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire [0:0]internal_empty_n_i_2;
  wire internal_empty_n_reg;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_addrbound4_U0_full_n;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;

  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(start_once_reg_reg_0),
        .I1(start_for_addrbound4_U0_full_n),
        .I2(Axi2Mat_entry8_U0_ap_start),
        .I3(\SRL_SIG_reg[1][0] ),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'h0000400000000000)) 
    internal_empty_n_i_3
       (.I0(shiftReg_ce),
        .I1(axibound_V_empty_n),
        .I2(din_c_empty_n),
        .I3(grp_Axi2Mat_fu_82_ap_start_reg),
        .I4(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .I5(internal_empty_n_i_2),
        .O(internal_empty_n_reg));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__5 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_1),
        .Q(start_once_reg_reg_0),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_AxiStream2Axi
   (ap_done_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    \icmp_ln878_reg_145_reg[0]_0 ,
    full_n_reg,
    push,
    DI,
    E,
    p_10_in,
    Q,
    data_vld_reg,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg,
    D,
    \ap_CS_fsm_reg[7]_0 ,
    internal_empty_n_reg,
    \i_V_reg_101_reg[10]_0 ,
    xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
    WEA,
    ap_enable_reg_pp0_iter1_reg_1,
    p_11_in,
    internal_empty_n_reg_0,
    grp_Mat2Axi_fu_60_ap_done,
    \gmem2_addr_reg_149_reg[63]_0 ,
    \tmp_reg_164_reg[7]_0 ,
    S,
    ap_clk,
    pop,
    empty_n_reg,
    gmem2_AWREADY,
    gmem2_WREADY,
    empty_n_reg_0,
    gmem2_BVALID,
    ap_rst_n,
    img_out_c_empty_n,
    xfMat2Array_8_0_32_32_1_1_U0_ap_start,
    imgOutput_rows_c_empty_n,
    imgOutput_cols_c_empty_n,
    shiftReg_ce,
    ap_done_reg_reg_0,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done,
    icmp_ln878_fu_112_p2,
    icmp_ln1402_fu_134_p2_carry_0,
    ldata_empty_n,
    AxiStream2Axi_U0_ap_start,
    dout_c_empty_n,
    ap_rst_n_inv,
    out,
    \tmp_reg_164_reg[7]_1 );
  output ap_done_reg;
  output ap_enable_reg_pp0_iter1_reg_0;
  output \icmp_ln878_reg_145_reg[0]_0 ;
  output [0:0]full_n_reg;
  output push;
  output [0:0]DI;
  output [0:0]E;
  output p_10_in;
  output [1:0]Q;
  output data_vld_reg;
  output ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg;
  output [1:0]D;
  output \ap_CS_fsm_reg[7]_0 ;
  output internal_empty_n_reg;
  output [1:0]\i_V_reg_101_reg[10]_0 ;
  output xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  output [0:0]WEA;
  output ap_enable_reg_pp0_iter1_reg_1;
  output p_11_in;
  output internal_empty_n_reg_0;
  output grp_Mat2Axi_fu_60_ap_done;
  output [63:0]\gmem2_addr_reg_149_reg[63]_0 ;
  output [7:0]\tmp_reg_164_reg[7]_0 ;
  input [0:0]S;
  input ap_clk;
  input pop;
  input [1:0]empty_n_reg;
  input gmem2_AWREADY;
  input gmem2_WREADY;
  input empty_n_reg_0;
  input gmem2_BVALID;
  input ap_rst_n;
  input img_out_c_empty_n;
  input xfMat2Array_8_0_32_32_1_1_U0_ap_start;
  input imgOutput_rows_c_empty_n;
  input imgOutput_cols_c_empty_n;
  input shiftReg_ce;
  input ap_done_reg_reg_0;
  input ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  input icmp_ln878_fu_112_p2;
  input [8:0]icmp_ln1402_fu_134_p2_carry_0;
  input ldata_empty_n;
  input AxiStream2Axi_U0_ap_start;
  input dout_c_empty_n;
  input ap_rst_n_inv;
  input [63:0]out;
  input [7:0]\tmp_reg_164_reg[7]_1 ;

  wire AxiStream2Axi_U0_ap_start;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]S;
  wire [0:0]WEA;
  wire \ap_CS_fsm[2]_i_2__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[7]_0 ;
  wire \ap_CS_fsm_reg_n_0_[3] ;
  wire \ap_CS_fsm_reg_n_0_[4] ;
  wire \ap_CS_fsm_reg_n_0_[5] ;
  wire \ap_CS_fsm_reg_n_0_[6] ;
  wire ap_CS_fsm_state2;
  wire [7:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_done_reg;
  wire ap_done_reg_i_1__6_n_0;
  wire ap_done_reg_reg_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__5_n_0;
  wire ap_enable_reg_pp0_iter0_i_2__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__5_n_0;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter2_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg;
  wire data_vld_reg;
  wire dout_c_empty_n;
  wire [1:0]empty_n_reg;
  wire empty_n_reg_0;
  wire [0:0]full_n_reg;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire gmem2_addr_reg_1490;
  wire [63:0]\gmem2_addr_reg_149_reg[63]_0 ;
  wire grp_Mat2Axi_fu_60_ap_done;
  wire [10:0]i_V_2_fu_128_p2;
  wire i_V_reg_101;
  wire i_V_reg_1010;
  wire \i_V_reg_101[10]_i_4_n_0 ;
  wire \i_V_reg_101[2]_i_1_n_0 ;
  wire \i_V_reg_101[3]_i_1_n_0 ;
  wire \i_V_reg_101[5]_i_1_n_0 ;
  wire \i_V_reg_101[6]_i_1_n_0 ;
  wire \i_V_reg_101[8]_i_1_n_0 ;
  wire \i_V_reg_101[9]_i_2_n_0 ;
  wire [8:0]i_V_reg_101_reg;
  wire [1:0]\i_V_reg_101_reg[10]_0 ;
  wire [8:0]icmp_ln1402_fu_134_p2_carry_0;
  wire icmp_ln1402_fu_134_p2_carry_i_2_n_0;
  wire icmp_ln1402_fu_134_p2_carry_i_3_n_0;
  wire icmp_ln1402_fu_134_p2_carry_i_4_n_0;
  wire icmp_ln1402_fu_134_p2_carry_n_1;
  wire icmp_ln1402_fu_134_p2_carry_n_2;
  wire icmp_ln1402_fu_134_p2_carry_n_3;
  wire \icmp_ln1402_reg_160[0]_i_1_n_0 ;
  wire icmp_ln1402_reg_160_pp0_iter1_reg;
  wire \icmp_ln1402_reg_160_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \icmp_ln1402_reg_160_reg_n_0_[0] ;
  wire icmp_ln878_fu_112_p2;
  wire \icmp_ln878_reg_145[0]_i_1_n_0 ;
  wire \icmp_ln878_reg_145_reg[0]_0 ;
  wire imgOutput_cols_c_empty_n;
  wire imgOutput_rows_c_empty_n;
  wire img_out_c_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire ldata_empty_n;
  wire mem_reg_i_14__1_n_0;
  wire [63:0]out;
  wire p_10_in;
  wire p_11_in;
  wire pop;
  wire push;
  wire shiftReg_ce;
  wire [7:0]\tmp_reg_164_reg[7]_0 ;
  wire [7:0]\tmp_reg_164_reg[7]_1 ;
  wire xfMat2Array_8_0_32_32_1_1_U0_ap_start;
  wire xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  wire [3:0]NLW_icmp_ln1402_fu_134_p2_carry_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT4 #(
    .INIT(16'h8880)) 
    \FSM_sequential_state[1]_i_2__3 
       (.I0(ap_CS_fsm_state2),
        .I1(gmem2_AWREADY),
        .I2(empty_n_reg[1]),
        .I3(empty_n_reg[0]),
        .O(xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT5 #(
    .INIT(32'hE0FFE0E0)) 
    \ap_CS_fsm[0]_i_1__11 
       (.I0(\icmp_ln878_reg_145_reg[0]_0 ),
        .I1(gmem2_BVALID),
        .I2(Q[1]),
        .I3(internal_empty_n_reg),
        .I4(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'h7FFF7FFFFFFF0000)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(imgOutput_cols_c_empty_n),
        .I1(imgOutput_rows_c_empty_n),
        .I2(xfMat2Array_8_0_32_32_1_1_U0_ap_start),
        .I3(img_out_c_empty_n),
        .I4(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg),
        .I5(empty_n_reg[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[1]_i_1__11 
       (.I0(icmp_ln878_fu_112_p2),
        .I1(internal_empty_n_reg),
        .I2(gmem2_AWREADY),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hB111111111111111)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(empty_n_reg[0]),
        .I1(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg),
        .I2(img_out_c_empty_n),
        .I3(xfMat2Array_8_0_32_32_1_1_U0_ap_start),
        .I4(imgOutput_rows_c_empty_n),
        .I5(imgOutput_cols_c_empty_n),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_CS_fsm_state2),
        .I1(gmem2_AWREADY),
        .I2(\ap_CS_fsm[2]_i_2__0_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hFFFFAABF)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(mem_reg_i_14__1_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .O(\ap_CS_fsm[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022202020)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(mem_reg_i_14__1_n_0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFF888888F8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(internal_empty_n_reg),
        .I1(icmp_ln878_fu_112_p2),
        .I2(Q[1]),
        .I3(gmem2_BVALID),
        .I4(\icmp_ln878_reg_145_reg[0]_0 ),
        .I5(\ap_CS_fsm_reg_n_0_[6] ),
        .O(ap_NS_fsm[7]));
  LUT4 #(
    .INIT(16'h0080)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(dout_c_empty_n),
        .I1(AxiStream2Axi_U0_ap_start),
        .I2(Q[0]),
        .I3(ap_done_reg),
        .O(internal_empty_n_reg));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(\ap_CS_fsm_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[3] ),
        .Q(\ap_CS_fsm_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[4] ),
        .Q(\ap_CS_fsm_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[5] ),
        .Q(\ap_CS_fsm_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h00000000FFA80000)) 
    ap_done_reg_i_1__6
       (.I0(Q[1]),
        .I1(gmem2_BVALID),
        .I2(\icmp_ln878_reg_145_reg[0]_0 ),
        .I3(ap_done_reg),
        .I4(ap_rst_n),
        .I5(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg),
        .O(ap_done_reg_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__6_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDD00000000000)) 
    ap_enable_reg_pp0_iter0_i_1__5
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0_i_2__0_n_0),
        .I2(ap_CS_fsm_state2),
        .I3(gmem2_AWREADY),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair688" *) 
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(mem_reg_i_14__1_n_0),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__5_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter1_reg_0),
        .I2(mem_reg_i_14__1_n_0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__5_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h70FF700000000000)) 
    ap_enable_reg_pp0_iter2_i_1__3
       (.I0(gmem2_AWREADY),
        .I1(ap_CS_fsm_state2),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(mem_reg_i_14__1_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter2_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_i_2
       (.I0(ap_done_reg),
        .I1(\icmp_ln878_reg_145_reg[0]_0 ),
        .I2(gmem2_BVALID),
        .I3(Q[1]),
        .O(grp_Mat2Axi_fu_60_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair690" *) 
  LUT4 #(
    .INIT(16'hE000)) 
    \data_p2[74]_i_1__1 
       (.I0(empty_n_reg[0]),
        .I1(empty_n_reg[1]),
        .I2(ap_CS_fsm_state2),
        .I3(gmem2_AWREADY),
        .O(E));
  LUT6 #(
    .INIT(64'hEEEFFFFFAAAAAAAA)) 
    empty_n_i_1__7
       (.I0(empty_n_reg_0),
        .I1(\icmp_ln878_reg_145_reg[0]_0 ),
        .I2(empty_n_reg[1]),
        .I3(empty_n_reg[0]),
        .I4(Q[1]),
        .I5(gmem2_BVALID),
        .O(data_vld_reg));
  LUT6 #(
    .INIT(64'h22222222A2A2A222)) 
    full_n_i_2__10
       (.I0(empty_n_reg_0),
        .I1(gmem2_BVALID),
        .I2(Q[1]),
        .I3(empty_n_reg[0]),
        .I4(empty_n_reg[1]),
        .I5(\icmp_ln878_reg_145_reg[0]_0 ),
        .O(p_10_in));
  LUT2 #(
    .INIT(4'h2)) 
    \gmem2_addr_reg_149[63]_i_1 
       (.I0(Q[0]),
        .I1(icmp_ln878_fu_112_p2),
        .O(gmem2_addr_reg_1490));
  FDRE \gmem2_addr_reg_149_reg[0] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[0]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [0]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[10] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[10]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [10]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[11] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[11]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [11]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[12] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[12]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [12]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[13] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[13]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [13]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[14] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[14]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [14]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[15] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[15]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [15]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[16] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[16]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [16]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[17] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[17]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [17]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[18] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[18]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [18]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[19] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[19]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [19]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[1] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[1]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [1]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[20] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[20]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [20]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[21] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[21]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [21]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[22] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[22]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [22]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[23] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[23]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [23]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[24] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[24]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [24]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[25] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[25]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [25]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[26] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[26]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [26]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[27] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[27]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [27]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[28] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[28]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [28]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[29] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[29]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [29]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[2] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[2]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [2]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[30] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[30]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [30]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[31] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[31]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [31]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[32] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[32]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [32]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[33] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[33]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [33]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[34] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[34]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [34]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[35] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[35]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [35]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[36] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[36]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [36]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[37] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[37]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [37]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[38] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[38]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [38]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[39] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[39]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [39]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[3] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[3]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [3]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[40] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[40]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [40]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[41] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[41]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [41]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[42] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[42]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [42]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[43] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[43]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [43]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[44] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[44]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [44]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[45] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[45]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [45]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[46] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[46]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [46]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[47] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[47]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [47]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[48] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[48]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [48]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[49] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[49]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [49]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[4] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[4]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [4]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[50] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[50]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [50]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[51] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[51]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [51]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[52] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[52]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [52]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[53] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[53]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [53]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[54] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[54]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [54]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[55] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[55]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [55]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[56] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[56]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [56]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[57] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[57]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [57]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[58] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[58]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [58]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[59] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[59]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [59]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[5] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[5]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [5]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[60] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[60]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [60]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[61] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[61]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [61]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[62] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[62]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [62]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[63] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[63]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [63]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[6] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[6]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [6]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[7] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[7]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [7]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[8] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[8]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [8]),
        .R(1'b0));
  FDRE \gmem2_addr_reg_149_reg[9] 
       (.C(ap_clk),
        .CE(gmem2_addr_reg_1490),
        .D(out[9]),
        .Q(\gmem2_addr_reg_149_reg[63]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_101[0]_i_1 
       (.I0(i_V_reg_101_reg[0]),
        .O(i_V_2_fu_128_p2[0]));
  LUT6 #(
    .INIT(64'hFFBF000000000000)) 
    \i_V_reg_101[10]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(mem_reg_i_14__1_n_0),
        .I4(ap_CS_fsm_state2),
        .I5(gmem2_AWREADY),
        .O(i_V_reg_101));
  LUT4 #(
    .INIT(16'h0040)) 
    \i_V_reg_101[10]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(mem_reg_i_14__1_n_0),
        .O(i_V_reg_1010));
  LUT6 #(
    .INIT(64'hAAAA6AAAAAAAAAAA)) 
    \i_V_reg_101[10]_i_3 
       (.I0(\i_V_reg_101_reg[10]_0 [1]),
        .I1(\i_V_reg_101_reg[10]_0 [0]),
        .I2(i_V_reg_101_reg[8]),
        .I3(i_V_reg_101_reg[6]),
        .I4(\i_V_reg_101[10]_i_4_n_0 ),
        .I5(i_V_reg_101_reg[7]),
        .O(i_V_2_fu_128_p2[10]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \i_V_reg_101[10]_i_4 
       (.I0(i_V_reg_101_reg[4]),
        .I1(i_V_reg_101_reg[2]),
        .I2(i_V_reg_101_reg[0]),
        .I3(i_V_reg_101_reg[1]),
        .I4(i_V_reg_101_reg[3]),
        .I5(i_V_reg_101_reg[5]),
        .O(\i_V_reg_101[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair693" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \i_V_reg_101[1]_i_1 
       (.I0(i_V_reg_101_reg[0]),
        .I1(i_V_reg_101_reg[1]),
        .O(i_V_2_fu_128_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_V_reg_101[2]_i_1 
       (.I0(i_V_reg_101_reg[2]),
        .I1(i_V_reg_101_reg[1]),
        .I2(i_V_reg_101_reg[0]),
        .O(\i_V_reg_101[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair692" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_V_reg_101[3]_i_1 
       (.I0(i_V_reg_101_reg[3]),
        .I1(i_V_reg_101_reg[2]),
        .I2(i_V_reg_101_reg[0]),
        .I3(i_V_reg_101_reg[1]),
        .O(\i_V_reg_101[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \i_V_reg_101[4]_i_1 
       (.I0(i_V_reg_101_reg[4]),
        .I1(i_V_reg_101_reg[2]),
        .I2(i_V_reg_101_reg[0]),
        .I3(i_V_reg_101_reg[1]),
        .I4(i_V_reg_101_reg[3]),
        .O(i_V_2_fu_128_p2[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \i_V_reg_101[5]_i_1 
       (.I0(i_V_reg_101_reg[5]),
        .I1(i_V_reg_101_reg[4]),
        .I2(i_V_reg_101_reg[2]),
        .I3(i_V_reg_101_reg[0]),
        .I4(i_V_reg_101_reg[1]),
        .I5(i_V_reg_101_reg[3]),
        .O(\i_V_reg_101[5]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA6)) 
    \i_V_reg_101[6]_i_1 
       (.I0(i_V_reg_101_reg[6]),
        .I1(i_V_reg_101_reg[5]),
        .I2(\i_V_reg_101[9]_i_2_n_0 ),
        .O(\i_V_reg_101[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT4 #(
    .INIT(16'h9AAA)) 
    \i_V_reg_101[7]_i_1 
       (.I0(i_V_reg_101_reg[7]),
        .I1(\i_V_reg_101[9]_i_2_n_0 ),
        .I2(i_V_reg_101_reg[5]),
        .I3(i_V_reg_101_reg[6]),
        .O(i_V_2_fu_128_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair687" *) 
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \i_V_reg_101[8]_i_1 
       (.I0(i_V_reg_101_reg[8]),
        .I1(i_V_reg_101_reg[6]),
        .I2(i_V_reg_101_reg[5]),
        .I3(\i_V_reg_101[9]_i_2_n_0 ),
        .I4(i_V_reg_101_reg[7]),
        .O(\i_V_reg_101[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \i_V_reg_101[9]_i_1 
       (.I0(\i_V_reg_101_reg[10]_0 [0]),
        .I1(i_V_reg_101_reg[7]),
        .I2(\i_V_reg_101[9]_i_2_n_0 ),
        .I3(i_V_reg_101_reg[5]),
        .I4(i_V_reg_101_reg[6]),
        .I5(i_V_reg_101_reg[8]),
        .O(i_V_2_fu_128_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair686" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \i_V_reg_101[9]_i_2 
       (.I0(i_V_reg_101_reg[3]),
        .I1(i_V_reg_101_reg[1]),
        .I2(i_V_reg_101_reg[0]),
        .I3(i_V_reg_101_reg[2]),
        .I4(i_V_reg_101_reg[4]),
        .O(\i_V_reg_101[9]_i_2_n_0 ));
  FDRE \i_V_reg_101_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_1010),
        .D(i_V_2_fu_128_p2[0]),
        .Q(i_V_reg_101_reg[0]),
        .R(i_V_reg_101));
  FDRE \i_V_reg_101_reg[10] 
       (.C(ap_clk),
        .CE(i_V_reg_1010),
        .D(i_V_2_fu_128_p2[10]),
        .Q(\i_V_reg_101_reg[10]_0 [1]),
        .R(i_V_reg_101));
  FDRE \i_V_reg_101_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_1010),
        .D(i_V_2_fu_128_p2[1]),
        .Q(i_V_reg_101_reg[1]),
        .R(i_V_reg_101));
  FDRE \i_V_reg_101_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_1010),
        .D(\i_V_reg_101[2]_i_1_n_0 ),
        .Q(i_V_reg_101_reg[2]),
        .R(i_V_reg_101));
  FDRE \i_V_reg_101_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_1010),
        .D(\i_V_reg_101[3]_i_1_n_0 ),
        .Q(i_V_reg_101_reg[3]),
        .R(i_V_reg_101));
  FDRE \i_V_reg_101_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_1010),
        .D(i_V_2_fu_128_p2[4]),
        .Q(i_V_reg_101_reg[4]),
        .R(i_V_reg_101));
  FDRE \i_V_reg_101_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_1010),
        .D(\i_V_reg_101[5]_i_1_n_0 ),
        .Q(i_V_reg_101_reg[5]),
        .R(i_V_reg_101));
  FDRE \i_V_reg_101_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_1010),
        .D(\i_V_reg_101[6]_i_1_n_0 ),
        .Q(i_V_reg_101_reg[6]),
        .R(i_V_reg_101));
  FDRE \i_V_reg_101_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_1010),
        .D(i_V_2_fu_128_p2[7]),
        .Q(i_V_reg_101_reg[7]),
        .R(i_V_reg_101));
  FDRE \i_V_reg_101_reg[8] 
       (.C(ap_clk),
        .CE(i_V_reg_1010),
        .D(\i_V_reg_101[8]_i_1_n_0 ),
        .Q(i_V_reg_101_reg[8]),
        .R(i_V_reg_101));
  FDRE \i_V_reg_101_reg[9] 
       (.C(ap_clk),
        .CE(i_V_reg_1010),
        .D(i_V_2_fu_128_p2[9]),
        .Q(\i_V_reg_101_reg[10]_0 [0]),
        .R(i_V_reg_101));
  CARRY4 icmp_ln1402_fu_134_p2_carry
       (.CI(1'b0),
        .CO({ap_condition_pp0_exit_iter0_state3,icmp_ln1402_fu_134_p2_carry_n_1,icmp_ln1402_fu_134_p2_carry_n_2,icmp_ln1402_fu_134_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1402_fu_134_p2_carry_O_UNCONNECTED[3:0]),
        .S({S,icmp_ln1402_fu_134_p2_carry_i_2_n_0,icmp_ln1402_fu_134_p2_carry_i_3_n_0,icmp_ln1402_fu_134_p2_carry_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1402_fu_134_p2_carry_i_2
       (.I0(i_V_reg_101_reg[8]),
        .I1(icmp_ln1402_fu_134_p2_carry_0[8]),
        .I2(i_V_reg_101_reg[6]),
        .I3(icmp_ln1402_fu_134_p2_carry_0[6]),
        .I4(icmp_ln1402_fu_134_p2_carry_0[7]),
        .I5(i_V_reg_101_reg[7]),
        .O(icmp_ln1402_fu_134_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1402_fu_134_p2_carry_i_3
       (.I0(i_V_reg_101_reg[5]),
        .I1(icmp_ln1402_fu_134_p2_carry_0[5]),
        .I2(i_V_reg_101_reg[3]),
        .I3(icmp_ln1402_fu_134_p2_carry_0[3]),
        .I4(icmp_ln1402_fu_134_p2_carry_0[4]),
        .I5(i_V_reg_101_reg[4]),
        .O(icmp_ln1402_fu_134_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1402_fu_134_p2_carry_i_4
       (.I0(i_V_reg_101_reg[2]),
        .I1(icmp_ln1402_fu_134_p2_carry_0[2]),
        .I2(i_V_reg_101_reg[0]),
        .I3(icmp_ln1402_fu_134_p2_carry_0[0]),
        .I4(icmp_ln1402_fu_134_p2_carry_0[1]),
        .I5(i_V_reg_101_reg[1]),
        .O(icmp_ln1402_fu_134_p2_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1402_reg_160[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(mem_reg_i_14__1_n_0),
        .I3(\icmp_ln1402_reg_160_reg_n_0_[0] ),
        .O(\icmp_ln1402_reg_160[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair689" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1402_reg_160_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln1402_reg_160_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(mem_reg_i_14__1_n_0),
        .I3(icmp_ln1402_reg_160_pp0_iter1_reg),
        .O(\icmp_ln1402_reg_160_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln1402_reg_160_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1402_reg_160_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(icmp_ln1402_reg_160_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1402_reg_160_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1402_reg_160[0]_i_1_n_0 ),
        .Q(\icmp_ln1402_reg_160_reg_n_0_[0] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \icmp_ln878_reg_145[0]_i_1 
       (.I0(icmp_ln878_fu_112_p2),
        .I1(Q[0]),
        .I2(\icmp_ln878_reg_145_reg[0]_0 ),
        .O(\icmp_ln878_reg_145[0]_i_1_n_0 ));
  FDRE \icmp_ln878_reg_145_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln878_reg_145[0]_i_1_n_0 ),
        .Q(\icmp_ln878_reg_145_reg[0]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hEEEEEEE000000000)) 
    \int_isr[0]_i_3 
       (.I0(shiftReg_ce),
        .I1(ap_done_reg_reg_0),
        .I2(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done),
        .I3(\ap_CS_fsm_reg[7]_0 ),
        .I4(ap_done_reg),
        .I5(empty_n_reg[1]),
        .O(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__10
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(p_11_in),
        .O(ap_enable_reg_pp0_iter1_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair691" *) 
  LUT4 #(
    .INIT(16'hA800)) 
    internal_full_n_i_2__11
       (.I0(AxiStream2Axi_U0_ap_start),
        .I1(\icmp_ln878_reg_145_reg[0]_0 ),
        .I2(gmem2_BVALID),
        .I3(Q[1]),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair685" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \mOutPtr[1]_i_2__11 
       (.I0(Q[1]),
        .I1(gmem2_BVALID),
        .I2(\icmp_ln878_reg_145_reg[0]_0 ),
        .O(\ap_CS_fsm_reg[7]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[7]_i_1__1 
       (.I0(push),
        .I1(pop),
        .O(full_n_reg));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    mem_reg_i_14__1
       (.I0(icmp_ln1402_reg_160_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(gmem2_WREADY),
        .I3(ldata_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(\icmp_ln1402_reg_160_reg_n_0_[0] ),
        .O(mem_reg_i_14__1_n_0));
  LUT5 #(
    .INIT(32'h00000E00)) 
    mem_reg_i_9__1
       (.I0(empty_n_reg[0]),
        .I1(empty_n_reg[1]),
        .I2(icmp_ln1402_reg_160_pp0_iter1_reg),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(mem_reg_i_14__1_n_0),
        .O(WEA));
  LUT2 #(
    .INIT(4'h2)) 
    p_0_out_carry_i_1__2
       (.I0(push),
        .I1(pop),
        .O(DI));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_reg_164[7]_i_1 
       (.I0(\icmp_ln1402_reg_160_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(mem_reg_i_14__1_n_0),
        .O(p_11_in));
  FDRE \tmp_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_164_reg[7]_1 [0]),
        .Q(\tmp_reg_164_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tmp_reg_164_reg[1] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_164_reg[7]_1 [1]),
        .Q(\tmp_reg_164_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tmp_reg_164_reg[2] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_164_reg[7]_1 [2]),
        .Q(\tmp_reg_164_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tmp_reg_164_reg[3] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_164_reg[7]_1 [3]),
        .Q(\tmp_reg_164_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \tmp_reg_164_reg[4] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_164_reg[7]_1 [4]),
        .Q(\tmp_reg_164_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tmp_reg_164_reg[5] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_164_reg[7]_1 [5]),
        .Q(\tmp_reg_164_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tmp_reg_164_reg[6] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_164_reg[7]_1 [6]),
        .Q(\tmp_reg_164_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tmp_reg_164_reg[7] 
       (.C(ap_clk),
        .CE(p_11_in),
        .D(\tmp_reg_164_reg[7]_1 [7]),
        .Q(\tmp_reg_164_reg[7]_0 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0020002000200000)) 
    \waddr[7]_i_1__1 
       (.I0(gmem2_WREADY),
        .I1(mem_reg_i_14__1_n_0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(icmp_ln1402_reg_160_pp0_iter1_reg),
        .I4(empty_n_reg[1]),
        .I5(empty_n_reg[0]),
        .O(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_AxiStream2MatStream
   (\trunc_ln1086_reg_833_reg[2]_0 ,
    add_ln674_1_reg_852,
    shiftReg_ce,
    \ap_CS_fsm_reg[1]_0 ,
    ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg,
    ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg,
    \bLast_reg_790_pp0_iter3_reg_reg[0]_0 ,
    ap_sync_reg_grp_Axi2Mat_fu_60_ap_done_reg,
    \ap_CS_fsm_reg[4]_0 ,
    \ap_CS_fsm_reg[0]_0 ,
    AxiStream2MatStream_U0_last_blk_width_read,
    p_Val2_s_fu_960,
    \trunc_ln1086_reg_833_reg[0]_0 ,
    \trunc_ln1086_reg_833_reg[0]_1 ,
    \add_ln674_1_reg_852_reg[3]_0 ,
    \icmp_ln414_reg_857_reg[0]_0 ,
    ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153,
    ap_clk,
    out,
    p_reg__0,
    last_blk_width_c_dout,
    ap_rst_n_inv,
    imgInput2_data_full_n,
    Q,
    ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready,
    ap_rst_n,
    ap_sync_ready,
    ap_start,
    ap_sync_reg_grp_Axi2Mat_fu_60_ap_done,
    \ap_CS_fsm_reg[0]_1 ,
    grp_Axi2Mat_fu_60_ap_ready,
    ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg_0,
    cols_c14_empty_n,
    AxiStream2MatStream_U0_ap_start,
    rows_c13_empty_n,
    last_blk_width_c_empty_n,
    ldata_empty_n,
    \shl_ln414_reg_894_reg[6]_0 ,
    \shl_ln414_reg_894_reg[7]_0 ,
    D,
    \shl_ln414_reg_894_reg[4]_0 ,
    \shl_ln414_reg_894_reg[4]_1 ,
    \shl_ln414_reg_894_reg[0]_0 ,
    \shl_ln414_reg_894_reg[7]_1 ,
    \shl_ln414_reg_894[7]_i_3__0_0 ,
    \shl_ln414_reg_894_reg[1]_0 ,
    \shl_ln414_reg_894[7]_i_3__0_1 ,
    \shl_ln414_reg_894_reg[7]_2 );
  output [2:0]\trunc_ln1086_reg_833_reg[2]_0 ;
  output [0:0]add_ln674_1_reg_852;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[1]_0 ;
  output ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg;
  output ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg;
  output \bLast_reg_790_pp0_iter3_reg_reg[0]_0 ;
  output ap_sync_reg_grp_Axi2Mat_fu_60_ap_done_reg;
  output [0:0]\ap_CS_fsm_reg[4]_0 ;
  output [1:0]\ap_CS_fsm_reg[0]_0 ;
  output AxiStream2MatStream_U0_last_blk_width_read;
  output p_Val2_s_fu_960;
  output \trunc_ln1086_reg_833_reg[0]_0 ;
  output \trunc_ln1086_reg_833_reg[0]_1 ;
  output \add_ln674_1_reg_852_reg[3]_0 ;
  output \icmp_ln414_reg_857_reg[0]_0 ;
  output [7:0]ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153;
  input ap_clk;
  input [31:0]out;
  input [31:0]p_reg__0;
  input [0:0]last_blk_width_c_dout;
  input ap_rst_n_inv;
  input imgInput2_data_full_n;
  input [1:0]Q;
  input ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready;
  input ap_rst_n;
  input ap_sync_ready;
  input ap_start;
  input ap_sync_reg_grp_Axi2Mat_fu_60_ap_done;
  input \ap_CS_fsm_reg[0]_1 ;
  input grp_Axi2Mat_fu_60_ap_ready;
  input ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg_0;
  input cols_c14_empty_n;
  input AxiStream2MatStream_U0_ap_start;
  input rows_c13_empty_n;
  input last_blk_width_c_empty_n;
  input ldata_empty_n;
  input \shl_ln414_reg_894_reg[6]_0 ;
  input \shl_ln414_reg_894_reg[7]_0 ;
  input [7:0]D;
  input \shl_ln414_reg_894_reg[4]_0 ;
  input \shl_ln414_reg_894_reg[4]_1 ;
  input \shl_ln414_reg_894_reg[0]_0 ;
  input \shl_ln414_reg_894_reg[7]_1 ;
  input [1:0]\shl_ln414_reg_894[7]_i_3__0_0 ;
  input \shl_ln414_reg_894_reg[1]_0 ;
  input [1:0]\shl_ln414_reg_894[7]_i_3__0_1 ;
  input \shl_ln414_reg_894_reg[7]_2 ;

  wire AxiStream2MatStream_U0_ap_start;
  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [7:0]D;
  wire [1:0]Q;
  wire [3:3]add_ln1093_reg_776;
  wire [3:3]add_ln674_1_fu_400_p2;
  wire [0:0]add_ln674_1_reg_852;
  wire add_ln674_1_reg_8520;
  wire \add_ln674_1_reg_852_reg[3]_0 ;
  wire [7:1]and_ln414_fu_595_p2;
  wire [7:0]and_ln414_reg_900;
  wire \and_ln414_reg_900[0]_i_1__0_n_0 ;
  wire \ap_CS_fsm[4]_i_2__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [1:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state3;
  wire [4:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__5_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter4_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter4_reg_n_0;
  wire [7:0]ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153;
  wire ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_1530;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_1__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_2__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_3__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_1__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_2__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_3__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_4__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_1__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_2__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_3__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_4__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_1__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_2__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_3__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_4__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_1__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_2__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_3__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_4__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_1__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_2__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_3__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_4__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_1__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_2__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_3__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_4__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_3__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_4__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_5__0_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_6__0_n_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg_0;
  wire ap_sync_reg_grp_Axi2Mat_fu_60_ap_done;
  wire ap_sync_reg_grp_Axi2Mat_fu_60_ap_done_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg;
  wire [31:16]\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 ;
  wire bLast_fu_221_p2_carry__0_i_1__0_n_0;
  wire bLast_fu_221_p2_carry__0_i_2__0_n_0;
  wire bLast_fu_221_p2_carry__0_i_3__0_n_0;
  wire bLast_fu_221_p2_carry__0_i_4__0_n_0;
  wire bLast_fu_221_p2_carry__0_n_0;
  wire bLast_fu_221_p2_carry__0_n_1;
  wire bLast_fu_221_p2_carry__0_n_2;
  wire bLast_fu_221_p2_carry__0_n_3;
  wire bLast_fu_221_p2_carry__1_i_1__0_n_0;
  wire bLast_fu_221_p2_carry__1_i_2__0_n_0;
  wire bLast_fu_221_p2_carry__1_i_3__0_n_0;
  wire bLast_fu_221_p2_carry__1_n_1;
  wire bLast_fu_221_p2_carry__1_n_2;
  wire bLast_fu_221_p2_carry__1_n_3;
  wire bLast_fu_221_p2_carry_i_1__0_n_0;
  wire bLast_fu_221_p2_carry_i_2__0_n_0;
  wire bLast_fu_221_p2_carry_i_3__0_n_0;
  wire bLast_fu_221_p2_carry_i_4__0_n_0;
  wire bLast_fu_221_p2_carry_n_0;
  wire bLast_fu_221_p2_carry_n_1;
  wire bLast_fu_221_p2_carry_n_2;
  wire bLast_fu_221_p2_carry_n_3;
  wire bLast_reg_790;
  wire \bLast_reg_790[0]_i_1__0_n_0 ;
  wire bLast_reg_790_pp0_iter1_reg;
  wire bLast_reg_790_pp0_iter2_reg;
  wire bLast_reg_790_pp0_iter3_reg;
  wire \bLast_reg_790_pp0_iter3_reg_reg[0]_0 ;
  wire [31:0]bound_reg_761;
  wire [31:0]cols_bound_per_npc_read_reg_747;
  wire cols_c14_empty_n;
  wire grp_Axi2Mat_fu_60_ap_ready;
  wire i___2_carry__0_i_1__0_n_0;
  wire i___2_carry__0_i_2__0_n_0;
  wire i___2_carry__0_i_3__0_n_0;
  wire i___2_carry__0_i_4__0_n_0;
  wire i___2_carry__0_i_5__0_n_0;
  wire i___2_carry__0_i_6__0_n_0;
  wire i___2_carry__0_i_7__0_n_0;
  wire i___2_carry__1_i_1__0_n_0;
  wire i___2_carry__1_i_2__0_n_0;
  wire i___2_carry__1_i_3__0_n_0;
  wire i___2_carry__1_i_4__0_n_0;
  wire i___2_carry__1_i_5__0_n_0;
  wire i___2_carry__1_i_6__0_n_0;
  wire i___2_carry__1_i_7__0_n_0;
  wire i___2_carry__2_i_1__0_n_0;
  wire i___2_carry__2_i_2__0_n_0;
  wire i___2_carry__2_i_3__0_n_0;
  wire i___2_carry__2_i_4__0_n_0;
  wire i___2_carry__3_i_1__0_n_0;
  wire i___2_carry__3_i_2__0_n_0;
  wire i___2_carry__3_i_3__0_n_0;
  wire i___2_carry__3_i_4__0_n_0;
  wire i___2_carry__4_i_1__0_n_0;
  wire i___2_carry__4_i_2__0_n_0;
  wire i___2_carry__4_i_3__0_n_0;
  wire i___2_carry__4_i_4__0_n_0;
  wire i___2_carry__5_i_1__0_n_0;
  wire i___2_carry__5_i_2__0_n_0;
  wire i___2_carry__5_i_3__0_n_0;
  wire i___2_carry__5_i_4__0_n_0;
  wire i___2_carry__6_i_1__0_n_0;
  wire i___2_carry__6_i_2__0_n_0;
  wire i___2_carry__6_i_3__0_n_0;
  wire i___2_carry__6_i_4__0_n_0;
  wire i___2_carry_i_1__0_n_0;
  wire i___2_carry_i_2__0_n_0;
  wire i___2_carry_i_3__0_n_0;
  wire i___2_carry_i_4__0_n_0;
  wire i___2_carry_i_5__0_n_0;
  wire i___2_carry_i_6__0_n_0;
  wire i___2_carry_i_7__0_n_0;
  wire i___2_carry_i_8__0_n_0;
  wire i_reg_142;
  wire i_reg_1420;
  wire \i_reg_142[0]_i_4__0_n_0 ;
  wire [30:0]i_reg_142_reg;
  wire \i_reg_142_reg[0]_i_3__0_n_0 ;
  wire \i_reg_142_reg[0]_i_3__0_n_1 ;
  wire \i_reg_142_reg[0]_i_3__0_n_2 ;
  wire \i_reg_142_reg[0]_i_3__0_n_3 ;
  wire \i_reg_142_reg[0]_i_3__0_n_4 ;
  wire \i_reg_142_reg[0]_i_3__0_n_5 ;
  wire \i_reg_142_reg[0]_i_3__0_n_6 ;
  wire \i_reg_142_reg[0]_i_3__0_n_7 ;
  wire \i_reg_142_reg[12]_i_1__0_n_0 ;
  wire \i_reg_142_reg[12]_i_1__0_n_1 ;
  wire \i_reg_142_reg[12]_i_1__0_n_2 ;
  wire \i_reg_142_reg[12]_i_1__0_n_3 ;
  wire \i_reg_142_reg[12]_i_1__0_n_4 ;
  wire \i_reg_142_reg[12]_i_1__0_n_5 ;
  wire \i_reg_142_reg[12]_i_1__0_n_6 ;
  wire \i_reg_142_reg[12]_i_1__0_n_7 ;
  wire \i_reg_142_reg[16]_i_1__0_n_0 ;
  wire \i_reg_142_reg[16]_i_1__0_n_1 ;
  wire \i_reg_142_reg[16]_i_1__0_n_2 ;
  wire \i_reg_142_reg[16]_i_1__0_n_3 ;
  wire \i_reg_142_reg[16]_i_1__0_n_4 ;
  wire \i_reg_142_reg[16]_i_1__0_n_5 ;
  wire \i_reg_142_reg[16]_i_1__0_n_6 ;
  wire \i_reg_142_reg[16]_i_1__0_n_7 ;
  wire \i_reg_142_reg[20]_i_1__0_n_0 ;
  wire \i_reg_142_reg[20]_i_1__0_n_1 ;
  wire \i_reg_142_reg[20]_i_1__0_n_2 ;
  wire \i_reg_142_reg[20]_i_1__0_n_3 ;
  wire \i_reg_142_reg[20]_i_1__0_n_4 ;
  wire \i_reg_142_reg[20]_i_1__0_n_5 ;
  wire \i_reg_142_reg[20]_i_1__0_n_6 ;
  wire \i_reg_142_reg[20]_i_1__0_n_7 ;
  wire \i_reg_142_reg[24]_i_1__0_n_0 ;
  wire \i_reg_142_reg[24]_i_1__0_n_1 ;
  wire \i_reg_142_reg[24]_i_1__0_n_2 ;
  wire \i_reg_142_reg[24]_i_1__0_n_3 ;
  wire \i_reg_142_reg[24]_i_1__0_n_4 ;
  wire \i_reg_142_reg[24]_i_1__0_n_5 ;
  wire \i_reg_142_reg[24]_i_1__0_n_6 ;
  wire \i_reg_142_reg[24]_i_1__0_n_7 ;
  wire \i_reg_142_reg[28]_i_1__0_n_2 ;
  wire \i_reg_142_reg[28]_i_1__0_n_3 ;
  wire \i_reg_142_reg[28]_i_1__0_n_5 ;
  wire \i_reg_142_reg[28]_i_1__0_n_6 ;
  wire \i_reg_142_reg[28]_i_1__0_n_7 ;
  wire \i_reg_142_reg[4]_i_1__0_n_0 ;
  wire \i_reg_142_reg[4]_i_1__0_n_1 ;
  wire \i_reg_142_reg[4]_i_1__0_n_2 ;
  wire \i_reg_142_reg[4]_i_1__0_n_3 ;
  wire \i_reg_142_reg[4]_i_1__0_n_4 ;
  wire \i_reg_142_reg[4]_i_1__0_n_5 ;
  wire \i_reg_142_reg[4]_i_1__0_n_6 ;
  wire \i_reg_142_reg[4]_i_1__0_n_7 ;
  wire \i_reg_142_reg[8]_i_1__0_n_0 ;
  wire \i_reg_142_reg[8]_i_1__0_n_1 ;
  wire \i_reg_142_reg[8]_i_1__0_n_2 ;
  wire \i_reg_142_reg[8]_i_1__0_n_3 ;
  wire \i_reg_142_reg[8]_i_1__0_n_4 ;
  wire \i_reg_142_reg[8]_i_1__0_n_5 ;
  wire \i_reg_142_reg[8]_i_1__0_n_6 ;
  wire \i_reg_142_reg[8]_i_1__0_n_7 ;
  wire icmp_ln1073_fu_216_p2;
  wire icmp_ln1073_fu_216_p2_carry__0_i_1__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__0_i_2__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__0_i_3__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__0_i_4__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__0_i_5__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__0_i_6__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__0_i_7__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__0_i_8__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__0_n_1;
  wire icmp_ln1073_fu_216_p2_carry__0_n_2;
  wire icmp_ln1073_fu_216_p2_carry__0_n_3;
  wire icmp_ln1073_fu_216_p2_carry__1_i_1__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__1_i_2__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__1_i_3__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__1_i_4__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__1_i_5__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__1_i_6__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__1_i_7__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__1_i_8__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__1_n_0;
  wire icmp_ln1073_fu_216_p2_carry__1_n_1;
  wire icmp_ln1073_fu_216_p2_carry__1_n_2;
  wire icmp_ln1073_fu_216_p2_carry__1_n_3;
  wire icmp_ln1073_fu_216_p2_carry__2_i_1__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__2_i_2__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__2_i_3__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__2_i_4__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__2_i_5__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__2_i_6__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__2_i_7__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__2_i_8__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__2_n_1;
  wire icmp_ln1073_fu_216_p2_carry__2_n_2;
  wire icmp_ln1073_fu_216_p2_carry__2_n_3;
  wire icmp_ln1073_fu_216_p2_carry_i_1__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry_i_2__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry_i_3__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry_i_4__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry_i_5__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry_i_6__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry_i_7__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry_i_8__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry_n_0;
  wire icmp_ln1073_fu_216_p2_carry_n_1;
  wire icmp_ln1073_fu_216_p2_carry_n_2;
  wire icmp_ln1073_fu_216_p2_carry_n_3;
  wire icmp_ln1073_reg_786;
  wire \icmp_ln1073_reg_786[0]_i_2__0_n_0 ;
  wire \icmp_ln1073_reg_786[0]_i_3__0_n_0 ;
  wire icmp_ln1073_reg_786_pp0_iter1_reg;
  wire icmp_ln1073_reg_786_pp0_iter2_reg;
  wire icmp_ln1084_fu_273_p2;
  wire icmp_ln1084_fu_273_p2_carry__0_i_1__0_n_0;
  wire icmp_ln1084_fu_273_p2_carry__0_i_2__0_n_0;
  wire icmp_ln1084_fu_273_p2_carry__0_i_3__0_n_0;
  wire icmp_ln1084_fu_273_p2_carry__0_i_4__0_n_0;
  wire icmp_ln1084_fu_273_p2_carry__0_n_0;
  wire icmp_ln1084_fu_273_p2_carry__0_n_1;
  wire icmp_ln1084_fu_273_p2_carry__0_n_2;
  wire icmp_ln1084_fu_273_p2_carry__0_n_3;
  wire icmp_ln1084_fu_273_p2_carry__1_i_1__0_n_0;
  wire icmp_ln1084_fu_273_p2_carry__1_i_2__0_n_0;
  wire icmp_ln1084_fu_273_p2_carry__1_i_3__0_n_0;
  wire icmp_ln1084_fu_273_p2_carry__1_i_4__0_n_0;
  wire icmp_ln1084_fu_273_p2_carry__1_n_0;
  wire icmp_ln1084_fu_273_p2_carry__1_n_1;
  wire icmp_ln1084_fu_273_p2_carry__1_n_2;
  wire icmp_ln1084_fu_273_p2_carry__1_n_3;
  wire icmp_ln1084_fu_273_p2_carry__2_i_1__0_n_0;
  wire icmp_ln1084_fu_273_p2_carry__2_i_2__0_n_0;
  wire icmp_ln1084_fu_273_p2_carry__2_i_3__0_n_0;
  wire icmp_ln1084_fu_273_p2_carry__2_n_2;
  wire icmp_ln1084_fu_273_p2_carry__2_n_3;
  wire icmp_ln1084_fu_273_p2_carry_i_1__0_n_0;
  wire icmp_ln1084_fu_273_p2_carry_i_2__0_n_0;
  wire icmp_ln1084_fu_273_p2_carry_i_3__0_n_0;
  wire icmp_ln1084_fu_273_p2_carry_i_4__0_n_0;
  wire icmp_ln1084_fu_273_p2_carry_i_5__0_n_0;
  wire icmp_ln1084_fu_273_p2_carry_n_0;
  wire icmp_ln1084_fu_273_p2_carry_n_1;
  wire icmp_ln1084_fu_273_p2_carry_n_2;
  wire icmp_ln1084_fu_273_p2_carry_n_3;
  wire icmp_ln1084_reg_807;
  wire \icmp_ln1084_reg_807[0]_i_1__0_n_0 ;
  wire icmp_ln1084_reg_807_pp0_iter2_reg;
  wire \icmp_ln1085_reg_828[0]_i_10__0_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_11__0_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_12__0_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_1__0_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_2__0_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_3__0_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_4__0_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_5__0_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_6__0_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_7__0_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_8__0_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_9__0_n_0 ;
  wire icmp_ln1085_reg_828_pp0_iter2_reg;
  wire \icmp_ln1085_reg_828_reg_n_0_[0] ;
  wire icmp_ln1104_fu_226_p2;
  wire icmp_ln1104_fu_226_p2_carry__0_i_1__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__0_i_2__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__0_i_3__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__0_i_4__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__0_i_5__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__0_i_6__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__0_i_7__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__0_i_8__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__0_n_1;
  wire icmp_ln1104_fu_226_p2_carry__0_n_2;
  wire icmp_ln1104_fu_226_p2_carry__0_n_3;
  wire icmp_ln1104_fu_226_p2_carry__1_i_1__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__1_i_2__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__1_i_3__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__1_i_4__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__1_i_5__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__1_i_6__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__1_i_7__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__1_i_8__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__1_n_0;
  wire icmp_ln1104_fu_226_p2_carry__1_n_1;
  wire icmp_ln1104_fu_226_p2_carry__1_n_2;
  wire icmp_ln1104_fu_226_p2_carry__1_n_3;
  wire icmp_ln1104_fu_226_p2_carry__2_i_1__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__2_i_2__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__2_i_3__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__2_i_4__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__2_i_5__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__2_i_6__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__2_i_7__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__2_i_8__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__2_n_1;
  wire icmp_ln1104_fu_226_p2_carry__2_n_2;
  wire icmp_ln1104_fu_226_p2_carry__2_n_3;
  wire icmp_ln1104_fu_226_p2_carry_i_1__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry_i_2__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry_i_3__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry_i_4__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry_i_5__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry_i_6__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry_i_7__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry_i_8__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry_n_0;
  wire icmp_ln1104_fu_226_p2_carry_n_1;
  wire icmp_ln1104_fu_226_p2_carry_n_2;
  wire icmp_ln1104_fu_226_p2_carry_n_3;
  wire icmp_ln1104_reg_798;
  wire \icmp_ln1104_reg_798[0]_i_1__0_n_0 ;
  wire icmp_ln1104_reg_798_pp0_iter1_reg;
  wire icmp_ln1104_reg_798_pp0_iter2_reg;
  wire icmp_ln1104_reg_798_pp0_iter3_reg;
  wire icmp_ln414_fu_406_p2;
  wire icmp_ln414_fu_406_p2_carry__0_i_1__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__0_i_2__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__0_i_3__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__0_i_4__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__0_i_5__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__0_i_6__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__0_i_7__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__0_i_8__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__0_n_1;
  wire icmp_ln414_fu_406_p2_carry__0_n_2;
  wire icmp_ln414_fu_406_p2_carry__0_n_3;
  wire icmp_ln414_fu_406_p2_carry__1_i_1__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__1_i_2__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__1_i_3__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__1_i_4__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__1_i_5__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__1_i_6__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__1_i_7__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__1_i_8__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__1_n_0;
  wire icmp_ln414_fu_406_p2_carry__1_n_1;
  wire icmp_ln414_fu_406_p2_carry__1_n_2;
  wire icmp_ln414_fu_406_p2_carry__1_n_3;
  wire icmp_ln414_fu_406_p2_carry__2_i_1__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__2_i_2__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__2_i_3__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__2_i_4__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__2_i_5__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__2_i_6__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__2_n_2;
  wire icmp_ln414_fu_406_p2_carry__2_n_3;
  wire icmp_ln414_fu_406_p2_carry_i_1__0_n_0;
  wire icmp_ln414_fu_406_p2_carry_i_2__0_n_0;
  wire icmp_ln414_fu_406_p2_carry_i_3__0_n_0;
  wire icmp_ln414_fu_406_p2_carry_i_4__0_n_0;
  wire icmp_ln414_fu_406_p2_carry_i_5__0_n_0;
  wire icmp_ln414_fu_406_p2_carry_i_6__0_n_0;
  wire icmp_ln414_fu_406_p2_carry_i_7__0_n_0;
  wire icmp_ln414_fu_406_p2_carry_i_8__0_n_0;
  wire icmp_ln414_fu_406_p2_carry_n_0;
  wire icmp_ln414_fu_406_p2_carry_n_1;
  wire icmp_ln414_fu_406_p2_carry_n_2;
  wire icmp_ln414_fu_406_p2_carry_n_3;
  wire icmp_ln414_reg_857;
  wire icmp_ln414_reg_857_pp0_iter2_reg;
  wire \icmp_ln414_reg_857_reg[0]_0 ;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_4;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_5;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_6;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_7;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_4;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_5;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_6;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_7;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_12__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_13__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_14__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_15__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_16__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_17__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_18__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_19__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_1__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_20__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_21__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_22__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_23__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_2__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_3__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_4__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_5__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_6__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_7__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_8__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_4;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_5;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_6;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_7;
  wire icmp_ln674_1_fu_295_p2_carry__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__0_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__0_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_4;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_5;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_6;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_7;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_4;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_5;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_6;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_7;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_12__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_13__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_14__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_15__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_16__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_17__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_18__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_19__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_1__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_20__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_21__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_22__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_23__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_2__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_3__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_4__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_5__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_6__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_7__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_8__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_4;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_5;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_6;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_7;
  wire icmp_ln674_1_fu_295_p2_carry__1_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__1_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__1_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_10__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_11__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_12__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_13__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_14__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_15__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_16__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_17__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_18__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_1__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_2__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_3__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_4__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_5__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_6__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_7__0_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_7__0_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_7__0_n_5;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_7__0_n_6;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_7__0_n_7;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_8__0_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_8__0_n_6;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_8__0_n_7;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_4;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_5;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_6;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_7;
  wire icmp_ln674_1_fu_295_p2_carry__2_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__2_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__2_n_3;
  wire icmp_ln674_1_fu_295_p2_carry_i_10__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_10__0_n_1;
  wire icmp_ln674_1_fu_295_p2_carry_i_10__0_n_2;
  wire icmp_ln674_1_fu_295_p2_carry_i_10__0_n_3;
  wire icmp_ln674_1_fu_295_p2_carry_i_10__0_n_4;
  wire icmp_ln674_1_fu_295_p2_carry_i_10__0_n_5;
  wire icmp_ln674_1_fu_295_p2_carry_i_10__0_n_6;
  wire icmp_ln674_1_fu_295_p2_carry_i_10__0_n_7;
  wire icmp_ln674_1_fu_295_p2_carry_i_11__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_11__0_n_1;
  wire icmp_ln674_1_fu_295_p2_carry_i_11__0_n_2;
  wire icmp_ln674_1_fu_295_p2_carry_i_11__0_n_3;
  wire icmp_ln674_1_fu_295_p2_carry_i_11__0_n_4;
  wire icmp_ln674_1_fu_295_p2_carry_i_11__0_n_5;
  wire icmp_ln674_1_fu_295_p2_carry_i_11__0_n_6;
  wire icmp_ln674_1_fu_295_p2_carry_i_11__0_n_7;
  wire icmp_ln674_1_fu_295_p2_carry_i_12__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_12__0_n_1;
  wire icmp_ln674_1_fu_295_p2_carry_i_12__0_n_2;
  wire icmp_ln674_1_fu_295_p2_carry_i_12__0_n_3;
  wire icmp_ln674_1_fu_295_p2_carry_i_12__0_n_4;
  wire icmp_ln674_1_fu_295_p2_carry_i_12__0_n_5;
  wire icmp_ln674_1_fu_295_p2_carry_i_12__0_n_6;
  wire icmp_ln674_1_fu_295_p2_carry_i_12__0_n_7;
  wire icmp_ln674_1_fu_295_p2_carry_i_13__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_14__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_15_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_16_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_17_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_18_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_19_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_1__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_20_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_21_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_22_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_23_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_24_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_2__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_3__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_4__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_5__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_6__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_7__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_8__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_9__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_n_1;
  wire icmp_ln674_1_fu_295_p2_carry_n_2;
  wire icmp_ln674_1_fu_295_p2_carry_n_3;
  wire icmp_ln674_1_reg_811;
  wire icmp_ln674_1_reg_8110;
  wire icmp_ln674_fu_366_p2;
  wire icmp_ln674_reg_838;
  wire \icmp_ln674_reg_838[0]_i_10__0_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_11__0_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_12__0_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_13__0_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_14__0_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_15__0_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_16__0_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_17__0_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_18__0_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_2_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_5__0_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_6__0_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_7__0_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_8__0_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_9__0_n_0 ;
  wire \icmp_ln674_reg_838_reg[0]_i_3__0_n_0 ;
  wire \icmp_ln674_reg_838_reg[0]_i_3__0_n_1 ;
  wire \icmp_ln674_reg_838_reg[0]_i_3__0_n_2 ;
  wire \icmp_ln674_reg_838_reg[0]_i_3__0_n_3 ;
  wire \icmp_ln674_reg_838_reg[0]_i_3__0_n_4 ;
  wire \icmp_ln674_reg_838_reg[0]_i_3__0_n_5 ;
  wire \icmp_ln674_reg_838_reg[0]_i_3__0_n_6 ;
  wire \icmp_ln674_reg_838_reg[0]_i_3__0_n_7 ;
  wire \icmp_ln674_reg_838_reg[0]_i_4__0_n_0 ;
  wire \icmp_ln674_reg_838_reg[0]_i_4__0_n_1 ;
  wire \icmp_ln674_reg_838_reg[0]_i_4__0_n_2 ;
  wire \icmp_ln674_reg_838_reg[0]_i_4__0_n_3 ;
  wire \icmp_ln674_reg_838_reg[0]_i_4__0_n_4 ;
  wire \icmp_ln674_reg_838_reg[0]_i_4__0_n_5 ;
  wire \icmp_ln674_reg_838_reg[0]_i_4__0_n_6 ;
  wire \icmp_ln674_reg_838_reg[0]_i_4__0_n_7 ;
  wire imgInput2_data_full_n;
  wire \j_reg_131[0]_i_1__0_n_0 ;
  wire \j_reg_131[0]_i_3__0_n_0 ;
  wire [31:0]j_reg_131_reg;
  wire \j_reg_131_reg[0]_i_2__0_n_0 ;
  wire \j_reg_131_reg[0]_i_2__0_n_1 ;
  wire \j_reg_131_reg[0]_i_2__0_n_2 ;
  wire \j_reg_131_reg[0]_i_2__0_n_3 ;
  wire \j_reg_131_reg[0]_i_2__0_n_4 ;
  wire \j_reg_131_reg[0]_i_2__0_n_5 ;
  wire \j_reg_131_reg[0]_i_2__0_n_6 ;
  wire \j_reg_131_reg[0]_i_2__0_n_7 ;
  wire \j_reg_131_reg[12]_i_1__0_n_0 ;
  wire \j_reg_131_reg[12]_i_1__0_n_1 ;
  wire \j_reg_131_reg[12]_i_1__0_n_2 ;
  wire \j_reg_131_reg[12]_i_1__0_n_3 ;
  wire \j_reg_131_reg[12]_i_1__0_n_4 ;
  wire \j_reg_131_reg[12]_i_1__0_n_5 ;
  wire \j_reg_131_reg[12]_i_1__0_n_6 ;
  wire \j_reg_131_reg[12]_i_1__0_n_7 ;
  wire \j_reg_131_reg[16]_i_1__0_n_0 ;
  wire \j_reg_131_reg[16]_i_1__0_n_1 ;
  wire \j_reg_131_reg[16]_i_1__0_n_2 ;
  wire \j_reg_131_reg[16]_i_1__0_n_3 ;
  wire \j_reg_131_reg[16]_i_1__0_n_4 ;
  wire \j_reg_131_reg[16]_i_1__0_n_5 ;
  wire \j_reg_131_reg[16]_i_1__0_n_6 ;
  wire \j_reg_131_reg[16]_i_1__0_n_7 ;
  wire \j_reg_131_reg[20]_i_1__0_n_0 ;
  wire \j_reg_131_reg[20]_i_1__0_n_1 ;
  wire \j_reg_131_reg[20]_i_1__0_n_2 ;
  wire \j_reg_131_reg[20]_i_1__0_n_3 ;
  wire \j_reg_131_reg[20]_i_1__0_n_4 ;
  wire \j_reg_131_reg[20]_i_1__0_n_5 ;
  wire \j_reg_131_reg[20]_i_1__0_n_6 ;
  wire \j_reg_131_reg[20]_i_1__0_n_7 ;
  wire \j_reg_131_reg[24]_i_1__0_n_0 ;
  wire \j_reg_131_reg[24]_i_1__0_n_1 ;
  wire \j_reg_131_reg[24]_i_1__0_n_2 ;
  wire \j_reg_131_reg[24]_i_1__0_n_3 ;
  wire \j_reg_131_reg[24]_i_1__0_n_4 ;
  wire \j_reg_131_reg[24]_i_1__0_n_5 ;
  wire \j_reg_131_reg[24]_i_1__0_n_6 ;
  wire \j_reg_131_reg[24]_i_1__0_n_7 ;
  wire \j_reg_131_reg[28]_i_1__0_n_1 ;
  wire \j_reg_131_reg[28]_i_1__0_n_2 ;
  wire \j_reg_131_reg[28]_i_1__0_n_3 ;
  wire \j_reg_131_reg[28]_i_1__0_n_4 ;
  wire \j_reg_131_reg[28]_i_1__0_n_5 ;
  wire \j_reg_131_reg[28]_i_1__0_n_6 ;
  wire \j_reg_131_reg[28]_i_1__0_n_7 ;
  wire \j_reg_131_reg[4]_i_1__0_n_0 ;
  wire \j_reg_131_reg[4]_i_1__0_n_1 ;
  wire \j_reg_131_reg[4]_i_1__0_n_2 ;
  wire \j_reg_131_reg[4]_i_1__0_n_3 ;
  wire \j_reg_131_reg[4]_i_1__0_n_4 ;
  wire \j_reg_131_reg[4]_i_1__0_n_5 ;
  wire \j_reg_131_reg[4]_i_1__0_n_6 ;
  wire \j_reg_131_reg[4]_i_1__0_n_7 ;
  wire \j_reg_131_reg[8]_i_1__0_n_0 ;
  wire \j_reg_131_reg[8]_i_1__0_n_1 ;
  wire \j_reg_131_reg[8]_i_1__0_n_2 ;
  wire \j_reg_131_reg[8]_i_1__0_n_3 ;
  wire \j_reg_131_reg[8]_i_1__0_n_4 ;
  wire \j_reg_131_reg[8]_i_1__0_n_5 ;
  wire \j_reg_131_reg[8]_i_1__0_n_6 ;
  wire \j_reg_131_reg[8]_i_1__0_n_7 ;
  wire [0:0]last_blk_width_c_dout;
  wire last_blk_width_c_empty_n;
  wire [3:3]last_blk_width_read_reg_754;
  wire ldata_empty_n;
  wire [7:0]lshr_ln674_3_fu_466_p2;
  wire [7:0]lshr_ln674_3_reg_879;
  wire lshr_ln674_3_reg_8790;
  wire \lshr_ln674_3_reg_879[0]_i_2__0_n_0 ;
  wire \lshr_ln674_3_reg_879[0]_i_3__0_n_0 ;
  wire \lshr_ln674_3_reg_879[0]_i_4__0_n_0 ;
  wire \lshr_ln674_3_reg_879[0]_i_5__0_n_0 ;
  wire \lshr_ln674_3_reg_879[1]_i_2__0_n_0 ;
  wire \lshr_ln674_3_reg_879[1]_i_3__0_n_0 ;
  wire \lshr_ln674_3_reg_879[2]_i_2__0_n_0 ;
  wire \lshr_ln674_3_reg_879[3]_i_2__0_n_0 ;
  wire \lshr_ln674_3_reg_879[3]_i_3__0_n_0 ;
  wire \lshr_ln674_3_reg_879[4]_i_2__0_n_0 ;
  wire \lshr_ln674_3_reg_879[4]_i_3__0_n_0 ;
  wire \lshr_ln674_3_reg_879[5]_i_2__0_n_0 ;
  wire \lshr_ln674_3_reg_879[5]_i_3__0_n_0 ;
  wire \lshr_ln674_3_reg_879[6]_i_2__0_n_0 ;
  wire \lshr_ln674_3_reg_879[7]_i_3_n_0 ;
  wire [7:0]lshr_ln674_fu_517_p2;
  wire [7:0]lshr_ln674_reg_889;
  wire lshr_ln674_reg_8890;
  wire \lshr_ln674_reg_889[0]_i_2__0_n_0 ;
  wire \lshr_ln674_reg_889[0]_i_3__0_n_0 ;
  wire \lshr_ln674_reg_889[0]_i_4__0_n_0 ;
  wire \lshr_ln674_reg_889[0]_i_5__0_n_0 ;
  wire \lshr_ln674_reg_889[1]_i_2__0_n_0 ;
  wire \lshr_ln674_reg_889[1]_i_3__0_n_0 ;
  wire \lshr_ln674_reg_889[2]_i_2__0_n_0 ;
  wire \lshr_ln674_reg_889[3]_i_2__0_n_0 ;
  wire \lshr_ln674_reg_889[3]_i_3__0_n_0 ;
  wire \lshr_ln674_reg_889[4]_i_2__0_n_0 ;
  wire \lshr_ln674_reg_889[4]_i_3__0_n_0 ;
  wire \lshr_ln674_reg_889[5]_i_2__0_n_0 ;
  wire \lshr_ln674_reg_889[5]_i_3__0_n_0 ;
  wire \lshr_ln674_reg_889[6]_i_1__0_n_0 ;
  wire \lshr_ln674_reg_889[6]_i_2__0_n_0 ;
  wire \lshr_ln674_reg_889[6]_i_3__0_n_0 ;
  wire \lshr_ln674_reg_889[7]_i_2__0_n_0 ;
  wire mul_32s_32s_32_2_1_U38_n_16;
  wire mul_32s_32s_32_2_1_U38_n_17;
  wire mul_32s_32s_32_2_1_U38_n_18;
  wire mul_32s_32s_32_2_1_U38_n_19;
  wire mul_32s_32s_32_2_1_U38_n_20;
  wire mul_32s_32s_32_2_1_U38_n_21;
  wire mul_32s_32s_32_2_1_U38_n_22;
  wire mul_32s_32s_32_2_1_U38_n_23;
  wire mul_32s_32s_32_2_1_U38_n_24;
  wire mul_32s_32s_32_2_1_U38_n_25;
  wire mul_32s_32s_32_2_1_U38_n_26;
  wire mul_32s_32s_32_2_1_U38_n_27;
  wire mul_32s_32s_32_2_1_U38_n_28;
  wire mul_32s_32s_32_2_1_U38_n_29;
  wire mul_32s_32s_32_2_1_U38_n_30;
  wire mul_32s_32s_32_2_1_U38_n_31;
  wire [31:0]out;
  wire p_12_in;
  wire p_13_in;
  wire p_Val2_s_fu_960;
  wire [31:0]p_reg__0;
  wire \rem_fu_920_inferred__0/i___2_carry__0_n_0 ;
  wire \rem_fu_920_inferred__0/i___2_carry__0_n_1 ;
  wire \rem_fu_920_inferred__0/i___2_carry__0_n_2 ;
  wire \rem_fu_920_inferred__0/i___2_carry__0_n_3 ;
  wire \rem_fu_920_inferred__0/i___2_carry__0_n_4 ;
  wire \rem_fu_920_inferred__0/i___2_carry__0_n_5 ;
  wire \rem_fu_920_inferred__0/i___2_carry__0_n_6 ;
  wire \rem_fu_920_inferred__0/i___2_carry__0_n_7 ;
  wire \rem_fu_920_inferred__0/i___2_carry__1_n_0 ;
  wire \rem_fu_920_inferred__0/i___2_carry__1_n_1 ;
  wire \rem_fu_920_inferred__0/i___2_carry__1_n_2 ;
  wire \rem_fu_920_inferred__0/i___2_carry__1_n_3 ;
  wire \rem_fu_920_inferred__0/i___2_carry__1_n_4 ;
  wire \rem_fu_920_inferred__0/i___2_carry__1_n_5 ;
  wire \rem_fu_920_inferred__0/i___2_carry__1_n_6 ;
  wire \rem_fu_920_inferred__0/i___2_carry__1_n_7 ;
  wire \rem_fu_920_inferred__0/i___2_carry__2_n_0 ;
  wire \rem_fu_920_inferred__0/i___2_carry__2_n_1 ;
  wire \rem_fu_920_inferred__0/i___2_carry__2_n_2 ;
  wire \rem_fu_920_inferred__0/i___2_carry__2_n_3 ;
  wire \rem_fu_920_inferred__0/i___2_carry__2_n_4 ;
  wire \rem_fu_920_inferred__0/i___2_carry__2_n_5 ;
  wire \rem_fu_920_inferred__0/i___2_carry__2_n_6 ;
  wire \rem_fu_920_inferred__0/i___2_carry__2_n_7 ;
  wire \rem_fu_920_inferred__0/i___2_carry__3_n_0 ;
  wire \rem_fu_920_inferred__0/i___2_carry__3_n_1 ;
  wire \rem_fu_920_inferred__0/i___2_carry__3_n_2 ;
  wire \rem_fu_920_inferred__0/i___2_carry__3_n_3 ;
  wire \rem_fu_920_inferred__0/i___2_carry__3_n_4 ;
  wire \rem_fu_920_inferred__0/i___2_carry__3_n_5 ;
  wire \rem_fu_920_inferred__0/i___2_carry__3_n_6 ;
  wire \rem_fu_920_inferred__0/i___2_carry__3_n_7 ;
  wire \rem_fu_920_inferred__0/i___2_carry__4_n_0 ;
  wire \rem_fu_920_inferred__0/i___2_carry__4_n_1 ;
  wire \rem_fu_920_inferred__0/i___2_carry__4_n_2 ;
  wire \rem_fu_920_inferred__0/i___2_carry__4_n_3 ;
  wire \rem_fu_920_inferred__0/i___2_carry__4_n_4 ;
  wire \rem_fu_920_inferred__0/i___2_carry__4_n_5 ;
  wire \rem_fu_920_inferred__0/i___2_carry__4_n_6 ;
  wire \rem_fu_920_inferred__0/i___2_carry__4_n_7 ;
  wire \rem_fu_920_inferred__0/i___2_carry__5_n_0 ;
  wire \rem_fu_920_inferred__0/i___2_carry__5_n_1 ;
  wire \rem_fu_920_inferred__0/i___2_carry__5_n_2 ;
  wire \rem_fu_920_inferred__0/i___2_carry__5_n_3 ;
  wire \rem_fu_920_inferred__0/i___2_carry__5_n_4 ;
  wire \rem_fu_920_inferred__0/i___2_carry__5_n_5 ;
  wire \rem_fu_920_inferred__0/i___2_carry__5_n_6 ;
  wire \rem_fu_920_inferred__0/i___2_carry__5_n_7 ;
  wire \rem_fu_920_inferred__0/i___2_carry__6_n_1 ;
  wire \rem_fu_920_inferred__0/i___2_carry__6_n_2 ;
  wire \rem_fu_920_inferred__0/i___2_carry__6_n_3 ;
  wire \rem_fu_920_inferred__0/i___2_carry__6_n_4 ;
  wire \rem_fu_920_inferred__0/i___2_carry__6_n_5 ;
  wire \rem_fu_920_inferred__0/i___2_carry__6_n_6 ;
  wire \rem_fu_920_inferred__0/i___2_carry__6_n_7 ;
  wire \rem_fu_920_inferred__0/i___2_carry_n_0 ;
  wire \rem_fu_920_inferred__0/i___2_carry_n_1 ;
  wire \rem_fu_920_inferred__0/i___2_carry_n_2 ;
  wire \rem_fu_920_inferred__0/i___2_carry_n_3 ;
  wire \rem_fu_920_inferred__0/i___2_carry_n_4 ;
  wire \rem_fu_920_inferred__0/i___2_carry_n_5 ;
  wire \rem_fu_920_inferred__0/i___2_carry_n_6 ;
  wire \rem_fu_920_inferred__0/i___2_carry_n_7 ;
  wire \rem_fu_92[31]_i_2__0_n_0 ;
  wire \rem_fu_92_reg_n_0_[0] ;
  wire \rem_fu_92_reg_n_0_[10] ;
  wire \rem_fu_92_reg_n_0_[11] ;
  wire \rem_fu_92_reg_n_0_[12] ;
  wire \rem_fu_92_reg_n_0_[13] ;
  wire \rem_fu_92_reg_n_0_[14] ;
  wire \rem_fu_92_reg_n_0_[15] ;
  wire \rem_fu_92_reg_n_0_[16] ;
  wire \rem_fu_92_reg_n_0_[17] ;
  wire \rem_fu_92_reg_n_0_[18] ;
  wire \rem_fu_92_reg_n_0_[19] ;
  wire \rem_fu_92_reg_n_0_[1] ;
  wire \rem_fu_92_reg_n_0_[20] ;
  wire \rem_fu_92_reg_n_0_[21] ;
  wire \rem_fu_92_reg_n_0_[22] ;
  wire \rem_fu_92_reg_n_0_[23] ;
  wire \rem_fu_92_reg_n_0_[24] ;
  wire \rem_fu_92_reg_n_0_[25] ;
  wire \rem_fu_92_reg_n_0_[26] ;
  wire \rem_fu_92_reg_n_0_[27] ;
  wire \rem_fu_92_reg_n_0_[28] ;
  wire \rem_fu_92_reg_n_0_[29] ;
  wire \rem_fu_92_reg_n_0_[2] ;
  wire \rem_fu_92_reg_n_0_[30] ;
  wire \rem_fu_92_reg_n_0_[31] ;
  wire \rem_fu_92_reg_n_0_[3] ;
  wire \rem_fu_92_reg_n_0_[4] ;
  wire \rem_fu_92_reg_n_0_[5] ;
  wire \rem_fu_92_reg_n_0_[6] ;
  wire \rem_fu_92_reg_n_0_[7] ;
  wire \rem_fu_92_reg_n_0_[8] ;
  wire \rem_fu_92_reg_n_0_[9] ;
  wire rows_c13_empty_n;
  wire [3:3]select_ln674_fu_487_p3;
  wire shiftReg_ce;
  wire [7:0]shl_ln414_fu_577_p2;
  wire [7:0]shl_ln414_reg_894;
  wire \shl_ln414_reg_894[1]_i_2__0_n_0 ;
  wire \shl_ln414_reg_894[2]_i_2__0_n_0 ;
  wire \shl_ln414_reg_894[3]_i_2__0_n_0 ;
  wire \shl_ln414_reg_894[4]_i_2__0_n_0 ;
  wire \shl_ln414_reg_894[5]_i_2__0_n_0 ;
  wire \shl_ln414_reg_894[6]_i_2__0_n_0 ;
  wire \shl_ln414_reg_894[7]_i_11__0_n_0 ;
  wire \shl_ln414_reg_894[7]_i_2__0_n_0 ;
  wire [1:0]\shl_ln414_reg_894[7]_i_3__0_0 ;
  wire [1:0]\shl_ln414_reg_894[7]_i_3__0_1 ;
  wire \shl_ln414_reg_894[7]_i_3__0_n_0 ;
  wire \shl_ln414_reg_894[7]_i_4__0_n_0 ;
  wire \shl_ln414_reg_894[7]_i_5__0_n_0 ;
  wire \shl_ln414_reg_894[7]_i_7__0_n_0 ;
  wire \shl_ln414_reg_894_reg[0]_0 ;
  wire \shl_ln414_reg_894_reg[1]_0 ;
  wire \shl_ln414_reg_894_reg[4]_0 ;
  wire \shl_ln414_reg_894_reg[4]_1 ;
  wire \shl_ln414_reg_894_reg[6]_0 ;
  wire \shl_ln414_reg_894_reg[7]_0 ;
  wire \shl_ln414_reg_894_reg[7]_1 ;
  wire \shl_ln414_reg_894_reg[7]_2 ;
  wire [3:3]sub4_i_reg_771;
  wire \sub4_i_reg_771[3]_i_1__0_n_0 ;
  wire [31:0]sub_i_fu_189_p2;
  wire sub_i_fu_189_p2_carry__0_i_1__0_n_0;
  wire sub_i_fu_189_p2_carry__0_i_2__0_n_0;
  wire sub_i_fu_189_p2_carry__0_i_3__0_n_0;
  wire sub_i_fu_189_p2_carry__0_i_4__0_n_0;
  wire sub_i_fu_189_p2_carry__0_n_0;
  wire sub_i_fu_189_p2_carry__0_n_1;
  wire sub_i_fu_189_p2_carry__0_n_2;
  wire sub_i_fu_189_p2_carry__0_n_3;
  wire sub_i_fu_189_p2_carry__1_i_1__0_n_0;
  wire sub_i_fu_189_p2_carry__1_i_2__0_n_0;
  wire sub_i_fu_189_p2_carry__1_i_3__0_n_0;
  wire sub_i_fu_189_p2_carry__1_i_4__0_n_0;
  wire sub_i_fu_189_p2_carry__1_n_0;
  wire sub_i_fu_189_p2_carry__1_n_1;
  wire sub_i_fu_189_p2_carry__1_n_2;
  wire sub_i_fu_189_p2_carry__1_n_3;
  wire sub_i_fu_189_p2_carry__2_i_1__0_n_0;
  wire sub_i_fu_189_p2_carry__2_i_2__0_n_0;
  wire sub_i_fu_189_p2_carry__2_i_3__0_n_0;
  wire sub_i_fu_189_p2_carry__2_i_4__0_n_0;
  wire sub_i_fu_189_p2_carry__2_n_0;
  wire sub_i_fu_189_p2_carry__2_n_1;
  wire sub_i_fu_189_p2_carry__2_n_2;
  wire sub_i_fu_189_p2_carry__2_n_3;
  wire sub_i_fu_189_p2_carry__3_i_1__0_n_0;
  wire sub_i_fu_189_p2_carry__3_i_2__0_n_0;
  wire sub_i_fu_189_p2_carry__3_i_3__0_n_0;
  wire sub_i_fu_189_p2_carry__3_i_4__0_n_0;
  wire sub_i_fu_189_p2_carry__3_n_0;
  wire sub_i_fu_189_p2_carry__3_n_1;
  wire sub_i_fu_189_p2_carry__3_n_2;
  wire sub_i_fu_189_p2_carry__3_n_3;
  wire sub_i_fu_189_p2_carry__4_i_1__0_n_0;
  wire sub_i_fu_189_p2_carry__4_i_2__0_n_0;
  wire sub_i_fu_189_p2_carry__4_i_3__0_n_0;
  wire sub_i_fu_189_p2_carry__4_i_4__0_n_0;
  wire sub_i_fu_189_p2_carry__4_n_0;
  wire sub_i_fu_189_p2_carry__4_n_1;
  wire sub_i_fu_189_p2_carry__4_n_2;
  wire sub_i_fu_189_p2_carry__4_n_3;
  wire sub_i_fu_189_p2_carry__5_i_1__0_n_0;
  wire sub_i_fu_189_p2_carry__5_i_2__0_n_0;
  wire sub_i_fu_189_p2_carry__5_i_3__0_n_0;
  wire sub_i_fu_189_p2_carry__5_i_4__0_n_0;
  wire sub_i_fu_189_p2_carry__5_n_0;
  wire sub_i_fu_189_p2_carry__5_n_1;
  wire sub_i_fu_189_p2_carry__5_n_2;
  wire sub_i_fu_189_p2_carry__5_n_3;
  wire sub_i_fu_189_p2_carry__6_i_1__0_n_0;
  wire sub_i_fu_189_p2_carry__6_i_2__0_n_0;
  wire sub_i_fu_189_p2_carry__6_i_3__0_n_0;
  wire sub_i_fu_189_p2_carry__6_n_2;
  wire sub_i_fu_189_p2_carry__6_n_3;
  wire sub_i_fu_189_p2_carry_i_1__0_n_0;
  wire sub_i_fu_189_p2_carry_i_2__0_n_0;
  wire sub_i_fu_189_p2_carry_i_3__0_n_0;
  wire sub_i_fu_189_p2_carry_i_4__0_n_0;
  wire sub_i_fu_189_p2_carry_n_0;
  wire sub_i_fu_189_p2_carry_n_1;
  wire sub_i_fu_189_p2_carry_n_2;
  wire sub_i_fu_189_p2_carry_n_3;
  wire [31:0]sub_i_reg_766;
  wire [3:0]sub_ln674_2_reg_884;
  wire \sub_ln674_2_reg_884[1]_i_1__0_n_0 ;
  wire \sub_ln674_2_reg_884[2]_i_1__0_n_0 ;
  wire [3:1]sub_ln674_7_fu_329_p2;
  wire [3:1]sub_ln674_7_reg_823;
  wire \sub_ln674_7_reg_823[3]_i_3__0_n_0 ;
  wire \sub_ln674_7_reg_823[3]_i_4__0_n_0 ;
  wire \sub_ln674_7_reg_823[3]_i_5__0_n_0 ;
  wire \sub_ln674_7_reg_823[3]_i_6__0_n_0 ;
  wire \sub_ln674_7_reg_823[3]_i_7__0_n_0 ;
  wire [3:1]sub_ln674_7_reg_823_pp0_iter2_reg;
  wire \sub_ln674_7_reg_823_reg[3]_i_2__0_n_0 ;
  wire \sub_ln674_7_reg_823_reg[3]_i_2__0_n_1 ;
  wire \sub_ln674_7_reg_823_reg[3]_i_2__0_n_2 ;
  wire \sub_ln674_7_reg_823_reg[3]_i_2__0_n_3 ;
  wire \sub_ln674_7_reg_823_reg[3]_i_2__0_n_4 ;
  wire \sub_ln674_7_reg_823_reg[3]_i_2__0_n_5 ;
  wire \sub_ln674_7_reg_823_reg[3]_i_2__0_n_6 ;
  wire \sub_ln674_7_reg_823_reg[3]_i_2__0_n_7 ;
  wire [3:3]sub_ln674_8_reg_916;
  wire \sub_ln674_8_reg_916[3]_i_1__0_n_0 ;
  wire [7:0]tmp_2_fu_472_p4;
  wire [3:0]trunc_ln1086_reg_833_pp0_iter2_reg;
  wire \trunc_ln1086_reg_833_reg[0]_0 ;
  wire \trunc_ln1086_reg_833_reg[0]_1 ;
  wire [2:0]\trunc_ln1086_reg_833_reg[2]_0 ;
  wire [3:3]trunc_ln414_1_reg_873;
  wire \trunc_ln414_1_reg_873[3]_i_1__0_n_0 ;
  wire [3:3]trunc_ln414_reg_865;
  wire [3:0]trunc_ln674_1_reg_817;
  wire [3:1]trunc_ln674_reg_845;
  wire \trunc_ln674_reg_845[3]_i_2__0_n_0 ;
  wire \trunc_ln674_reg_845[3]_i_3__0_n_0 ;
  wire \trunc_ln674_reg_845[3]_i_4__0_n_0 ;
  wire \trunc_ln674_reg_845[3]_i_5__0_n_0 ;
  wire \trunc_ln674_reg_845[3]_i_6__0_n_0 ;
  wire \trunc_ln674_reg_845_reg[3]_i_1__0_n_0 ;
  wire \trunc_ln674_reg_845_reg[3]_i_1__0_n_1 ;
  wire \trunc_ln674_reg_845_reg[3]_i_1__0_n_2 ;
  wire \trunc_ln674_reg_845_reg[3]_i_1__0_n_3 ;
  wire \trunc_ln674_reg_845_reg[3]_i_1__0_n_4 ;
  wire \trunc_ln674_reg_845_reg[3]_i_1__0_n_5 ;
  wire \trunc_ln674_reg_845_reg[3]_i_1__0_n_6 ;
  wire \trunc_ln674_reg_845_reg[3]_i_1__0_n_7 ;
  wire [3:0]NLW_bLast_fu_221_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_bLast_fu_221_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_bLast_fu_221_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_bLast_fu_221_p2_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_i_reg_142_reg[28]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg_142_reg[28]_i_1__0_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln1073_fu_216_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_fu_216_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_fu_216_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_fu_216_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1084_fu_273_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1084_fu_273_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1084_fu_273_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln1084_fu_273_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1084_fu_273_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1104_fu_226_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1104_fu_226_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1104_fu_226_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1104_fu_226_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_406_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_406_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_406_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln414_fu_406_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_406_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_1_fu_295_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_1_fu_295_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_1_fu_295_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln674_1_fu_295_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_1_fu_295_p2_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln674_1_fu_295_p2_carry__2_i_7__0_CO_UNCONNECTED;
  wire [3:3]NLW_icmp_ln674_1_fu_295_p2_carry__2_i_7__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln674_1_fu_295_p2_carry__2_i_8__0_CO_UNCONNECTED;
  wire [3:2]NLW_icmp_ln674_1_fu_295_p2_carry__2_i_8__0_O_UNCONNECTED;
  wire [3:3]\NLW_j_reg_131_reg[28]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_rem_fu_920_inferred__0/i___2_carry__6_CO_UNCONNECTED ;
  wire [3:2]NLW_sub_i_fu_189_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_sub_i_fu_189_p2_carry__6_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][7]_i_1__20 
       (.I0(bLast_reg_790_pp0_iter3_reg),
        .I1(sub_ln674_8_reg_916),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .O(\bLast_reg_790_pp0_iter3_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \SRL_SIG[0][7]_i_2__2 
       (.I0(imgInput2_data_full_n),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(icmp_ln1104_reg_798_pp0_iter3_reg),
        .I3(Q[1]),
        .I4(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .O(shiftReg_ce));
  FDRE \add_ln1093_reg_776_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(last_blk_width_read_reg_754),
        .Q(add_ln1093_reg_776),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \add_ln674_1_reg_852[3]_i_1__0 
       (.I0(\rem_fu_92_reg_n_0_[3] ),
        .I1(last_blk_width_read_reg_754),
        .I2(bLast_reg_790),
        .O(add_ln674_1_fu_400_p2));
  FDRE \add_ln674_1_reg_852_reg[3] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(add_ln674_1_fu_400_p2),
        .Q(add_ln674_1_reg_852),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \and_ln414_reg_900[0]_i_1__0 
       (.I0(icmp_ln414_reg_857),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I2(trunc_ln414_reg_865),
        .I3(trunc_ln414_1_reg_873),
        .I4(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I5(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .O(\and_ln414_reg_900[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \and_ln414_reg_900[1]_i_1__0 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I2(trunc_ln414_1_reg_873),
        .I3(icmp_ln414_reg_857),
        .I4(trunc_ln414_reg_865),
        .O(and_ln414_fu_595_p2[1]));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    \and_ln414_reg_900[2]_i_1__0 
       (.I0(icmp_ln414_reg_857),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I2(trunc_ln414_reg_865),
        .I3(trunc_ln414_1_reg_873),
        .I4(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I5(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .O(and_ln414_fu_595_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \and_ln414_reg_900[3]_i_1__0 
       (.I0(trunc_ln414_1_reg_873),
        .I1(trunc_ln414_reg_865),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I3(icmp_ln414_reg_857),
        .O(and_ln414_fu_595_p2[3]));
  LUT6 #(
    .INIT(64'h0000000101010101)) 
    \and_ln414_reg_900[4]_i_1__0 
       (.I0(icmp_ln414_reg_857),
        .I1(trunc_ln414_reg_865),
        .I2(trunc_ln414_1_reg_873),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I5(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .O(and_ln414_fu_595_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h00010101)) 
    \and_ln414_reg_900[5]_i_1__0 
       (.I0(icmp_ln414_reg_857),
        .I1(trunc_ln414_reg_865),
        .I2(trunc_ln414_1_reg_873),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I4(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .O(and_ln414_fu_595_p2[5]));
  LUT6 #(
    .INIT(64'h0001010101010101)) 
    \and_ln414_reg_900[6]_i_1__0 
       (.I0(icmp_ln414_reg_857),
        .I1(trunc_ln414_reg_865),
        .I2(trunc_ln414_1_reg_873),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I5(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .O(and_ln414_fu_595_p2[6]));
  LUT3 #(
    .INIT(8'h08)) 
    \and_ln414_reg_900[7]_i_1__0 
       (.I0(icmp_ln1073_reg_786_pp0_iter1_reg),
        .I1(icmp_ln1084_reg_807),
        .I2(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .O(p_12_in));
  LUT6 #(
    .INIT(64'h00000000000080FF)) 
    \and_ln414_reg_900[7]_i_2__0 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I3(icmp_ln414_reg_857),
        .I4(trunc_ln414_reg_865),
        .I5(trunc_ln414_1_reg_873),
        .O(and_ln414_fu_595_p2[7]));
  FDRE \and_ln414_reg_900_reg[0] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(\and_ln414_reg_900[0]_i_1__0_n_0 ),
        .Q(and_ln414_reg_900[0]),
        .R(1'b0));
  FDRE \and_ln414_reg_900_reg[1] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(and_ln414_fu_595_p2[1]),
        .Q(and_ln414_reg_900[1]),
        .R(1'b0));
  FDRE \and_ln414_reg_900_reg[2] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(and_ln414_fu_595_p2[2]),
        .Q(and_ln414_reg_900[2]),
        .R(1'b0));
  FDRE \and_ln414_reg_900_reg[3] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(and_ln414_fu_595_p2[3]),
        .Q(and_ln414_reg_900[3]),
        .R(1'b0));
  FDRE \and_ln414_reg_900_reg[4] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(and_ln414_fu_595_p2[4]),
        .Q(and_ln414_reg_900[4]),
        .R(1'b0));
  FDRE \and_ln414_reg_900_reg[5] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(and_ln414_fu_595_p2[5]),
        .Q(and_ln414_reg_900[5]),
        .R(1'b0));
  FDRE \and_ln414_reg_900_reg[6] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(and_ln414_fu_595_p2[6]),
        .Q(and_ln414_reg_900[6]),
        .R(1'b0));
  FDRE \and_ln414_reg_900_reg[7] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(and_ln414_fu_595_p2[7]),
        .Q(and_ln414_reg_900[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(Q[0]),
        .I1(ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg),
        .I2(\ap_CS_fsm_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[0]_0 [0]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(\ap_CS_fsm_reg[4]_0 ),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .I2(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg),
        .I2(Q[0]),
        .O(\ap_CS_fsm_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(AxiStream2MatStream_U0_last_blk_width_read),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(\ap_CS_fsm_reg_n_0_[1] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[4]_i_2__0_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[4]_i_2__0_n_0 ),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(icmp_ln1073_fu_216_p2),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_enable_reg_pp0_iter4_reg_n_0),
        .I5(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .O(\ap_CS_fsm[4]_i_2__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(\ap_CS_fsm_reg[4]_0 ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_done_reg_i_1__3
       (.I0(\ap_CS_fsm_reg[4]_0 ),
        .I1(ap_done_reg),
        .I2(ap_rst_n),
        .I3(ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg),
        .O(ap_done_reg_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__3_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFBFB0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln1073_fu_216_p2),
        .I3(ap_CS_fsm_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88A08800)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .I4(icmp_ln1073_fu_216_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__5
       (.I0(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__5_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter4_i_1__0
       (.I0(ap_CS_fsm_state3),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter4_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter4_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h88B8)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_1__0 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_2__0_n_0 ),
        .I1(icmp_ln1084_reg_807_pp0_iter2_reg),
        .I2(lshr_ln674_3_reg_879[0]),
        .I3(sub_ln674_7_reg_823_pp0_iter2_reg[3]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_2__0 
       (.I0(shl_ln414_reg_894[7]),
        .I1(icmp_ln414_reg_857_pp0_iter2_reg),
        .I2(shl_ln414_reg_894[0]),
        .I3(and_ln414_reg_900[0]),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_3__0_n_0 ),
        .I5(icmp_ln1085_reg_828_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h1111111400000000)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_3__0 
       (.I0(sub_ln674_2_reg_884[3]),
        .I1(trunc_ln1086_reg_833_pp0_iter2_reg[3]),
        .I2(trunc_ln1086_reg_833_pp0_iter2_reg[1]),
        .I3(trunc_ln1086_reg_833_pp0_iter2_reg[2]),
        .I4(trunc_ln1086_reg_833_pp0_iter2_reg[0]),
        .I5(lshr_ln674_reg_889[0]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_1__0 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_2__0_n_0 ),
        .I1(icmp_ln1084_reg_807_pp0_iter2_reg),
        .I2(lshr_ln674_3_reg_879[1]),
        .I3(sub_ln674_7_reg_823_pp0_iter2_reg[3]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_2__0 
       (.I0(shl_ln414_reg_894[6]),
        .I1(icmp_ln414_reg_857_pp0_iter2_reg),
        .I2(shl_ln414_reg_894[1]),
        .I3(and_ln414_reg_900[1]),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_3__0_n_0 ),
        .I5(icmp_ln1085_reg_828_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h1555000000000000)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_3__0 
       (.I0(sub_ln674_2_reg_884[3]),
        .I1(sub_ln674_2_reg_884[1]),
        .I2(sub_ln674_2_reg_884[0]),
        .I3(sub_ln674_2_reg_884[2]),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_4__0_n_0 ),
        .I5(lshr_ln674_reg_889[1]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h3334)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_4__0 
       (.I0(trunc_ln1086_reg_833_pp0_iter2_reg[0]),
        .I1(trunc_ln1086_reg_833_pp0_iter2_reg[3]),
        .I2(trunc_ln1086_reg_833_pp0_iter2_reg[2]),
        .I3(trunc_ln1086_reg_833_pp0_iter2_reg[1]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h888B8B8B88888888)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_1__0 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_2__0_n_0 ),
        .I1(icmp_ln1084_reg_807_pp0_iter2_reg),
        .I2(sub_ln674_7_reg_823_pp0_iter2_reg[3]),
        .I3(sub_ln674_7_reg_823_pp0_iter2_reg[2]),
        .I4(sub_ln674_7_reg_823_pp0_iter2_reg[1]),
        .I5(lshr_ln674_3_reg_879[2]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_2__0 
       (.I0(shl_ln414_reg_894[5]),
        .I1(icmp_ln414_reg_857_pp0_iter2_reg),
        .I2(shl_ln414_reg_894[2]),
        .I3(and_ln414_reg_900[2]),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_3__0_n_0 ),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000888)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_3__0 
       (.I0(lshr_ln674_reg_889[2]),
        .I1(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_4__0_n_0 ),
        .I2(sub_ln674_2_reg_884[2]),
        .I3(sub_ln674_2_reg_884[1]),
        .I4(sub_ln674_2_reg_884[3]),
        .I5(icmp_ln1085_reg_828_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'h5542)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_4__0 
       (.I0(trunc_ln1086_reg_833_pp0_iter2_reg[3]),
        .I1(trunc_ln1086_reg_833_pp0_iter2_reg[1]),
        .I2(trunc_ln1086_reg_833_pp0_iter2_reg[0]),
        .I3(trunc_ln1086_reg_833_pp0_iter2_reg[2]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h888B8B8B88888888)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_1__0 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_2__0_n_0 ),
        .I1(icmp_ln1084_reg_807_pp0_iter2_reg),
        .I2(sub_ln674_7_reg_823_pp0_iter2_reg[3]),
        .I3(sub_ln674_7_reg_823_pp0_iter2_reg[2]),
        .I4(sub_ln674_7_reg_823_pp0_iter2_reg[1]),
        .I5(lshr_ln674_3_reg_879[3]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_2__0 
       (.I0(shl_ln414_reg_894[4]),
        .I1(icmp_ln414_reg_857_pp0_iter2_reg),
        .I2(shl_ln414_reg_894[3]),
        .I3(and_ln414_reg_900[3]),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_3__0_n_0 ),
        .I5(icmp_ln1085_reg_828_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0155000000000000)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_3__0 
       (.I0(sub_ln674_2_reg_884[3]),
        .I1(sub_ln674_2_reg_884[1]),
        .I2(sub_ln674_2_reg_884[0]),
        .I3(sub_ln674_2_reg_884[2]),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_4__0_n_0 ),
        .I5(lshr_ln674_reg_889[3]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h0F10)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_4__0 
       (.I0(trunc_ln1086_reg_833_pp0_iter2_reg[1]),
        .I1(trunc_ln1086_reg_833_pp0_iter2_reg[0]),
        .I2(trunc_ln1086_reg_833_pp0_iter2_reg[3]),
        .I3(trunc_ln1086_reg_833_pp0_iter2_reg[2]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_1__0 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_2__0_n_0 ),
        .I1(icmp_ln1084_reg_807_pp0_iter2_reg),
        .I2(sub_ln674_7_reg_823_pp0_iter2_reg[3]),
        .I3(sub_ln674_7_reg_823_pp0_iter2_reg[2]),
        .I4(lshr_ln674_3_reg_879[4]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_2__0 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_3__0_n_0 ),
        .I1(and_ln414_reg_900[4]),
        .I2(lshr_ln674_reg_889[4]),
        .I3(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_4__0_n_0 ),
        .I4(icmp_ln1085_reg_828_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_3__0 
       (.I0(shl_ln414_reg_894[3]),
        .I1(icmp_ln414_reg_857_pp0_iter2_reg),
        .I2(shl_ln414_reg_894[4]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011100004)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_4__0 
       (.I0(sub_ln674_2_reg_884[2]),
        .I1(trunc_ln1086_reg_833_pp0_iter2_reg[3]),
        .I2(trunc_ln1086_reg_833_pp0_iter2_reg[0]),
        .I3(trunc_ln1086_reg_833_pp0_iter2_reg[1]),
        .I4(trunc_ln1086_reg_833_pp0_iter2_reg[2]),
        .I5(sub_ln674_2_reg_884[3]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_1__0 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_2__0_n_0 ),
        .I1(icmp_ln1084_reg_807_pp0_iter2_reg),
        .I2(sub_ln674_7_reg_823_pp0_iter2_reg[3]),
        .I3(sub_ln674_7_reg_823_pp0_iter2_reg[2]),
        .I4(lshr_ln674_3_reg_879[5]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_2__0 
       (.I0(shl_ln414_reg_894[2]),
        .I1(icmp_ln414_reg_857_pp0_iter2_reg),
        .I2(shl_ln414_reg_894[5]),
        .I3(and_ln414_reg_900[5]),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_3__0_n_0 ),
        .I5(icmp_ln1085_reg_828_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000044400000000)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_3__0 
       (.I0(sub_ln674_2_reg_884[3]),
        .I1(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_4__0_n_0 ),
        .I2(sub_ln674_2_reg_884[0]),
        .I3(sub_ln674_2_reg_884[1]),
        .I4(sub_ln674_2_reg_884[2]),
        .I5(lshr_ln674_reg_889[5]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'h3004)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_4__0 
       (.I0(trunc_ln1086_reg_833_pp0_iter2_reg[0]),
        .I1(trunc_ln1086_reg_833_pp0_iter2_reg[3]),
        .I2(trunc_ln1086_reg_833_pp0_iter2_reg[1]),
        .I3(trunc_ln1086_reg_833_pp0_iter2_reg[2]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_1__0 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_2__0_n_0 ),
        .I1(icmp_ln1084_reg_807_pp0_iter2_reg),
        .I2(sub_ln674_7_reg_823_pp0_iter2_reg[3]),
        .I3(sub_ln674_7_reg_823_pp0_iter2_reg[2]),
        .I4(sub_ln674_7_reg_823_pp0_iter2_reg[1]),
        .I5(lshr_ln674_3_reg_879[6]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_2__0 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_3__0_n_0 ),
        .I1(and_ln414_reg_900[6]),
        .I2(lshr_ln674_reg_889[6]),
        .I3(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_4__0_n_0 ),
        .I4(sub_ln674_2_reg_884[3]),
        .I5(icmp_ln1085_reg_828_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_3__0 
       (.I0(shl_ln414_reg_894[1]),
        .I1(icmp_ln414_reg_857_pp0_iter2_reg),
        .I2(shl_ln414_reg_894[6]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000004)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_4__0 
       (.I0(sub_ln674_2_reg_884[1]),
        .I1(trunc_ln1086_reg_833_pp0_iter2_reg[3]),
        .I2(trunc_ln1086_reg_833_pp0_iter2_reg[2]),
        .I3(trunc_ln1086_reg_833_pp0_iter2_reg[1]),
        .I4(trunc_ln1086_reg_833_pp0_iter2_reg[0]),
        .I5(sub_ln674_2_reg_884[2]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .I2(icmp_ln1073_reg_786_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .O(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_1530));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_3__0 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_4__0_n_0 ),
        .I1(icmp_ln1084_reg_807_pp0_iter2_reg),
        .I2(sub_ln674_7_reg_823_pp0_iter2_reg[3]),
        .I3(sub_ln674_7_reg_823_pp0_iter2_reg[2]),
        .I4(sub_ln674_7_reg_823_pp0_iter2_reg[1]),
        .I5(lshr_ln674_3_reg_879[7]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_4__0 
       (.I0(shl_ln414_reg_894[0]),
        .I1(icmp_ln414_reg_857_pp0_iter2_reg),
        .I2(shl_ln414_reg_894[7]),
        .I3(and_ln414_reg_900[7]),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_5__0_n_0 ),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_5__0 
       (.I0(lshr_ln674_reg_889[7]),
        .I1(sub_ln674_2_reg_884[2]),
        .I2(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_6__0_n_0 ),
        .I3(sub_ln674_2_reg_884[3]),
        .I4(icmp_ln1085_reg_828_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_6__0 
       (.I0(sub_ln674_2_reg_884[1]),
        .I1(trunc_ln1086_reg_833_pp0_iter2_reg[0]),
        .I2(trunc_ln1086_reg_833_pp0_iter2_reg[1]),
        .I3(trunc_ln1086_reg_833_pp0_iter2_reg[2]),
        .I4(trunc_ln1086_reg_833_pp0_iter2_reg[3]),
        .I5(sub_ln674_2_reg_884[0]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_6__0_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_1530),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_1__0_n_0 ),
        .Q(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]),
        .R(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1__0_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_1530),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_1__0_n_0 ),
        .Q(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]),
        .R(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1__0_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_1530),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_1__0_n_0 ),
        .Q(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]),
        .R(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1__0_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_1530),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_1__0_n_0 ),
        .Q(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]),
        .R(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1__0_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_1530),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_1__0_n_0 ),
        .Q(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]),
        .R(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1__0_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_1530),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_1__0_n_0 ),
        .Q(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]),
        .R(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1__0_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_1530),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_1__0_n_0 ),
        .Q(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]),
        .R(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1__0_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_1530),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_3__0_n_0 ),
        .Q(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]),
        .R(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_i_1
       (.I0(ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg),
        .I1(ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(ap_sync_ready),
        .I4(ap_start),
        .O(ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    ap_sync_reg_grp_Axi2Mat_fu_60_ap_done_i_1
       (.I0(ap_sync_reg_grp_Axi2Mat_fu_60_ap_done),
        .I1(ap_done_reg),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .I3(ap_rst_n),
        .I4(ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg),
        .O(ap_sync_reg_grp_Axi2Mat_fu_60_ap_done_reg));
  CARRY4 bLast_fu_221_p2_carry
       (.CI(1'b0),
        .CO({bLast_fu_221_p2_carry_n_0,bLast_fu_221_p2_carry_n_1,bLast_fu_221_p2_carry_n_2,bLast_fu_221_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_221_p2_carry_O_UNCONNECTED[3:0]),
        .S({bLast_fu_221_p2_carry_i_1__0_n_0,bLast_fu_221_p2_carry_i_2__0_n_0,bLast_fu_221_p2_carry_i_3__0_n_0,bLast_fu_221_p2_carry_i_4__0_n_0}));
  CARRY4 bLast_fu_221_p2_carry__0
       (.CI(bLast_fu_221_p2_carry_n_0),
        .CO({bLast_fu_221_p2_carry__0_n_0,bLast_fu_221_p2_carry__0_n_1,bLast_fu_221_p2_carry__0_n_2,bLast_fu_221_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_221_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({bLast_fu_221_p2_carry__0_i_1__0_n_0,bLast_fu_221_p2_carry__0_i_2__0_n_0,bLast_fu_221_p2_carry__0_i_3__0_n_0,bLast_fu_221_p2_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_221_p2_carry__0_i_1__0
       (.I0(j_reg_131_reg[22]),
        .I1(sub_i_reg_766[22]),
        .I2(j_reg_131_reg[21]),
        .I3(sub_i_reg_766[21]),
        .I4(sub_i_reg_766[23]),
        .I5(j_reg_131_reg[23]),
        .O(bLast_fu_221_p2_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_221_p2_carry__0_i_2__0
       (.I0(j_reg_131_reg[18]),
        .I1(sub_i_reg_766[18]),
        .I2(j_reg_131_reg[19]),
        .I3(sub_i_reg_766[19]),
        .I4(sub_i_reg_766[20]),
        .I5(j_reg_131_reg[20]),
        .O(bLast_fu_221_p2_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_221_p2_carry__0_i_3__0
       (.I0(j_reg_131_reg[15]),
        .I1(sub_i_reg_766[15]),
        .I2(j_reg_131_reg[16]),
        .I3(sub_i_reg_766[16]),
        .I4(sub_i_reg_766[17]),
        .I5(j_reg_131_reg[17]),
        .O(bLast_fu_221_p2_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_221_p2_carry__0_i_4__0
       (.I0(j_reg_131_reg[13]),
        .I1(sub_i_reg_766[13]),
        .I2(j_reg_131_reg[12]),
        .I3(sub_i_reg_766[12]),
        .I4(sub_i_reg_766[14]),
        .I5(j_reg_131_reg[14]),
        .O(bLast_fu_221_p2_carry__0_i_4__0_n_0));
  CARRY4 bLast_fu_221_p2_carry__1
       (.CI(bLast_fu_221_p2_carry__0_n_0),
        .CO({NLW_bLast_fu_221_p2_carry__1_CO_UNCONNECTED[3],bLast_fu_221_p2_carry__1_n_1,bLast_fu_221_p2_carry__1_n_2,bLast_fu_221_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_221_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,bLast_fu_221_p2_carry__1_i_1__0_n_0,bLast_fu_221_p2_carry__1_i_2__0_n_0,bLast_fu_221_p2_carry__1_i_3__0_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    bLast_fu_221_p2_carry__1_i_1__0
       (.I0(sub_i_reg_766[31]),
        .I1(j_reg_131_reg[31]),
        .I2(sub_i_reg_766[30]),
        .I3(j_reg_131_reg[30]),
        .O(bLast_fu_221_p2_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_221_p2_carry__1_i_2__0
       (.I0(j_reg_131_reg[27]),
        .I1(sub_i_reg_766[27]),
        .I2(j_reg_131_reg[28]),
        .I3(sub_i_reg_766[28]),
        .I4(sub_i_reg_766[29]),
        .I5(j_reg_131_reg[29]),
        .O(bLast_fu_221_p2_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_221_p2_carry__1_i_3__0
       (.I0(j_reg_131_reg[26]),
        .I1(sub_i_reg_766[26]),
        .I2(j_reg_131_reg[24]),
        .I3(sub_i_reg_766[24]),
        .I4(sub_i_reg_766[25]),
        .I5(j_reg_131_reg[25]),
        .O(bLast_fu_221_p2_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_221_p2_carry_i_1__0
       (.I0(j_reg_131_reg[9]),
        .I1(sub_i_reg_766[9]),
        .I2(j_reg_131_reg[10]),
        .I3(sub_i_reg_766[10]),
        .I4(sub_i_reg_766[11]),
        .I5(j_reg_131_reg[11]),
        .O(bLast_fu_221_p2_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_221_p2_carry_i_2__0
       (.I0(j_reg_131_reg[6]),
        .I1(sub_i_reg_766[6]),
        .I2(j_reg_131_reg[7]),
        .I3(sub_i_reg_766[7]),
        .I4(sub_i_reg_766[8]),
        .I5(j_reg_131_reg[8]),
        .O(bLast_fu_221_p2_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_221_p2_carry_i_3__0
       (.I0(j_reg_131_reg[3]),
        .I1(sub_i_reg_766[3]),
        .I2(j_reg_131_reg[4]),
        .I3(sub_i_reg_766[4]),
        .I4(sub_i_reg_766[5]),
        .I5(j_reg_131_reg[5]),
        .O(bLast_fu_221_p2_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_221_p2_carry_i_4__0
       (.I0(j_reg_131_reg[0]),
        .I1(sub_i_reg_766[0]),
        .I2(j_reg_131_reg[1]),
        .I3(sub_i_reg_766[1]),
        .I4(sub_i_reg_766[2]),
        .I5(j_reg_131_reg[2]),
        .O(bLast_fu_221_p2_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \bLast_reg_790[0]_i_1__0 
       (.I0(bLast_fu_221_p2_carry__1_n_1),
        .I1(icmp_ln1073_fu_216_p2),
        .I2(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(bLast_reg_790),
        .O(\bLast_reg_790[0]_i_1__0_n_0 ));
  FDRE \bLast_reg_790_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(bLast_reg_790),
        .Q(bLast_reg_790_pp0_iter1_reg),
        .R(1'b0));
  FDRE \bLast_reg_790_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bLast_reg_790_pp0_iter1_reg),
        .Q(bLast_reg_790_pp0_iter2_reg),
        .R(1'b0));
  FDRE \bLast_reg_790_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bLast_reg_790_pp0_iter2_reg),
        .Q(bLast_reg_790_pp0_iter3_reg),
        .R(1'b0));
  FDRE \bLast_reg_790_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bLast_reg_790[0]_i_1__0_n_0 ),
        .Q(bLast_reg_790),
        .R(1'b0));
  FDRE \bound_reg_761_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_31),
        .Q(bound_reg_761[0]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_21),
        .Q(bound_reg_761[10]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_20),
        .Q(bound_reg_761[11]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_19),
        .Q(bound_reg_761[12]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_18),
        .Q(bound_reg_761[13]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_17),
        .Q(bound_reg_761[14]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_16),
        .Q(bound_reg_761[15]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [16]),
        .Q(bound_reg_761[16]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [17]),
        .Q(bound_reg_761[17]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [18]),
        .Q(bound_reg_761[18]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [19]),
        .Q(bound_reg_761[19]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_30),
        .Q(bound_reg_761[1]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [20]),
        .Q(bound_reg_761[20]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [21]),
        .Q(bound_reg_761[21]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [22]),
        .Q(bound_reg_761[22]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [23]),
        .Q(bound_reg_761[23]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [24]),
        .Q(bound_reg_761[24]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [25]),
        .Q(bound_reg_761[25]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [26]),
        .Q(bound_reg_761[26]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [27]),
        .Q(bound_reg_761[27]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [28]),
        .Q(bound_reg_761[28]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [29]),
        .Q(bound_reg_761[29]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_29),
        .Q(bound_reg_761[2]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [30]),
        .Q(bound_reg_761[30]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [31]),
        .Q(bound_reg_761[31]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_28),
        .Q(bound_reg_761[3]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_27),
        .Q(bound_reg_761[4]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_26),
        .Q(bound_reg_761[5]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_25),
        .Q(bound_reg_761[6]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_24),
        .Q(bound_reg_761[7]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_23),
        .Q(bound_reg_761[8]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_22),
        .Q(bound_reg_761[9]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[0]),
        .Q(cols_bound_per_npc_read_reg_747[0]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[10]),
        .Q(cols_bound_per_npc_read_reg_747[10]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[11]),
        .Q(cols_bound_per_npc_read_reg_747[11]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[12]),
        .Q(cols_bound_per_npc_read_reg_747[12]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[13]),
        .Q(cols_bound_per_npc_read_reg_747[13]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[14]),
        .Q(cols_bound_per_npc_read_reg_747[14]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[15]),
        .Q(cols_bound_per_npc_read_reg_747[15]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[16]),
        .Q(cols_bound_per_npc_read_reg_747[16]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[17]),
        .Q(cols_bound_per_npc_read_reg_747[17]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[18]),
        .Q(cols_bound_per_npc_read_reg_747[18]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[19]),
        .Q(cols_bound_per_npc_read_reg_747[19]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[1]),
        .Q(cols_bound_per_npc_read_reg_747[1]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[20]),
        .Q(cols_bound_per_npc_read_reg_747[20]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[21]),
        .Q(cols_bound_per_npc_read_reg_747[21]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[22]),
        .Q(cols_bound_per_npc_read_reg_747[22]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[23]),
        .Q(cols_bound_per_npc_read_reg_747[23]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[24]),
        .Q(cols_bound_per_npc_read_reg_747[24]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[25]),
        .Q(cols_bound_per_npc_read_reg_747[25]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[26]),
        .Q(cols_bound_per_npc_read_reg_747[26]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[27]),
        .Q(cols_bound_per_npc_read_reg_747[27]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[28]),
        .Q(cols_bound_per_npc_read_reg_747[28]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[29]),
        .Q(cols_bound_per_npc_read_reg_747[29]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[2]),
        .Q(cols_bound_per_npc_read_reg_747[2]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[30]),
        .Q(cols_bound_per_npc_read_reg_747[30]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[31]),
        .Q(cols_bound_per_npc_read_reg_747[31]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[3]),
        .Q(cols_bound_per_npc_read_reg_747[3]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[4]),
        .Q(cols_bound_per_npc_read_reg_747[4]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[5]),
        .Q(cols_bound_per_npc_read_reg_747[5]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[6]),
        .Q(cols_bound_per_npc_read_reg_747[6]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[7]),
        .Q(cols_bound_per_npc_read_reg_747[7]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[8]),
        .Q(cols_bound_per_npc_read_reg_747[8]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[9]),
        .Q(cols_bound_per_npc_read_reg_747[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    i___2_carry__0_i_1__0
       (.I0(\rem_fu_92_reg_n_0_[5] ),
        .I1(\rem_fu_92_reg_n_0_[6] ),
        .O(i___2_carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h00F8)) 
    i___2_carry__0_i_2__0
       (.I0(icmp_ln1084_fu_273_p2),
        .I1(\rem_fu_92[31]_i_2__0_n_0 ),
        .I2(\rem_fu_92_reg_n_0_[4] ),
        .I3(\rem_fu_92_reg_n_0_[5] ),
        .O(i___2_carry__0_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    i___2_carry__0_i_3__0
       (.I0(\rem_fu_92[31]_i_2__0_n_0 ),
        .I1(icmp_ln1084_fu_273_p2),
        .I2(\rem_fu_92_reg_n_0_[4] ),
        .O(i___2_carry__0_i_3__0_n_0));
  LUT3 #(
    .INIT(8'hC9)) 
    i___2_carry__0_i_4__0
       (.I0(\rem_fu_92_reg_n_0_[5] ),
        .I1(\rem_fu_92_reg_n_0_[7] ),
        .I2(\rem_fu_92_reg_n_0_[6] ),
        .O(i___2_carry__0_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hFF00EA15)) 
    i___2_carry__0_i_5__0
       (.I0(\rem_fu_92_reg_n_0_[4] ),
        .I1(\rem_fu_92[31]_i_2__0_n_0 ),
        .I2(icmp_ln1084_fu_273_p2),
        .I3(\rem_fu_92_reg_n_0_[6] ),
        .I4(\rem_fu_92_reg_n_0_[5] ),
        .O(i___2_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hF807)) 
    i___2_carry__0_i_6__0
       (.I0(icmp_ln1084_fu_273_p2),
        .I1(\rem_fu_92[31]_i_2__0_n_0 ),
        .I2(\rem_fu_92_reg_n_0_[4] ),
        .I3(\rem_fu_92_reg_n_0_[5] ),
        .O(i___2_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h65A56AA5A5A5A5A5)) 
    i___2_carry__0_i_7__0
       (.I0(\rem_fu_92_reg_n_0_[4] ),
        .I1(sub4_i_reg_771),
        .I2(i___2_carry_i_8__0_n_0),
        .I3(bLast_reg_790),
        .I4(last_blk_width_read_reg_754),
        .I5(\rem_fu_92_reg_n_0_[3] ),
        .O(i___2_carry__0_i_7__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___2_carry__1_i_1__0
       (.I0(\rem_fu_92_reg_n_0_[8] ),
        .I1(\rem_fu_92_reg_n_0_[9] ),
        .O(i___2_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i___2_carry__1_i_2__0
       (.I0(\rem_fu_92_reg_n_0_[7] ),
        .I1(\rem_fu_92_reg_n_0_[8] ),
        .O(i___2_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i___2_carry__1_i_3__0
       (.I0(\rem_fu_92_reg_n_0_[6] ),
        .I1(\rem_fu_92_reg_n_0_[7] ),
        .O(i___2_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__1_i_4__0
       (.I0(\rem_fu_92_reg_n_0_[10] ),
        .I1(\rem_fu_92_reg_n_0_[11] ),
        .O(i___2_carry__1_i_4__0_n_0));
  LUT3 #(
    .INIT(8'hE1)) 
    i___2_carry__1_i_5__0
       (.I0(\rem_fu_92_reg_n_0_[8] ),
        .I1(\rem_fu_92_reg_n_0_[9] ),
        .I2(\rem_fu_92_reg_n_0_[10] ),
        .O(i___2_carry__1_i_5__0_n_0));
  LUT3 #(
    .INIT(8'hE1)) 
    i___2_carry__1_i_6__0
       (.I0(\rem_fu_92_reg_n_0_[7] ),
        .I1(\rem_fu_92_reg_n_0_[8] ),
        .I2(\rem_fu_92_reg_n_0_[9] ),
        .O(i___2_carry__1_i_6__0_n_0));
  LUT3 #(
    .INIT(8'hC9)) 
    i___2_carry__1_i_7__0
       (.I0(\rem_fu_92_reg_n_0_[6] ),
        .I1(\rem_fu_92_reg_n_0_[8] ),
        .I2(\rem_fu_92_reg_n_0_[7] ),
        .O(i___2_carry__1_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__2_i_1__0
       (.I0(\rem_fu_92_reg_n_0_[14] ),
        .I1(\rem_fu_92_reg_n_0_[15] ),
        .O(i___2_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__2_i_2__0
       (.I0(\rem_fu_92_reg_n_0_[13] ),
        .I1(\rem_fu_92_reg_n_0_[14] ),
        .O(i___2_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__2_i_3__0
       (.I0(\rem_fu_92_reg_n_0_[12] ),
        .I1(\rem_fu_92_reg_n_0_[13] ),
        .O(i___2_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__2_i_4__0
       (.I0(\rem_fu_92_reg_n_0_[11] ),
        .I1(\rem_fu_92_reg_n_0_[12] ),
        .O(i___2_carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__3_i_1__0
       (.I0(\rem_fu_92_reg_n_0_[18] ),
        .I1(\rem_fu_92_reg_n_0_[19] ),
        .O(i___2_carry__3_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__3_i_2__0
       (.I0(\rem_fu_92_reg_n_0_[17] ),
        .I1(\rem_fu_92_reg_n_0_[18] ),
        .O(i___2_carry__3_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__3_i_3__0
       (.I0(\rem_fu_92_reg_n_0_[16] ),
        .I1(\rem_fu_92_reg_n_0_[17] ),
        .O(i___2_carry__3_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__3_i_4__0
       (.I0(\rem_fu_92_reg_n_0_[15] ),
        .I1(\rem_fu_92_reg_n_0_[16] ),
        .O(i___2_carry__3_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__4_i_1__0
       (.I0(\rem_fu_92_reg_n_0_[22] ),
        .I1(\rem_fu_92_reg_n_0_[23] ),
        .O(i___2_carry__4_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__4_i_2__0
       (.I0(\rem_fu_92_reg_n_0_[21] ),
        .I1(\rem_fu_92_reg_n_0_[22] ),
        .O(i___2_carry__4_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__4_i_3__0
       (.I0(\rem_fu_92_reg_n_0_[20] ),
        .I1(\rem_fu_92_reg_n_0_[21] ),
        .O(i___2_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__4_i_4__0
       (.I0(\rem_fu_92_reg_n_0_[19] ),
        .I1(\rem_fu_92_reg_n_0_[20] ),
        .O(i___2_carry__4_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__5_i_1__0
       (.I0(\rem_fu_92_reg_n_0_[26] ),
        .I1(\rem_fu_92_reg_n_0_[27] ),
        .O(i___2_carry__5_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__5_i_2__0
       (.I0(\rem_fu_92_reg_n_0_[25] ),
        .I1(\rem_fu_92_reg_n_0_[26] ),
        .O(i___2_carry__5_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__5_i_3__0
       (.I0(\rem_fu_92_reg_n_0_[24] ),
        .I1(\rem_fu_92_reg_n_0_[25] ),
        .O(i___2_carry__5_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__5_i_4__0
       (.I0(\rem_fu_92_reg_n_0_[23] ),
        .I1(\rem_fu_92_reg_n_0_[24] ),
        .O(i___2_carry__5_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__6_i_1__0
       (.I0(\rem_fu_92_reg_n_0_[30] ),
        .I1(\rem_fu_92_reg_n_0_[31] ),
        .O(i___2_carry__6_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__6_i_2__0
       (.I0(\rem_fu_92_reg_n_0_[29] ),
        .I1(\rem_fu_92_reg_n_0_[30] ),
        .O(i___2_carry__6_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__6_i_3__0
       (.I0(\rem_fu_92_reg_n_0_[28] ),
        .I1(\rem_fu_92_reg_n_0_[29] ),
        .O(i___2_carry__6_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__6_i_4__0
       (.I0(\rem_fu_92_reg_n_0_[27] ),
        .I1(\rem_fu_92_reg_n_0_[28] ),
        .O(i___2_carry__6_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    i___2_carry_i_1__0
       (.I0(\rem_fu_92_reg_n_0_[2] ),
        .I1(\rem_fu_92[31]_i_2__0_n_0 ),
        .I2(icmp_ln1084_fu_273_p2),
        .O(i___2_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    i___2_carry_i_2__0
       (.I0(\rem_fu_92_reg_n_0_[1] ),
        .I1(\rem_fu_92[31]_i_2__0_n_0 ),
        .I2(icmp_ln1084_fu_273_p2),
        .O(i___2_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i___2_carry_i_3__0
       (.I0(\rem_fu_92[31]_i_2__0_n_0 ),
        .I1(icmp_ln1084_fu_273_p2),
        .O(i___2_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h35F53AF5CA0AC50A)) 
    i___2_carry_i_4__0
       (.I0(\rem_fu_92_reg_n_0_[2] ),
        .I1(sub4_i_reg_771),
        .I2(i___2_carry_i_8__0_n_0),
        .I3(bLast_reg_790),
        .I4(last_blk_width_read_reg_754),
        .I5(\rem_fu_92_reg_n_0_[3] ),
        .O(i___2_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hEA15)) 
    i___2_carry_i_5__0
       (.I0(\rem_fu_92_reg_n_0_[1] ),
        .I1(icmp_ln1084_fu_273_p2),
        .I2(\rem_fu_92[31]_i_2__0_n_0 ),
        .I3(\rem_fu_92_reg_n_0_[2] ),
        .O(i___2_carry_i_5__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i___2_carry_i_6__0
       (.I0(\rem_fu_92_reg_n_0_[1] ),
        .O(i___2_carry_i_6__0_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i___2_carry_i_7__0
       (.I0(\rem_fu_92_reg_n_0_[0] ),
        .O(i___2_carry_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___2_carry_i_8__0
       (.I0(icmp_ln1084_fu_273_p2),
        .I1(\rem_fu_92[31]_i_2__0_n_0 ),
        .O(i___2_carry_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hF7FF0000)) 
    \i_reg_142[0]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln1073_fu_216_p2),
        .I2(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_state3),
        .O(i_reg_142));
  LUT4 #(
    .INIT(16'h0800)) 
    \i_reg_142[0]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln1073_fu_216_p2),
        .I2(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(i_reg_1420));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_142[0]_i_4__0 
       (.I0(i_reg_142_reg[0]),
        .O(\i_reg_142[0]_i_4__0_n_0 ));
  FDRE \i_reg_142_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[0]_i_3__0_n_7 ),
        .Q(i_reg_142_reg[0]),
        .R(i_reg_142));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_142_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\i_reg_142_reg[0]_i_3__0_n_0 ,\i_reg_142_reg[0]_i_3__0_n_1 ,\i_reg_142_reg[0]_i_3__0_n_2 ,\i_reg_142_reg[0]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_142_reg[0]_i_3__0_n_4 ,\i_reg_142_reg[0]_i_3__0_n_5 ,\i_reg_142_reg[0]_i_3__0_n_6 ,\i_reg_142_reg[0]_i_3__0_n_7 }),
        .S({i_reg_142_reg[3:1],\i_reg_142[0]_i_4__0_n_0 }));
  FDRE \i_reg_142_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[8]_i_1__0_n_5 ),
        .Q(i_reg_142_reg[10]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[8]_i_1__0_n_4 ),
        .Q(i_reg_142_reg[11]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[12]_i_1__0_n_7 ),
        .Q(i_reg_142_reg[12]),
        .R(i_reg_142));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_142_reg[12]_i_1__0 
       (.CI(\i_reg_142_reg[8]_i_1__0_n_0 ),
        .CO({\i_reg_142_reg[12]_i_1__0_n_0 ,\i_reg_142_reg[12]_i_1__0_n_1 ,\i_reg_142_reg[12]_i_1__0_n_2 ,\i_reg_142_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_142_reg[12]_i_1__0_n_4 ,\i_reg_142_reg[12]_i_1__0_n_5 ,\i_reg_142_reg[12]_i_1__0_n_6 ,\i_reg_142_reg[12]_i_1__0_n_7 }),
        .S(i_reg_142_reg[15:12]));
  FDRE \i_reg_142_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[12]_i_1__0_n_6 ),
        .Q(i_reg_142_reg[13]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[12]_i_1__0_n_5 ),
        .Q(i_reg_142_reg[14]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[12]_i_1__0_n_4 ),
        .Q(i_reg_142_reg[15]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[16]_i_1__0_n_7 ),
        .Q(i_reg_142_reg[16]),
        .R(i_reg_142));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_142_reg[16]_i_1__0 
       (.CI(\i_reg_142_reg[12]_i_1__0_n_0 ),
        .CO({\i_reg_142_reg[16]_i_1__0_n_0 ,\i_reg_142_reg[16]_i_1__0_n_1 ,\i_reg_142_reg[16]_i_1__0_n_2 ,\i_reg_142_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_142_reg[16]_i_1__0_n_4 ,\i_reg_142_reg[16]_i_1__0_n_5 ,\i_reg_142_reg[16]_i_1__0_n_6 ,\i_reg_142_reg[16]_i_1__0_n_7 }),
        .S(i_reg_142_reg[19:16]));
  FDRE \i_reg_142_reg[17] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[16]_i_1__0_n_6 ),
        .Q(i_reg_142_reg[17]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[18] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[16]_i_1__0_n_5 ),
        .Q(i_reg_142_reg[18]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[19] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[16]_i_1__0_n_4 ),
        .Q(i_reg_142_reg[19]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[0]_i_3__0_n_6 ),
        .Q(i_reg_142_reg[1]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[20] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[20]_i_1__0_n_7 ),
        .Q(i_reg_142_reg[20]),
        .R(i_reg_142));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_142_reg[20]_i_1__0 
       (.CI(\i_reg_142_reg[16]_i_1__0_n_0 ),
        .CO({\i_reg_142_reg[20]_i_1__0_n_0 ,\i_reg_142_reg[20]_i_1__0_n_1 ,\i_reg_142_reg[20]_i_1__0_n_2 ,\i_reg_142_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_142_reg[20]_i_1__0_n_4 ,\i_reg_142_reg[20]_i_1__0_n_5 ,\i_reg_142_reg[20]_i_1__0_n_6 ,\i_reg_142_reg[20]_i_1__0_n_7 }),
        .S(i_reg_142_reg[23:20]));
  FDRE \i_reg_142_reg[21] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[20]_i_1__0_n_6 ),
        .Q(i_reg_142_reg[21]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[22] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[20]_i_1__0_n_5 ),
        .Q(i_reg_142_reg[22]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[23] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[20]_i_1__0_n_4 ),
        .Q(i_reg_142_reg[23]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[24] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[24]_i_1__0_n_7 ),
        .Q(i_reg_142_reg[24]),
        .R(i_reg_142));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_142_reg[24]_i_1__0 
       (.CI(\i_reg_142_reg[20]_i_1__0_n_0 ),
        .CO({\i_reg_142_reg[24]_i_1__0_n_0 ,\i_reg_142_reg[24]_i_1__0_n_1 ,\i_reg_142_reg[24]_i_1__0_n_2 ,\i_reg_142_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_142_reg[24]_i_1__0_n_4 ,\i_reg_142_reg[24]_i_1__0_n_5 ,\i_reg_142_reg[24]_i_1__0_n_6 ,\i_reg_142_reg[24]_i_1__0_n_7 }),
        .S(i_reg_142_reg[27:24]));
  FDRE \i_reg_142_reg[25] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[24]_i_1__0_n_6 ),
        .Q(i_reg_142_reg[25]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[26] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[24]_i_1__0_n_5 ),
        .Q(i_reg_142_reg[26]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[27] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[24]_i_1__0_n_4 ),
        .Q(i_reg_142_reg[27]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[28] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[28]_i_1__0_n_7 ),
        .Q(i_reg_142_reg[28]),
        .R(i_reg_142));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_142_reg[28]_i_1__0 
       (.CI(\i_reg_142_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_i_reg_142_reg[28]_i_1__0_CO_UNCONNECTED [3:2],\i_reg_142_reg[28]_i_1__0_n_2 ,\i_reg_142_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_142_reg[28]_i_1__0_O_UNCONNECTED [3],\i_reg_142_reg[28]_i_1__0_n_5 ,\i_reg_142_reg[28]_i_1__0_n_6 ,\i_reg_142_reg[28]_i_1__0_n_7 }),
        .S({1'b0,i_reg_142_reg[30:28]}));
  FDRE \i_reg_142_reg[29] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[28]_i_1__0_n_6 ),
        .Q(i_reg_142_reg[29]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[0]_i_3__0_n_5 ),
        .Q(i_reg_142_reg[2]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[30] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[28]_i_1__0_n_5 ),
        .Q(i_reg_142_reg[30]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[0]_i_3__0_n_4 ),
        .Q(i_reg_142_reg[3]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[4]_i_1__0_n_7 ),
        .Q(i_reg_142_reg[4]),
        .R(i_reg_142));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_142_reg[4]_i_1__0 
       (.CI(\i_reg_142_reg[0]_i_3__0_n_0 ),
        .CO({\i_reg_142_reg[4]_i_1__0_n_0 ,\i_reg_142_reg[4]_i_1__0_n_1 ,\i_reg_142_reg[4]_i_1__0_n_2 ,\i_reg_142_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_142_reg[4]_i_1__0_n_4 ,\i_reg_142_reg[4]_i_1__0_n_5 ,\i_reg_142_reg[4]_i_1__0_n_6 ,\i_reg_142_reg[4]_i_1__0_n_7 }),
        .S(i_reg_142_reg[7:4]));
  FDRE \i_reg_142_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[4]_i_1__0_n_6 ),
        .Q(i_reg_142_reg[5]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[4]_i_1__0_n_5 ),
        .Q(i_reg_142_reg[6]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[4]_i_1__0_n_4 ),
        .Q(i_reg_142_reg[7]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[8]_i_1__0_n_7 ),
        .Q(i_reg_142_reg[8]),
        .R(i_reg_142));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_142_reg[8]_i_1__0 
       (.CI(\i_reg_142_reg[4]_i_1__0_n_0 ),
        .CO({\i_reg_142_reg[8]_i_1__0_n_0 ,\i_reg_142_reg[8]_i_1__0_n_1 ,\i_reg_142_reg[8]_i_1__0_n_2 ,\i_reg_142_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_142_reg[8]_i_1__0_n_4 ,\i_reg_142_reg[8]_i_1__0_n_5 ,\i_reg_142_reg[8]_i_1__0_n_6 ,\i_reg_142_reg[8]_i_1__0_n_7 }),
        .S(i_reg_142_reg[11:8]));
  FDRE \i_reg_142_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[8]_i_1__0_n_6 ),
        .Q(i_reg_142_reg[9]),
        .R(i_reg_142));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_216_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1073_fu_216_p2_carry_n_0,icmp_ln1073_fu_216_p2_carry_n_1,icmp_ln1073_fu_216_p2_carry_n_2,icmp_ln1073_fu_216_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1073_fu_216_p2_carry_i_1__0_n_0,icmp_ln1073_fu_216_p2_carry_i_2__0_n_0,icmp_ln1073_fu_216_p2_carry_i_3__0_n_0,icmp_ln1073_fu_216_p2_carry_i_4__0_n_0}),
        .O(NLW_icmp_ln1073_fu_216_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1073_fu_216_p2_carry_i_5__0_n_0,icmp_ln1073_fu_216_p2_carry_i_6__0_n_0,icmp_ln1073_fu_216_p2_carry_i_7__0_n_0,icmp_ln1073_fu_216_p2_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_216_p2_carry__0
       (.CI(icmp_ln1073_fu_216_p2_carry_n_0),
        .CO({icmp_ln1073_fu_216_p2_carry__0_n_0,icmp_ln1073_fu_216_p2_carry__0_n_1,icmp_ln1073_fu_216_p2_carry__0_n_2,icmp_ln1073_fu_216_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1073_fu_216_p2_carry__0_i_1__0_n_0,icmp_ln1073_fu_216_p2_carry__0_i_2__0_n_0,icmp_ln1073_fu_216_p2_carry__0_i_3__0_n_0,icmp_ln1073_fu_216_p2_carry__0_i_4__0_n_0}),
        .O(NLW_icmp_ln1073_fu_216_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1073_fu_216_p2_carry__0_i_5__0_n_0,icmp_ln1073_fu_216_p2_carry__0_i_6__0_n_0,icmp_ln1073_fu_216_p2_carry__0_i_7__0_n_0,icmp_ln1073_fu_216_p2_carry__0_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__0_i_1__0
       (.I0(bound_reg_761[15]),
        .I1(i_reg_142_reg[15]),
        .I2(bound_reg_761[14]),
        .I3(i_reg_142_reg[14]),
        .O(icmp_ln1073_fu_216_p2_carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__0_i_2__0
       (.I0(bound_reg_761[13]),
        .I1(i_reg_142_reg[13]),
        .I2(bound_reg_761[12]),
        .I3(i_reg_142_reg[12]),
        .O(icmp_ln1073_fu_216_p2_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__0_i_3__0
       (.I0(bound_reg_761[11]),
        .I1(i_reg_142_reg[11]),
        .I2(bound_reg_761[10]),
        .I3(i_reg_142_reg[10]),
        .O(icmp_ln1073_fu_216_p2_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__0_i_4__0
       (.I0(bound_reg_761[9]),
        .I1(i_reg_142_reg[9]),
        .I2(bound_reg_761[8]),
        .I3(i_reg_142_reg[8]),
        .O(icmp_ln1073_fu_216_p2_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__0_i_5__0
       (.I0(i_reg_142_reg[15]),
        .I1(bound_reg_761[15]),
        .I2(i_reg_142_reg[14]),
        .I3(bound_reg_761[14]),
        .O(icmp_ln1073_fu_216_p2_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__0_i_6__0
       (.I0(i_reg_142_reg[13]),
        .I1(bound_reg_761[13]),
        .I2(i_reg_142_reg[12]),
        .I3(bound_reg_761[12]),
        .O(icmp_ln1073_fu_216_p2_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__0_i_7__0
       (.I0(i_reg_142_reg[11]),
        .I1(bound_reg_761[11]),
        .I2(i_reg_142_reg[10]),
        .I3(bound_reg_761[10]),
        .O(icmp_ln1073_fu_216_p2_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__0_i_8__0
       (.I0(i_reg_142_reg[9]),
        .I1(bound_reg_761[9]),
        .I2(i_reg_142_reg[8]),
        .I3(bound_reg_761[8]),
        .O(icmp_ln1073_fu_216_p2_carry__0_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_216_p2_carry__1
       (.CI(icmp_ln1073_fu_216_p2_carry__0_n_0),
        .CO({icmp_ln1073_fu_216_p2_carry__1_n_0,icmp_ln1073_fu_216_p2_carry__1_n_1,icmp_ln1073_fu_216_p2_carry__1_n_2,icmp_ln1073_fu_216_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1073_fu_216_p2_carry__1_i_1__0_n_0,icmp_ln1073_fu_216_p2_carry__1_i_2__0_n_0,icmp_ln1073_fu_216_p2_carry__1_i_3__0_n_0,icmp_ln1073_fu_216_p2_carry__1_i_4__0_n_0}),
        .O(NLW_icmp_ln1073_fu_216_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1073_fu_216_p2_carry__1_i_5__0_n_0,icmp_ln1073_fu_216_p2_carry__1_i_6__0_n_0,icmp_ln1073_fu_216_p2_carry__1_i_7__0_n_0,icmp_ln1073_fu_216_p2_carry__1_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__1_i_1__0
       (.I0(bound_reg_761[23]),
        .I1(i_reg_142_reg[23]),
        .I2(bound_reg_761[22]),
        .I3(i_reg_142_reg[22]),
        .O(icmp_ln1073_fu_216_p2_carry__1_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__1_i_2__0
       (.I0(bound_reg_761[21]),
        .I1(i_reg_142_reg[21]),
        .I2(bound_reg_761[20]),
        .I3(i_reg_142_reg[20]),
        .O(icmp_ln1073_fu_216_p2_carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__1_i_3__0
       (.I0(bound_reg_761[19]),
        .I1(i_reg_142_reg[19]),
        .I2(bound_reg_761[18]),
        .I3(i_reg_142_reg[18]),
        .O(icmp_ln1073_fu_216_p2_carry__1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__1_i_4__0
       (.I0(bound_reg_761[17]),
        .I1(i_reg_142_reg[17]),
        .I2(bound_reg_761[16]),
        .I3(i_reg_142_reg[16]),
        .O(icmp_ln1073_fu_216_p2_carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__1_i_5__0
       (.I0(i_reg_142_reg[23]),
        .I1(bound_reg_761[23]),
        .I2(i_reg_142_reg[22]),
        .I3(bound_reg_761[22]),
        .O(icmp_ln1073_fu_216_p2_carry__1_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__1_i_6__0
       (.I0(i_reg_142_reg[21]),
        .I1(bound_reg_761[21]),
        .I2(i_reg_142_reg[20]),
        .I3(bound_reg_761[20]),
        .O(icmp_ln1073_fu_216_p2_carry__1_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__1_i_7__0
       (.I0(i_reg_142_reg[19]),
        .I1(bound_reg_761[19]),
        .I2(i_reg_142_reg[18]),
        .I3(bound_reg_761[18]),
        .O(icmp_ln1073_fu_216_p2_carry__1_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__1_i_8__0
       (.I0(i_reg_142_reg[17]),
        .I1(bound_reg_761[17]),
        .I2(i_reg_142_reg[16]),
        .I3(bound_reg_761[16]),
        .O(icmp_ln1073_fu_216_p2_carry__1_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_216_p2_carry__2
       (.CI(icmp_ln1073_fu_216_p2_carry__1_n_0),
        .CO({icmp_ln1073_fu_216_p2,icmp_ln1073_fu_216_p2_carry__2_n_1,icmp_ln1073_fu_216_p2_carry__2_n_2,icmp_ln1073_fu_216_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1073_fu_216_p2_carry__2_i_1__0_n_0,icmp_ln1073_fu_216_p2_carry__2_i_2__0_n_0,icmp_ln1073_fu_216_p2_carry__2_i_3__0_n_0,icmp_ln1073_fu_216_p2_carry__2_i_4__0_n_0}),
        .O(NLW_icmp_ln1073_fu_216_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1073_fu_216_p2_carry__2_i_5__0_n_0,icmp_ln1073_fu_216_p2_carry__2_i_6__0_n_0,icmp_ln1073_fu_216_p2_carry__2_i_7__0_n_0,icmp_ln1073_fu_216_p2_carry__2_i_8__0_n_0}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1073_fu_216_p2_carry__2_i_1__0
       (.I0(bound_reg_761[31]),
        .I1(bound_reg_761[30]),
        .I2(i_reg_142_reg[30]),
        .O(icmp_ln1073_fu_216_p2_carry__2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__2_i_2__0
       (.I0(bound_reg_761[29]),
        .I1(i_reg_142_reg[29]),
        .I2(bound_reg_761[28]),
        .I3(i_reg_142_reg[28]),
        .O(icmp_ln1073_fu_216_p2_carry__2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__2_i_3__0
       (.I0(bound_reg_761[27]),
        .I1(i_reg_142_reg[27]),
        .I2(bound_reg_761[26]),
        .I3(i_reg_142_reg[26]),
        .O(icmp_ln1073_fu_216_p2_carry__2_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__2_i_4__0
       (.I0(bound_reg_761[25]),
        .I1(i_reg_142_reg[25]),
        .I2(bound_reg_761[24]),
        .I3(i_reg_142_reg[24]),
        .O(icmp_ln1073_fu_216_p2_carry__2_i_4__0_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1073_fu_216_p2_carry__2_i_5__0
       (.I0(bound_reg_761[31]),
        .I1(i_reg_142_reg[30]),
        .I2(bound_reg_761[30]),
        .O(icmp_ln1073_fu_216_p2_carry__2_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__2_i_6__0
       (.I0(i_reg_142_reg[29]),
        .I1(bound_reg_761[29]),
        .I2(i_reg_142_reg[28]),
        .I3(bound_reg_761[28]),
        .O(icmp_ln1073_fu_216_p2_carry__2_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__2_i_7__0
       (.I0(i_reg_142_reg[27]),
        .I1(bound_reg_761[27]),
        .I2(i_reg_142_reg[26]),
        .I3(bound_reg_761[26]),
        .O(icmp_ln1073_fu_216_p2_carry__2_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__2_i_8__0
       (.I0(i_reg_142_reg[25]),
        .I1(bound_reg_761[25]),
        .I2(i_reg_142_reg[24]),
        .I3(bound_reg_761[24]),
        .O(icmp_ln1073_fu_216_p2_carry__2_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry_i_1__0
       (.I0(bound_reg_761[7]),
        .I1(i_reg_142_reg[7]),
        .I2(bound_reg_761[6]),
        .I3(i_reg_142_reg[6]),
        .O(icmp_ln1073_fu_216_p2_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry_i_2__0
       (.I0(bound_reg_761[5]),
        .I1(i_reg_142_reg[5]),
        .I2(bound_reg_761[4]),
        .I3(i_reg_142_reg[4]),
        .O(icmp_ln1073_fu_216_p2_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry_i_3__0
       (.I0(bound_reg_761[3]),
        .I1(i_reg_142_reg[3]),
        .I2(bound_reg_761[2]),
        .I3(i_reg_142_reg[2]),
        .O(icmp_ln1073_fu_216_p2_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry_i_4__0
       (.I0(bound_reg_761[1]),
        .I1(i_reg_142_reg[1]),
        .I2(bound_reg_761[0]),
        .I3(i_reg_142_reg[0]),
        .O(icmp_ln1073_fu_216_p2_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry_i_5__0
       (.I0(i_reg_142_reg[7]),
        .I1(bound_reg_761[7]),
        .I2(i_reg_142_reg[6]),
        .I3(bound_reg_761[6]),
        .O(icmp_ln1073_fu_216_p2_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry_i_6__0
       (.I0(i_reg_142_reg[5]),
        .I1(bound_reg_761[5]),
        .I2(i_reg_142_reg[4]),
        .I3(bound_reg_761[4]),
        .O(icmp_ln1073_fu_216_p2_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry_i_7__0
       (.I0(i_reg_142_reg[3]),
        .I1(bound_reg_761[3]),
        .I2(i_reg_142_reg[2]),
        .I3(bound_reg_761[2]),
        .O(icmp_ln1073_fu_216_p2_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry_i_8__0
       (.I0(i_reg_142_reg[1]),
        .I1(bound_reg_761[1]),
        .I2(i_reg_142_reg[0]),
        .I3(bound_reg_761[0]),
        .O(icmp_ln1073_fu_216_p2_carry_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1073_reg_786[0]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .O(p_13_in));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \icmp_ln1073_reg_786[0]_i_2__0 
       (.I0(ldata_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln1073_reg_786_pp0_iter1_reg),
        .I3(icmp_ln1084_reg_807),
        .I4(\icmp_ln1073_reg_786[0]_i_3__0_n_0 ),
        .O(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \icmp_ln1073_reg_786[0]_i_3__0 
       (.I0(imgInput2_data_full_n),
        .I1(icmp_ln1104_reg_798_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_0),
        .O(\icmp_ln1073_reg_786[0]_i_3__0_n_0 ));
  FDRE \icmp_ln1073_reg_786_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(icmp_ln1073_reg_786),
        .Q(icmp_ln1073_reg_786_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1073_reg_786_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1073_reg_786_pp0_iter1_reg),
        .Q(icmp_ln1073_reg_786_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1073_reg_786_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(icmp_ln1073_fu_216_p2),
        .Q(icmp_ln1073_reg_786),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1084_fu_273_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1084_fu_273_p2_carry_n_0,icmp_ln1084_fu_273_p2_carry_n_1,icmp_ln1084_fu_273_p2_carry_n_2,icmp_ln1084_fu_273_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,icmp_ln1084_fu_273_p2_carry_i_1__0_n_0}),
        .O(NLW_icmp_ln1084_fu_273_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1084_fu_273_p2_carry_i_2__0_n_0,icmp_ln1084_fu_273_p2_carry_i_3__0_n_0,icmp_ln1084_fu_273_p2_carry_i_4__0_n_0,icmp_ln1084_fu_273_p2_carry_i_5__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1084_fu_273_p2_carry__0
       (.CI(icmp_ln1084_fu_273_p2_carry_n_0),
        .CO({icmp_ln1084_fu_273_p2_carry__0_n_0,icmp_ln1084_fu_273_p2_carry__0_n_1,icmp_ln1084_fu_273_p2_carry__0_n_2,icmp_ln1084_fu_273_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1084_fu_273_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1084_fu_273_p2_carry__0_i_1__0_n_0,icmp_ln1084_fu_273_p2_carry__0_i_2__0_n_0,icmp_ln1084_fu_273_p2_carry__0_i_3__0_n_0,icmp_ln1084_fu_273_p2_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__0_i_1__0
       (.I0(\rem_fu_92_reg_n_0_[17] ),
        .I1(\rem_fu_92_reg_n_0_[16] ),
        .O(icmp_ln1084_fu_273_p2_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__0_i_2__0
       (.I0(\rem_fu_92_reg_n_0_[15] ),
        .I1(\rem_fu_92_reg_n_0_[14] ),
        .O(icmp_ln1084_fu_273_p2_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__0_i_3__0
       (.I0(\rem_fu_92_reg_n_0_[13] ),
        .I1(\rem_fu_92_reg_n_0_[12] ),
        .O(icmp_ln1084_fu_273_p2_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__0_i_4__0
       (.I0(\rem_fu_92_reg_n_0_[11] ),
        .I1(\rem_fu_92_reg_n_0_[10] ),
        .O(icmp_ln1084_fu_273_p2_carry__0_i_4__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1084_fu_273_p2_carry__1
       (.CI(icmp_ln1084_fu_273_p2_carry__0_n_0),
        .CO({icmp_ln1084_fu_273_p2_carry__1_n_0,icmp_ln1084_fu_273_p2_carry__1_n_1,icmp_ln1084_fu_273_p2_carry__1_n_2,icmp_ln1084_fu_273_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1084_fu_273_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1084_fu_273_p2_carry__1_i_1__0_n_0,icmp_ln1084_fu_273_p2_carry__1_i_2__0_n_0,icmp_ln1084_fu_273_p2_carry__1_i_3__0_n_0,icmp_ln1084_fu_273_p2_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__1_i_1__0
       (.I0(\rem_fu_92_reg_n_0_[25] ),
        .I1(\rem_fu_92_reg_n_0_[24] ),
        .O(icmp_ln1084_fu_273_p2_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__1_i_2__0
       (.I0(\rem_fu_92_reg_n_0_[23] ),
        .I1(\rem_fu_92_reg_n_0_[22] ),
        .O(icmp_ln1084_fu_273_p2_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__1_i_3__0
       (.I0(\rem_fu_92_reg_n_0_[21] ),
        .I1(\rem_fu_92_reg_n_0_[20] ),
        .O(icmp_ln1084_fu_273_p2_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__1_i_4__0
       (.I0(\rem_fu_92_reg_n_0_[19] ),
        .I1(\rem_fu_92_reg_n_0_[18] ),
        .O(icmp_ln1084_fu_273_p2_carry__1_i_4__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1084_fu_273_p2_carry__2
       (.CI(icmp_ln1084_fu_273_p2_carry__1_n_0),
        .CO({NLW_icmp_ln1084_fu_273_p2_carry__2_CO_UNCONNECTED[3],icmp_ln1084_fu_273_p2,icmp_ln1084_fu_273_p2_carry__2_n_2,icmp_ln1084_fu_273_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\rem_fu_92_reg_n_0_[31] ,1'b0,1'b0}),
        .O(NLW_icmp_ln1084_fu_273_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln1084_fu_273_p2_carry__2_i_1__0_n_0,icmp_ln1084_fu_273_p2_carry__2_i_2__0_n_0,icmp_ln1084_fu_273_p2_carry__2_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__2_i_1__0
       (.I0(\rem_fu_92_reg_n_0_[31] ),
        .I1(\rem_fu_92_reg_n_0_[30] ),
        .O(icmp_ln1084_fu_273_p2_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__2_i_2__0
       (.I0(\rem_fu_92_reg_n_0_[28] ),
        .I1(\rem_fu_92_reg_n_0_[29] ),
        .O(icmp_ln1084_fu_273_p2_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__2_i_3__0
       (.I0(\rem_fu_92_reg_n_0_[26] ),
        .I1(\rem_fu_92_reg_n_0_[27] ),
        .O(icmp_ln1084_fu_273_p2_carry__2_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h45)) 
    icmp_ln1084_fu_273_p2_carry_i_1__0
       (.I0(\rem_fu_92_reg_n_0_[3] ),
        .I1(last_blk_width_read_reg_754),
        .I2(bLast_reg_790),
        .O(icmp_ln1084_fu_273_p2_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry_i_2__0
       (.I0(\rem_fu_92_reg_n_0_[9] ),
        .I1(\rem_fu_92_reg_n_0_[8] ),
        .O(icmp_ln1084_fu_273_p2_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry_i_3__0
       (.I0(\rem_fu_92_reg_n_0_[6] ),
        .I1(\rem_fu_92_reg_n_0_[7] ),
        .O(icmp_ln1084_fu_273_p2_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry_i_4__0
       (.I0(\rem_fu_92_reg_n_0_[4] ),
        .I1(\rem_fu_92_reg_n_0_[5] ),
        .O(icmp_ln1084_fu_273_p2_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h00D2)) 
    icmp_ln1084_fu_273_p2_carry_i_5__0
       (.I0(bLast_reg_790),
        .I1(last_blk_width_read_reg_754),
        .I2(\rem_fu_92_reg_n_0_[3] ),
        .I3(\rem_fu_92_reg_n_0_[2] ),
        .O(icmp_ln1084_fu_273_p2_carry_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \icmp_ln1084_reg_807[0]_i_1__0 
       (.I0(icmp_ln1084_reg_807),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .I3(icmp_ln1073_reg_786),
        .I4(icmp_ln1084_fu_273_p2),
        .O(\icmp_ln1084_reg_807[0]_i_1__0_n_0 ));
  FDRE \icmp_ln1084_reg_807_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1084_reg_807),
        .Q(icmp_ln1084_reg_807_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1084_reg_807_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1084_reg_807[0]_i_1__0_n_0 ),
        .Q(icmp_ln1084_reg_807),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1085_reg_828[0]_i_10__0 
       (.I0(\rem_fu_92_reg_n_0_[30] ),
        .I1(\rem_fu_92_reg_n_0_[31] ),
        .O(\icmp_ln1085_reg_828[0]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1085_reg_828[0]_i_11__0 
       (.I0(\rem_fu_92_reg_n_0_[28] ),
        .I1(\rem_fu_92_reg_n_0_[29] ),
        .O(\icmp_ln1085_reg_828[0]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1085_reg_828[0]_i_12__0 
       (.I0(\rem_fu_92_reg_n_0_[26] ),
        .I1(\rem_fu_92_reg_n_0_[27] ),
        .O(\icmp_ln1085_reg_828[0]_i_12__0_n_0 ));
  LUT5 #(
    .INIT(32'h0003AAAA)) 
    \icmp_ln1085_reg_828[0]_i_1__0 
       (.I0(\icmp_ln1085_reg_828_reg_n_0_[0] ),
        .I1(\icmp_ln1085_reg_828[0]_i_2__0_n_0 ),
        .I2(\icmp_ln1085_reg_828[0]_i_3__0_n_0 ),
        .I3(\icmp_ln1085_reg_828[0]_i_4__0_n_0 ),
        .I4(add_ln674_1_reg_8520),
        .O(\icmp_ln1085_reg_828[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1085_reg_828[0]_i_2__0 
       (.I0(\icmp_ln1085_reg_828[0]_i_5__0_n_0 ),
        .I1(\icmp_ln1085_reg_828[0]_i_6__0_n_0 ),
        .I2(\rem_fu_92_reg_n_0_[6] ),
        .I3(\rem_fu_92_reg_n_0_[2] ),
        .I4(\rem_fu_92_reg_n_0_[1] ),
        .I5(\rem_fu_92_reg_n_0_[0] ),
        .O(\icmp_ln1085_reg_828[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1085_reg_828[0]_i_3__0 
       (.I0(\rem_fu_92_reg_n_0_[18] ),
        .I1(\rem_fu_92_reg_n_0_[19] ),
        .I2(\rem_fu_92_reg_n_0_[7] ),
        .I3(\rem_fu_92_reg_n_0_[8] ),
        .I4(\icmp_ln1085_reg_828[0]_i_7__0_n_0 ),
        .I5(\icmp_ln1085_reg_828[0]_i_8__0_n_0 ),
        .O(\icmp_ln1085_reg_828[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1085_reg_828[0]_i_4__0 
       (.I0(\rem_fu_92_reg_n_0_[14] ),
        .I1(\rem_fu_92_reg_n_0_[15] ),
        .I2(\rem_fu_92_reg_n_0_[5] ),
        .I3(\rem_fu_92_reg_n_0_[4] ),
        .I4(\icmp_ln1085_reg_828[0]_i_9__0_n_0 ),
        .I5(\icmp_ln1085_reg_828[0]_i_10__0_n_0 ),
        .O(\icmp_ln1085_reg_828[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \icmp_ln1085_reg_828[0]_i_5__0 
       (.I0(\icmp_ln1085_reg_828[0]_i_11__0_n_0 ),
        .I1(\icmp_ln1085_reg_828[0]_i_12__0_n_0 ),
        .I2(\rem_fu_92_reg_n_0_[22] ),
        .I3(\rem_fu_92_reg_n_0_[23] ),
        .I4(\rem_fu_92_reg_n_0_[12] ),
        .I5(\rem_fu_92_reg_n_0_[13] ),
        .O(\icmp_ln1085_reg_828[0]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln1085_reg_828[0]_i_6__0 
       (.I0(\rem_fu_92_reg_n_0_[21] ),
        .I1(\rem_fu_92_reg_n_0_[20] ),
        .I2(\rem_fu_92_reg_n_0_[9] ),
        .I3(\rem_fu_92_reg_n_0_[3] ),
        .O(\icmp_ln1085_reg_828[0]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1085_reg_828[0]_i_7__0 
       (.I0(\rem_fu_92_reg_n_0_[24] ),
        .I1(\rem_fu_92_reg_n_0_[25] ),
        .O(\icmp_ln1085_reg_828[0]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1085_reg_828[0]_i_8__0 
       (.I0(\rem_fu_92_reg_n_0_[16] ),
        .I1(\rem_fu_92_reg_n_0_[17] ),
        .O(\icmp_ln1085_reg_828[0]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1085_reg_828[0]_i_9__0 
       (.I0(\rem_fu_92_reg_n_0_[10] ),
        .I1(\rem_fu_92_reg_n_0_[11] ),
        .O(\icmp_ln1085_reg_828[0]_i_9__0_n_0 ));
  FDRE \icmp_ln1085_reg_828_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1085_reg_828_reg_n_0_[0] ),
        .Q(icmp_ln1085_reg_828_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1085_reg_828_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1085_reg_828[0]_i_1__0_n_0 ),
        .Q(\icmp_ln1085_reg_828_reg_n_0_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1104_fu_226_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1104_fu_226_p2_carry_n_0,icmp_ln1104_fu_226_p2_carry_n_1,icmp_ln1104_fu_226_p2_carry_n_2,icmp_ln1104_fu_226_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1104_fu_226_p2_carry_i_1__0_n_0,icmp_ln1104_fu_226_p2_carry_i_2__0_n_0,icmp_ln1104_fu_226_p2_carry_i_3__0_n_0,icmp_ln1104_fu_226_p2_carry_i_4__0_n_0}),
        .O(NLW_icmp_ln1104_fu_226_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1104_fu_226_p2_carry_i_5__0_n_0,icmp_ln1104_fu_226_p2_carry_i_6__0_n_0,icmp_ln1104_fu_226_p2_carry_i_7__0_n_0,icmp_ln1104_fu_226_p2_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1104_fu_226_p2_carry__0
       (.CI(icmp_ln1104_fu_226_p2_carry_n_0),
        .CO({icmp_ln1104_fu_226_p2_carry__0_n_0,icmp_ln1104_fu_226_p2_carry__0_n_1,icmp_ln1104_fu_226_p2_carry__0_n_2,icmp_ln1104_fu_226_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1104_fu_226_p2_carry__0_i_1__0_n_0,icmp_ln1104_fu_226_p2_carry__0_i_2__0_n_0,icmp_ln1104_fu_226_p2_carry__0_i_3__0_n_0,icmp_ln1104_fu_226_p2_carry__0_i_4__0_n_0}),
        .O(NLW_icmp_ln1104_fu_226_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1104_fu_226_p2_carry__0_i_5__0_n_0,icmp_ln1104_fu_226_p2_carry__0_i_6__0_n_0,icmp_ln1104_fu_226_p2_carry__0_i_7__0_n_0,icmp_ln1104_fu_226_p2_carry__0_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__0_i_1__0
       (.I0(cols_bound_per_npc_read_reg_747[15]),
        .I1(j_reg_131_reg[15]),
        .I2(cols_bound_per_npc_read_reg_747[14]),
        .I3(j_reg_131_reg[14]),
        .O(icmp_ln1104_fu_226_p2_carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__0_i_2__0
       (.I0(cols_bound_per_npc_read_reg_747[13]),
        .I1(j_reg_131_reg[13]),
        .I2(cols_bound_per_npc_read_reg_747[12]),
        .I3(j_reg_131_reg[12]),
        .O(icmp_ln1104_fu_226_p2_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__0_i_3__0
       (.I0(cols_bound_per_npc_read_reg_747[11]),
        .I1(j_reg_131_reg[11]),
        .I2(cols_bound_per_npc_read_reg_747[10]),
        .I3(j_reg_131_reg[10]),
        .O(icmp_ln1104_fu_226_p2_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__0_i_4__0
       (.I0(cols_bound_per_npc_read_reg_747[9]),
        .I1(j_reg_131_reg[9]),
        .I2(cols_bound_per_npc_read_reg_747[8]),
        .I3(j_reg_131_reg[8]),
        .O(icmp_ln1104_fu_226_p2_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__0_i_5__0
       (.I0(j_reg_131_reg[15]),
        .I1(cols_bound_per_npc_read_reg_747[15]),
        .I2(j_reg_131_reg[14]),
        .I3(cols_bound_per_npc_read_reg_747[14]),
        .O(icmp_ln1104_fu_226_p2_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__0_i_6__0
       (.I0(j_reg_131_reg[13]),
        .I1(cols_bound_per_npc_read_reg_747[13]),
        .I2(j_reg_131_reg[12]),
        .I3(cols_bound_per_npc_read_reg_747[12]),
        .O(icmp_ln1104_fu_226_p2_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__0_i_7__0
       (.I0(j_reg_131_reg[11]),
        .I1(cols_bound_per_npc_read_reg_747[11]),
        .I2(j_reg_131_reg[10]),
        .I3(cols_bound_per_npc_read_reg_747[10]),
        .O(icmp_ln1104_fu_226_p2_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__0_i_8__0
       (.I0(j_reg_131_reg[9]),
        .I1(cols_bound_per_npc_read_reg_747[9]),
        .I2(j_reg_131_reg[8]),
        .I3(cols_bound_per_npc_read_reg_747[8]),
        .O(icmp_ln1104_fu_226_p2_carry__0_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1104_fu_226_p2_carry__1
       (.CI(icmp_ln1104_fu_226_p2_carry__0_n_0),
        .CO({icmp_ln1104_fu_226_p2_carry__1_n_0,icmp_ln1104_fu_226_p2_carry__1_n_1,icmp_ln1104_fu_226_p2_carry__1_n_2,icmp_ln1104_fu_226_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1104_fu_226_p2_carry__1_i_1__0_n_0,icmp_ln1104_fu_226_p2_carry__1_i_2__0_n_0,icmp_ln1104_fu_226_p2_carry__1_i_3__0_n_0,icmp_ln1104_fu_226_p2_carry__1_i_4__0_n_0}),
        .O(NLW_icmp_ln1104_fu_226_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1104_fu_226_p2_carry__1_i_5__0_n_0,icmp_ln1104_fu_226_p2_carry__1_i_6__0_n_0,icmp_ln1104_fu_226_p2_carry__1_i_7__0_n_0,icmp_ln1104_fu_226_p2_carry__1_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__1_i_1__0
       (.I0(cols_bound_per_npc_read_reg_747[23]),
        .I1(j_reg_131_reg[23]),
        .I2(cols_bound_per_npc_read_reg_747[22]),
        .I3(j_reg_131_reg[22]),
        .O(icmp_ln1104_fu_226_p2_carry__1_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__1_i_2__0
       (.I0(cols_bound_per_npc_read_reg_747[21]),
        .I1(j_reg_131_reg[21]),
        .I2(cols_bound_per_npc_read_reg_747[20]),
        .I3(j_reg_131_reg[20]),
        .O(icmp_ln1104_fu_226_p2_carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__1_i_3__0
       (.I0(cols_bound_per_npc_read_reg_747[19]),
        .I1(j_reg_131_reg[19]),
        .I2(cols_bound_per_npc_read_reg_747[18]),
        .I3(j_reg_131_reg[18]),
        .O(icmp_ln1104_fu_226_p2_carry__1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__1_i_4__0
       (.I0(cols_bound_per_npc_read_reg_747[17]),
        .I1(j_reg_131_reg[17]),
        .I2(cols_bound_per_npc_read_reg_747[16]),
        .I3(j_reg_131_reg[16]),
        .O(icmp_ln1104_fu_226_p2_carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__1_i_5__0
       (.I0(j_reg_131_reg[23]),
        .I1(cols_bound_per_npc_read_reg_747[23]),
        .I2(j_reg_131_reg[22]),
        .I3(cols_bound_per_npc_read_reg_747[22]),
        .O(icmp_ln1104_fu_226_p2_carry__1_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__1_i_6__0
       (.I0(j_reg_131_reg[21]),
        .I1(cols_bound_per_npc_read_reg_747[21]),
        .I2(j_reg_131_reg[20]),
        .I3(cols_bound_per_npc_read_reg_747[20]),
        .O(icmp_ln1104_fu_226_p2_carry__1_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__1_i_7__0
       (.I0(j_reg_131_reg[19]),
        .I1(cols_bound_per_npc_read_reg_747[19]),
        .I2(j_reg_131_reg[18]),
        .I3(cols_bound_per_npc_read_reg_747[18]),
        .O(icmp_ln1104_fu_226_p2_carry__1_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__1_i_8__0
       (.I0(j_reg_131_reg[17]),
        .I1(cols_bound_per_npc_read_reg_747[17]),
        .I2(j_reg_131_reg[16]),
        .I3(cols_bound_per_npc_read_reg_747[16]),
        .O(icmp_ln1104_fu_226_p2_carry__1_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1104_fu_226_p2_carry__2
       (.CI(icmp_ln1104_fu_226_p2_carry__1_n_0),
        .CO({icmp_ln1104_fu_226_p2,icmp_ln1104_fu_226_p2_carry__2_n_1,icmp_ln1104_fu_226_p2_carry__2_n_2,icmp_ln1104_fu_226_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1104_fu_226_p2_carry__2_i_1__0_n_0,icmp_ln1104_fu_226_p2_carry__2_i_2__0_n_0,icmp_ln1104_fu_226_p2_carry__2_i_3__0_n_0,icmp_ln1104_fu_226_p2_carry__2_i_4__0_n_0}),
        .O(NLW_icmp_ln1104_fu_226_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1104_fu_226_p2_carry__2_i_5__0_n_0,icmp_ln1104_fu_226_p2_carry__2_i_6__0_n_0,icmp_ln1104_fu_226_p2_carry__2_i_7__0_n_0,icmp_ln1104_fu_226_p2_carry__2_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__2_i_1__0
       (.I0(j_reg_131_reg[31]),
        .I1(cols_bound_per_npc_read_reg_747[31]),
        .I2(cols_bound_per_npc_read_reg_747[30]),
        .I3(j_reg_131_reg[30]),
        .O(icmp_ln1104_fu_226_p2_carry__2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__2_i_2__0
       (.I0(cols_bound_per_npc_read_reg_747[29]),
        .I1(j_reg_131_reg[29]),
        .I2(cols_bound_per_npc_read_reg_747[28]),
        .I3(j_reg_131_reg[28]),
        .O(icmp_ln1104_fu_226_p2_carry__2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__2_i_3__0
       (.I0(cols_bound_per_npc_read_reg_747[27]),
        .I1(j_reg_131_reg[27]),
        .I2(cols_bound_per_npc_read_reg_747[26]),
        .I3(j_reg_131_reg[26]),
        .O(icmp_ln1104_fu_226_p2_carry__2_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__2_i_4__0
       (.I0(cols_bound_per_npc_read_reg_747[25]),
        .I1(j_reg_131_reg[25]),
        .I2(cols_bound_per_npc_read_reg_747[24]),
        .I3(j_reg_131_reg[24]),
        .O(icmp_ln1104_fu_226_p2_carry__2_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__2_i_5__0
       (.I0(cols_bound_per_npc_read_reg_747[31]),
        .I1(j_reg_131_reg[31]),
        .I2(j_reg_131_reg[30]),
        .I3(cols_bound_per_npc_read_reg_747[30]),
        .O(icmp_ln1104_fu_226_p2_carry__2_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__2_i_6__0
       (.I0(j_reg_131_reg[29]),
        .I1(cols_bound_per_npc_read_reg_747[29]),
        .I2(j_reg_131_reg[28]),
        .I3(cols_bound_per_npc_read_reg_747[28]),
        .O(icmp_ln1104_fu_226_p2_carry__2_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__2_i_7__0
       (.I0(j_reg_131_reg[27]),
        .I1(cols_bound_per_npc_read_reg_747[27]),
        .I2(j_reg_131_reg[26]),
        .I3(cols_bound_per_npc_read_reg_747[26]),
        .O(icmp_ln1104_fu_226_p2_carry__2_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__2_i_8__0
       (.I0(j_reg_131_reg[25]),
        .I1(cols_bound_per_npc_read_reg_747[25]),
        .I2(j_reg_131_reg[24]),
        .I3(cols_bound_per_npc_read_reg_747[24]),
        .O(icmp_ln1104_fu_226_p2_carry__2_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry_i_1__0
       (.I0(cols_bound_per_npc_read_reg_747[7]),
        .I1(j_reg_131_reg[7]),
        .I2(cols_bound_per_npc_read_reg_747[6]),
        .I3(j_reg_131_reg[6]),
        .O(icmp_ln1104_fu_226_p2_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry_i_2__0
       (.I0(cols_bound_per_npc_read_reg_747[5]),
        .I1(j_reg_131_reg[5]),
        .I2(cols_bound_per_npc_read_reg_747[4]),
        .I3(j_reg_131_reg[4]),
        .O(icmp_ln1104_fu_226_p2_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry_i_3__0
       (.I0(cols_bound_per_npc_read_reg_747[3]),
        .I1(j_reg_131_reg[3]),
        .I2(cols_bound_per_npc_read_reg_747[2]),
        .I3(j_reg_131_reg[2]),
        .O(icmp_ln1104_fu_226_p2_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry_i_4__0
       (.I0(cols_bound_per_npc_read_reg_747[1]),
        .I1(j_reg_131_reg[1]),
        .I2(cols_bound_per_npc_read_reg_747[0]),
        .I3(j_reg_131_reg[0]),
        .O(icmp_ln1104_fu_226_p2_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry_i_5__0
       (.I0(j_reg_131_reg[7]),
        .I1(cols_bound_per_npc_read_reg_747[7]),
        .I2(j_reg_131_reg[6]),
        .I3(cols_bound_per_npc_read_reg_747[6]),
        .O(icmp_ln1104_fu_226_p2_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry_i_6__0
       (.I0(j_reg_131_reg[5]),
        .I1(cols_bound_per_npc_read_reg_747[5]),
        .I2(j_reg_131_reg[4]),
        .I3(cols_bound_per_npc_read_reg_747[4]),
        .O(icmp_ln1104_fu_226_p2_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry_i_7__0
       (.I0(j_reg_131_reg[3]),
        .I1(cols_bound_per_npc_read_reg_747[3]),
        .I2(j_reg_131_reg[2]),
        .I3(cols_bound_per_npc_read_reg_747[2]),
        .O(icmp_ln1104_fu_226_p2_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry_i_8__0
       (.I0(j_reg_131_reg[1]),
        .I1(cols_bound_per_npc_read_reg_747[1]),
        .I2(j_reg_131_reg[0]),
        .I3(cols_bound_per_npc_read_reg_747[0]),
        .O(icmp_ln1104_fu_226_p2_carry_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \icmp_ln1104_reg_798[0]_i_1__0 
       (.I0(icmp_ln1104_fu_226_p2),
        .I1(icmp_ln1073_fu_216_p2),
        .I2(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln1104_reg_798),
        .O(\icmp_ln1104_reg_798[0]_i_1__0_n_0 ));
  FDRE \icmp_ln1104_reg_798_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(icmp_ln1104_reg_798),
        .Q(icmp_ln1104_reg_798_pp0_iter1_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1104_reg_798_pp0_iter2_reg[0]_i_1__0 
       (.I0(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln1104_reg_798_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1104_reg_798_pp0_iter1_reg),
        .Q(icmp_ln1104_reg_798_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1104_reg_798_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1104_reg_798_pp0_iter2_reg),
        .Q(icmp_ln1104_reg_798_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1104_reg_798_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1104_reg_798[0]_i_1__0_n_0 ),
        .Q(icmp_ln1104_reg_798),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln414_fu_406_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln414_fu_406_p2_carry_n_0,icmp_ln414_fu_406_p2_carry_n_1,icmp_ln414_fu_406_p2_carry_n_2,icmp_ln414_fu_406_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_406_p2_carry_i_1__0_n_0,icmp_ln414_fu_406_p2_carry_i_2__0_n_0,icmp_ln414_fu_406_p2_carry_i_3__0_n_0,icmp_ln414_fu_406_p2_carry_i_4__0_n_0}),
        .O(NLW_icmp_ln414_fu_406_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_406_p2_carry_i_5__0_n_0,icmp_ln414_fu_406_p2_carry_i_6__0_n_0,icmp_ln414_fu_406_p2_carry_i_7__0_n_0,icmp_ln414_fu_406_p2_carry_i_8__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln414_fu_406_p2_carry__0
       (.CI(icmp_ln414_fu_406_p2_carry_n_0),
        .CO({icmp_ln414_fu_406_p2_carry__0_n_0,icmp_ln414_fu_406_p2_carry__0_n_1,icmp_ln414_fu_406_p2_carry__0_n_2,icmp_ln414_fu_406_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_406_p2_carry__0_i_1__0_n_0,icmp_ln414_fu_406_p2_carry__0_i_2__0_n_0,icmp_ln414_fu_406_p2_carry__0_i_3__0_n_0,icmp_ln414_fu_406_p2_carry__0_i_4__0_n_0}),
        .O(NLW_icmp_ln414_fu_406_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_406_p2_carry__0_i_5__0_n_0,icmp_ln414_fu_406_p2_carry__0_i_6__0_n_0,icmp_ln414_fu_406_p2_carry__0_i_7__0_n_0,icmp_ln414_fu_406_p2_carry__0_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry__0_i_1__0
       (.I0(\rem_fu_92_reg_n_0_[17] ),
        .I1(\rem_fu_92_reg_n_0_[16] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry__0_i_2__0
       (.I0(\rem_fu_92_reg_n_0_[15] ),
        .I1(\rem_fu_92_reg_n_0_[14] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry__0_i_3__0
       (.I0(\rem_fu_92_reg_n_0_[13] ),
        .I1(\rem_fu_92_reg_n_0_[12] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry__0_i_4__0
       (.I0(\rem_fu_92_reg_n_0_[11] ),
        .I1(\rem_fu_92_reg_n_0_[10] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_406_p2_carry__0_i_5__0
       (.I0(\rem_fu_92_reg_n_0_[17] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[16] ),
        .O(icmp_ln414_fu_406_p2_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_406_p2_carry__0_i_6__0
       (.I0(\rem_fu_92_reg_n_0_[15] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[14] ),
        .O(icmp_ln414_fu_406_p2_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_406_p2_carry__0_i_7__0
       (.I0(\rem_fu_92_reg_n_0_[13] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[12] ),
        .O(icmp_ln414_fu_406_p2_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_406_p2_carry__0_i_8__0
       (.I0(\rem_fu_92_reg_n_0_[11] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[10] ),
        .O(icmp_ln414_fu_406_p2_carry__0_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln414_fu_406_p2_carry__1
       (.CI(icmp_ln414_fu_406_p2_carry__0_n_0),
        .CO({icmp_ln414_fu_406_p2_carry__1_n_0,icmp_ln414_fu_406_p2_carry__1_n_1,icmp_ln414_fu_406_p2_carry__1_n_2,icmp_ln414_fu_406_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_406_p2_carry__1_i_1__0_n_0,icmp_ln414_fu_406_p2_carry__1_i_2__0_n_0,icmp_ln414_fu_406_p2_carry__1_i_3__0_n_0,icmp_ln414_fu_406_p2_carry__1_i_4__0_n_0}),
        .O(NLW_icmp_ln414_fu_406_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_406_p2_carry__1_i_5__0_n_0,icmp_ln414_fu_406_p2_carry__1_i_6__0_n_0,icmp_ln414_fu_406_p2_carry__1_i_7__0_n_0,icmp_ln414_fu_406_p2_carry__1_i_8__0_n_0}));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry__1_i_1__0
       (.I0(\rem_fu_92_reg_n_0_[25] ),
        .I1(\rem_fu_92_reg_n_0_[24] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry__1_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry__1_i_2__0
       (.I0(\rem_fu_92_reg_n_0_[23] ),
        .I1(\rem_fu_92_reg_n_0_[22] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry__1_i_3__0
       (.I0(\rem_fu_92_reg_n_0_[21] ),
        .I1(\rem_fu_92_reg_n_0_[20] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry__1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry__1_i_4__0
       (.I0(\rem_fu_92_reg_n_0_[19] ),
        .I1(\rem_fu_92_reg_n_0_[18] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_406_p2_carry__1_i_5__0
       (.I0(\rem_fu_92_reg_n_0_[25] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[24] ),
        .O(icmp_ln414_fu_406_p2_carry__1_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_406_p2_carry__1_i_6__0
       (.I0(\rem_fu_92_reg_n_0_[23] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[22] ),
        .O(icmp_ln414_fu_406_p2_carry__1_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_406_p2_carry__1_i_7__0
       (.I0(\rem_fu_92_reg_n_0_[21] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[20] ),
        .O(icmp_ln414_fu_406_p2_carry__1_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_406_p2_carry__1_i_8__0
       (.I0(\rem_fu_92_reg_n_0_[19] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[18] ),
        .O(icmp_ln414_fu_406_p2_carry__1_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln414_fu_406_p2_carry__2
       (.CI(icmp_ln414_fu_406_p2_carry__1_n_0),
        .CO({NLW_icmp_ln414_fu_406_p2_carry__2_CO_UNCONNECTED[3],icmp_ln414_fu_406_p2,icmp_ln414_fu_406_p2_carry__2_n_2,icmp_ln414_fu_406_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln414_fu_406_p2_carry__2_i_1__0_n_0,icmp_ln414_fu_406_p2_carry__2_i_2__0_n_0,icmp_ln414_fu_406_p2_carry__2_i_3__0_n_0}),
        .O(NLW_icmp_ln414_fu_406_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln414_fu_406_p2_carry__2_i_4__0_n_0,icmp_ln414_fu_406_p2_carry__2_i_5__0_n_0,icmp_ln414_fu_406_p2_carry__2_i_6__0_n_0}));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry__2_i_1__0
       (.I0(\rem_fu_92_reg_n_0_[31] ),
        .I1(\rem_fu_92_reg_n_0_[30] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry__2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln414_fu_406_p2_carry__2_i_2__0
       (.I0(last_blk_width_read_reg_754),
        .I1(bLast_reg_790),
        .I2(\rem_fu_92_reg_n_0_[29] ),
        .I3(\rem_fu_92_reg_n_0_[28] ),
        .O(icmp_ln414_fu_406_p2_carry__2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln414_fu_406_p2_carry__2_i_3__0
       (.I0(last_blk_width_read_reg_754),
        .I1(bLast_reg_790),
        .I2(\rem_fu_92_reg_n_0_[27] ),
        .I3(\rem_fu_92_reg_n_0_[26] ),
        .O(icmp_ln414_fu_406_p2_carry__2_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln414_fu_406_p2_carry__2_i_4__0
       (.I0(bLast_reg_790),
        .I1(last_blk_width_read_reg_754),
        .I2(\rem_fu_92_reg_n_0_[30] ),
        .I3(\rem_fu_92_reg_n_0_[31] ),
        .O(icmp_ln414_fu_406_p2_carry__2_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln414_fu_406_p2_carry__2_i_5__0
       (.I0(bLast_reg_790),
        .I1(last_blk_width_read_reg_754),
        .I2(\rem_fu_92_reg_n_0_[28] ),
        .I3(\rem_fu_92_reg_n_0_[29] ),
        .O(icmp_ln414_fu_406_p2_carry__2_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln414_fu_406_p2_carry__2_i_6__0
       (.I0(bLast_reg_790),
        .I1(last_blk_width_read_reg_754),
        .I2(\rem_fu_92_reg_n_0_[26] ),
        .I3(\rem_fu_92_reg_n_0_[27] ),
        .O(icmp_ln414_fu_406_p2_carry__2_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln414_fu_406_p2_carry_i_1__0
       (.I0(last_blk_width_read_reg_754),
        .I1(bLast_reg_790),
        .I2(\rem_fu_92_reg_n_0_[8] ),
        .I3(\rem_fu_92_reg_n_0_[9] ),
        .O(icmp_ln414_fu_406_p2_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln414_fu_406_p2_carry_i_2__0
       (.I0(last_blk_width_read_reg_754),
        .I1(bLast_reg_790),
        .I2(\rem_fu_92_reg_n_0_[7] ),
        .I3(\rem_fu_92_reg_n_0_[6] ),
        .O(icmp_ln414_fu_406_p2_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry_i_3__0
       (.I0(\rem_fu_92_reg_n_0_[4] ),
        .I1(\rem_fu_92_reg_n_0_[5] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry_i_3__0_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    icmp_ln414_fu_406_p2_carry_i_4__0
       (.I0(\rem_fu_92_reg_n_0_[3] ),
        .I1(last_blk_width_read_reg_754),
        .I2(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln414_fu_406_p2_carry_i_5__0
       (.I0(bLast_reg_790),
        .I1(last_blk_width_read_reg_754),
        .I2(\rem_fu_92_reg_n_0_[9] ),
        .I3(\rem_fu_92_reg_n_0_[8] ),
        .O(icmp_ln414_fu_406_p2_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln414_fu_406_p2_carry_i_6__0
       (.I0(bLast_reg_790),
        .I1(last_blk_width_read_reg_754),
        .I2(\rem_fu_92_reg_n_0_[6] ),
        .I3(\rem_fu_92_reg_n_0_[7] ),
        .O(icmp_ln414_fu_406_p2_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_406_p2_carry_i_7__0
       (.I0(\rem_fu_92_reg_n_0_[5] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[4] ),
        .O(icmp_ln414_fu_406_p2_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h08A2)) 
    icmp_ln414_fu_406_p2_carry_i_8__0
       (.I0(\rem_fu_92_reg_n_0_[2] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[3] ),
        .O(icmp_ln414_fu_406_p2_carry_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    \icmp_ln414_reg_857[0]_i_1__0 
       (.I0(icmp_ln1084_fu_273_p2),
        .I1(icmp_ln1073_reg_786),
        .I2(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(add_ln674_1_reg_8520));
  FDRE \icmp_ln414_reg_857_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln414_reg_857),
        .Q(icmp_ln414_reg_857_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln414_reg_857_reg[0] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(icmp_ln414_fu_406_p2),
        .Q(icmp_ln414_reg_857),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln674_1_fu_295_p2_carry_n_0,icmp_ln674_1_fu_295_p2_carry_n_1,icmp_ln674_1_fu_295_p2_carry_n_2,icmp_ln674_1_fu_295_p2_carry_n_3}),
        .CYINIT(icmp_ln674_1_fu_295_p2_carry_i_1__0_n_0),
        .DI({icmp_ln674_1_fu_295_p2_carry_i_2__0_n_0,icmp_ln674_1_fu_295_p2_carry_i_3__0_n_0,icmp_ln674_1_fu_295_p2_carry_i_4__0_n_0,icmp_ln674_1_fu_295_p2_carry_i_5__0_n_0}),
        .O(NLW_icmp_ln674_1_fu_295_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_1_fu_295_p2_carry_i_6__0_n_0,icmp_ln674_1_fu_295_p2_carry_i_7__0_n_0,icmp_ln674_1_fu_295_p2_carry_i_8__0_n_0,icmp_ln674_1_fu_295_p2_carry_i_9__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__0
       (.CI(icmp_ln674_1_fu_295_p2_carry_n_0),
        .CO({icmp_ln674_1_fu_295_p2_carry__0_n_0,icmp_ln674_1_fu_295_p2_carry__0_n_1,icmp_ln674_1_fu_295_p2_carry__0_n_2,icmp_ln674_1_fu_295_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln674_1_fu_295_p2_carry__0_i_1__0_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_2__0_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_3__0_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_4__0_n_0}),
        .O(NLW_icmp_ln674_1_fu_295_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_1_fu_295_p2_carry__0_i_5__0_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_6__0_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_7__0_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_8__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__0_i_10__0
       (.CI(icmp_ln674_1_fu_295_p2_carry_i_10__0_n_0),
        .CO({icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_1,icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_2,icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_4,icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_5,icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_6,icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_7}),
        .S({icmp_ln674_1_fu_295_p2_carry__0_i_16__0_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_17__0_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_18__0_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_19__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__0_i_11__0
       (.CI(icmp_ln674_1_fu_295_p2_carry_i_11__0_n_0),
        .CO({icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_1,icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_2,icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_4,icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_5,icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_6,icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_7}),
        .S({icmp_ln674_1_fu_295_p2_carry__0_i_20__0_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_21__0_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_22__0_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_23__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_12__0
       (.I0(\rem_fu_92_reg_n_0_[17] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_13__0
       (.I0(\rem_fu_92_reg_n_0_[16] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_14__0
       (.I0(\rem_fu_92_reg_n_0_[15] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_15__0
       (.I0(\rem_fu_92_reg_n_0_[14] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_15__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_16__0
       (.I0(\rem_fu_92_reg_n_0_[16] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_17__0
       (.I0(\rem_fu_92_reg_n_0_[15] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_17__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_18__0
       (.I0(\rem_fu_92_reg_n_0_[14] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_18__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_19__0
       (.I0(\rem_fu_92_reg_n_0_[13] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_19__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_1__0
       (.I0(\icmp_ln674_reg_838_reg[0]_i_3__0_n_7 ),
        .I1(icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_4),
        .I2(icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_4),
        .I3(icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_5),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_20__0
       (.I0(\rem_fu_92_reg_n_0_[13] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_20__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_21__0
       (.I0(\rem_fu_92_reg_n_0_[12] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_21__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_22__0
       (.I0(\rem_fu_92_reg_n_0_[11] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_22__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_23__0
       (.I0(\rem_fu_92_reg_n_0_[10] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_23__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_2__0
       (.I0(icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_5),
        .I1(icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_6),
        .I2(icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_6),
        .I3(icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_7),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_3__0
       (.I0(icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_7),
        .I1(icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_4),
        .I2(icmp_ln674_1_fu_295_p2_carry_i_10__0_n_4),
        .I3(icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_5),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_4__0
       (.I0(icmp_ln674_1_fu_295_p2_carry_i_10__0_n_5),
        .I1(icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_6),
        .I2(icmp_ln674_1_fu_295_p2_carry_i_10__0_n_6),
        .I3(icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_7),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_5__0
       (.I0(icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_4),
        .I1(\icmp_ln674_reg_838_reg[0]_i_3__0_n_7 ),
        .I2(icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_5),
        .I3(icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_4),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_6__0
       (.I0(icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_6),
        .I1(icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_5),
        .I2(icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_7),
        .I3(icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_6),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_7__0
       (.I0(icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_4),
        .I1(icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_7),
        .I2(icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_5),
        .I3(icmp_ln674_1_fu_295_p2_carry_i_10__0_n_4),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_8__0
       (.I0(icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_6),
        .I1(icmp_ln674_1_fu_295_p2_carry_i_10__0_n_5),
        .I2(icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_7),
        .I3(icmp_ln674_1_fu_295_p2_carry_i_10__0_n_6),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_8__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__0_i_9__0
       (.CI(icmp_ln674_1_fu_295_p2_carry__0_i_11__0_n_0),
        .CO({icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_1,icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_2,icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_4,icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_5,icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_6,icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_7}),
        .S({icmp_ln674_1_fu_295_p2_carry__0_i_12__0_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_13__0_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_14__0_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_15__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__1
       (.CI(icmp_ln674_1_fu_295_p2_carry__0_n_0),
        .CO({icmp_ln674_1_fu_295_p2_carry__1_n_0,icmp_ln674_1_fu_295_p2_carry__1_n_1,icmp_ln674_1_fu_295_p2_carry__1_n_2,icmp_ln674_1_fu_295_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln674_1_fu_295_p2_carry__1_i_1__0_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_2__0_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_3__0_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_4__0_n_0}),
        .O(NLW_icmp_ln674_1_fu_295_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_1_fu_295_p2_carry__1_i_5__0_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_6__0_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_7__0_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_8__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__1_i_10__0
       (.CI(icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_0),
        .CO({icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_1,icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_2,icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_4,icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_5,icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_6,icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_7}),
        .S({icmp_ln674_1_fu_295_p2_carry__1_i_16__0_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_17__0_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_18__0_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_19__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__1_i_11__0
       (.CI(icmp_ln674_1_fu_295_p2_carry__0_i_9__0_n_0),
        .CO({icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_1,icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_2,icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_4,icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_5,icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_6,icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_7}),
        .S({icmp_ln674_1_fu_295_p2_carry__1_i_20__0_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_21__0_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_22__0_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_23__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_12__0
       (.I0(\rem_fu_92_reg_n_0_[28] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_13__0
       (.I0(\rem_fu_92_reg_n_0_[27] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_14__0
       (.I0(\rem_fu_92_reg_n_0_[26] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_15__0
       (.I0(\rem_fu_92_reg_n_0_[25] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_15__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_16__0
       (.I0(\rem_fu_92_reg_n_0_[25] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_17__0
       (.I0(\rem_fu_92_reg_n_0_[24] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_17__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_18__0
       (.I0(\rem_fu_92_reg_n_0_[23] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_18__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_19__0
       (.I0(\rem_fu_92_reg_n_0_[22] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_19__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_1__0
       (.I0(icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_7),
        .I1(icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_4),
        .I2(\icmp_ln674_reg_838_reg[0]_i_4__0_n_4 ),
        .I3(icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_5),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_20__0
       (.I0(\rem_fu_92_reg_n_0_[21] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_20__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_21__0
       (.I0(\rem_fu_92_reg_n_0_[20] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_21__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_22__0
       (.I0(\rem_fu_92_reg_n_0_[19] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_22__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_23__0
       (.I0(\rem_fu_92_reg_n_0_[18] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_23__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_2__0
       (.I0(\icmp_ln674_reg_838_reg[0]_i_4__0_n_5 ),
        .I1(icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_6),
        .I2(\icmp_ln674_reg_838_reg[0]_i_4__0_n_6 ),
        .I3(icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_7),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_3__0
       (.I0(\icmp_ln674_reg_838_reg[0]_i_4__0_n_7 ),
        .I1(icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_4),
        .I2(\icmp_ln674_reg_838_reg[0]_i_3__0_n_4 ),
        .I3(icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_5),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_4__0
       (.I0(\icmp_ln674_reg_838_reg[0]_i_3__0_n_5 ),
        .I1(icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_6),
        .I2(\icmp_ln674_reg_838_reg[0]_i_3__0_n_6 ),
        .I3(icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_7),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_5__0
       (.I0(icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_4),
        .I1(icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_7),
        .I2(icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_5),
        .I3(\icmp_ln674_reg_838_reg[0]_i_4__0_n_4 ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_6__0
       (.I0(icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_6),
        .I1(\icmp_ln674_reg_838_reg[0]_i_4__0_n_5 ),
        .I2(icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_7),
        .I3(\icmp_ln674_reg_838_reg[0]_i_4__0_n_6 ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_7__0
       (.I0(icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_4),
        .I1(\icmp_ln674_reg_838_reg[0]_i_4__0_n_7 ),
        .I2(icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_5),
        .I3(\icmp_ln674_reg_838_reg[0]_i_3__0_n_4 ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_8__0
       (.I0(icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_6),
        .I1(\icmp_ln674_reg_838_reg[0]_i_3__0_n_5 ),
        .I2(icmp_ln674_1_fu_295_p2_carry__1_i_11__0_n_7),
        .I3(\icmp_ln674_reg_838_reg[0]_i_3__0_n_6 ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_8__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__1_i_9__0
       (.CI(\icmp_ln674_reg_838_reg[0]_i_4__0_n_0 ),
        .CO({icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_1,icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_2,icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_4,icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_5,icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_6,icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_7}),
        .S({icmp_ln674_1_fu_295_p2_carry__1_i_12__0_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_13__0_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_14__0_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_15__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__2
       (.CI(icmp_ln674_1_fu_295_p2_carry__1_n_0),
        .CO({NLW_icmp_ln674_1_fu_295_p2_carry__2_CO_UNCONNECTED[3],icmp_ln674_1_fu_295_p2_carry__2_n_1,icmp_ln674_1_fu_295_p2_carry__2_n_2,icmp_ln674_1_fu_295_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln674_1_fu_295_p2_carry__2_i_1__0_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_2__0_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_3__0_n_0}),
        .O(NLW_icmp_ln674_1_fu_295_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln674_1_fu_295_p2_carry__2_i_4__0_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_5__0_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_6__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_10__0
       (.I0(\rem_fu_92_reg_n_0_[31] ),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_10__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_11__0
       (.I0(\rem_fu_92_reg_n_0_[30] ),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_11__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_12__0
       (.I0(\rem_fu_92_reg_n_0_[29] ),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_12__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_13__0
       (.I0(\rem_fu_92_reg_n_0_[31] ),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_14__0
       (.I0(\rem_fu_92_reg_n_0_[30] ),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_15__0
       (.I0(\rem_fu_92_reg_n_0_[29] ),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_15__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_16__0
       (.I0(\rem_fu_92_reg_n_0_[28] ),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_16__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_17__0
       (.I0(\rem_fu_92_reg_n_0_[27] ),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_17__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_18__0
       (.I0(\rem_fu_92_reg_n_0_[26] ),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_18__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_1__0
       (.I0(icmp_ln674_1_fu_295_p2_carry__2_i_7__0_n_5),
        .I1(icmp_ln674_1_fu_295_p2_carry__2_i_8__0_n_6),
        .I2(icmp_ln674_1_fu_295_p2_carry__2_i_7__0_n_6),
        .I3(icmp_ln674_1_fu_295_p2_carry__2_i_8__0_n_7),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_2__0
       (.I0(icmp_ln674_1_fu_295_p2_carry__2_i_7__0_n_7),
        .I1(icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_4),
        .I2(icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_4),
        .I3(icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_5),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_3__0
       (.I0(icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_5),
        .I1(icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_6),
        .I2(icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_6),
        .I3(icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_7),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_4__0
       (.I0(icmp_ln674_1_fu_295_p2_carry__2_i_8__0_n_6),
        .I1(icmp_ln674_1_fu_295_p2_carry__2_i_7__0_n_5),
        .I2(icmp_ln674_1_fu_295_p2_carry__2_i_8__0_n_7),
        .I3(icmp_ln674_1_fu_295_p2_carry__2_i_7__0_n_6),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_5__0
       (.I0(icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_4),
        .I1(icmp_ln674_1_fu_295_p2_carry__2_i_7__0_n_7),
        .I2(icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_5),
        .I3(icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_4),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_6__0
       (.I0(icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_6),
        .I1(icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_5),
        .I2(icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_7),
        .I3(icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_6),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_6__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__2_i_7__0
       (.CI(icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_0),
        .CO({NLW_icmp_ln674_1_fu_295_p2_carry__2_i_7__0_CO_UNCONNECTED[3:2],icmp_ln674_1_fu_295_p2_carry__2_i_7__0_n_2,icmp_ln674_1_fu_295_p2_carry__2_i_7__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_icmp_ln674_1_fu_295_p2_carry__2_i_7__0_O_UNCONNECTED[3],icmp_ln674_1_fu_295_p2_carry__2_i_7__0_n_5,icmp_ln674_1_fu_295_p2_carry__2_i_7__0_n_6,icmp_ln674_1_fu_295_p2_carry__2_i_7__0_n_7}),
        .S({1'b0,icmp_ln674_1_fu_295_p2_carry__2_i_10__0_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_11__0_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_12__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__2_i_8__0
       (.CI(icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_0),
        .CO({NLW_icmp_ln674_1_fu_295_p2_carry__2_i_8__0_CO_UNCONNECTED[3:1],icmp_ln674_1_fu_295_p2_carry__2_i_8__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_icmp_ln674_1_fu_295_p2_carry__2_i_8__0_O_UNCONNECTED[3:2],icmp_ln674_1_fu_295_p2_carry__2_i_8__0_n_6,icmp_ln674_1_fu_295_p2_carry__2_i_8__0_n_7}),
        .S({1'b0,1'b0,icmp_ln674_1_fu_295_p2_carry__2_i_13__0_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_14__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__2_i_9__0
       (.CI(icmp_ln674_1_fu_295_p2_carry__1_i_10__0_n_0),
        .CO({icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_1,icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_2,icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_4,icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_5,icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_6,icmp_ln674_1_fu_295_p2_carry__2_i_9__0_n_7}),
        .S({icmp_ln674_1_fu_295_p2_carry__2_i_15__0_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_16__0_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_17__0_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_18__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry_i_10__0
       (.CI(icmp_ln674_1_fu_295_p2_carry_i_12__0_n_0),
        .CO({icmp_ln674_1_fu_295_p2_carry_i_10__0_n_0,icmp_ln674_1_fu_295_p2_carry_i_10__0_n_1,icmp_ln674_1_fu_295_p2_carry_i_10__0_n_2,icmp_ln674_1_fu_295_p2_carry_i_10__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_295_p2_carry_i_10__0_n_4,icmp_ln674_1_fu_295_p2_carry_i_10__0_n_5,icmp_ln674_1_fu_295_p2_carry_i_10__0_n_6,icmp_ln674_1_fu_295_p2_carry_i_10__0_n_7}),
        .S({icmp_ln674_1_fu_295_p2_carry_i_13__0_n_0,icmp_ln674_1_fu_295_p2_carry_i_14__0_n_0,icmp_ln674_1_fu_295_p2_carry_i_15_n_0,icmp_ln674_1_fu_295_p2_carry_i_16_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry_i_11__0
       (.CI(\sub_ln674_7_reg_823_reg[3]_i_2__0_n_0 ),
        .CO({icmp_ln674_1_fu_295_p2_carry_i_11__0_n_0,icmp_ln674_1_fu_295_p2_carry_i_11__0_n_1,icmp_ln674_1_fu_295_p2_carry_i_11__0_n_2,icmp_ln674_1_fu_295_p2_carry_i_11__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_295_p2_carry_i_11__0_n_4,icmp_ln674_1_fu_295_p2_carry_i_11__0_n_5,icmp_ln674_1_fu_295_p2_carry_i_11__0_n_6,icmp_ln674_1_fu_295_p2_carry_i_11__0_n_7}),
        .S({icmp_ln674_1_fu_295_p2_carry_i_17_n_0,icmp_ln674_1_fu_295_p2_carry_i_18_n_0,icmp_ln674_1_fu_295_p2_carry_i_19_n_0,icmp_ln674_1_fu_295_p2_carry_i_20_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry_i_12__0
       (.CI(\trunc_ln674_reg_845_reg[3]_i_1__0_n_0 ),
        .CO({icmp_ln674_1_fu_295_p2_carry_i_12__0_n_0,icmp_ln674_1_fu_295_p2_carry_i_12__0_n_1,icmp_ln674_1_fu_295_p2_carry_i_12__0_n_2,icmp_ln674_1_fu_295_p2_carry_i_12__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_295_p2_carry_i_12__0_n_4,icmp_ln674_1_fu_295_p2_carry_i_12__0_n_5,icmp_ln674_1_fu_295_p2_carry_i_12__0_n_6,icmp_ln674_1_fu_295_p2_carry_i_12__0_n_7}),
        .S({icmp_ln674_1_fu_295_p2_carry_i_21_n_0,icmp_ln674_1_fu_295_p2_carry_i_22_n_0,icmp_ln674_1_fu_295_p2_carry_i_23_n_0,icmp_ln674_1_fu_295_p2_carry_i_24_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry_i_13__0
       (.I0(\rem_fu_92_reg_n_0_[12] ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_13__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry_i_14__0
       (.I0(\rem_fu_92_reg_n_0_[11] ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_14__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry_i_15
       (.I0(\rem_fu_92_reg_n_0_[10] ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry_i_16
       (.I0(\rem_fu_92_reg_n_0_[9] ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry_i_17
       (.I0(\rem_fu_92_reg_n_0_[9] ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry_i_18
       (.I0(\rem_fu_92_reg_n_0_[8] ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry_i_19
       (.I0(\rem_fu_92_reg_n_0_[7] ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_19_n_0));
  LUT3 #(
    .INIT(8'hE8)) 
    icmp_ln674_1_fu_295_p2_carry_i_1__0
       (.I0(\rem_fu_92_reg_n_0_[0] ),
        .I1(\rem_fu_92_reg_n_0_[1] ),
        .I2(\trunc_ln674_reg_845_reg[3]_i_1__0_n_7 ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry_i_20
       (.I0(\rem_fu_92_reg_n_0_[6] ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry_i_21
       (.I0(\rem_fu_92_reg_n_0_[8] ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry_i_22
       (.I0(\rem_fu_92_reg_n_0_[7] ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry_i_23
       (.I0(\rem_fu_92_reg_n_0_[6] ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry_i_24
       (.I0(\rem_fu_92_reg_n_0_[5] ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_24_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry_i_2__0
       (.I0(icmp_ln674_1_fu_295_p2_carry_i_10__0_n_7),
        .I1(icmp_ln674_1_fu_295_p2_carry_i_11__0_n_4),
        .I2(icmp_ln674_1_fu_295_p2_carry_i_12__0_n_4),
        .I3(icmp_ln674_1_fu_295_p2_carry_i_11__0_n_5),
        .O(icmp_ln674_1_fu_295_p2_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry_i_3__0
       (.I0(icmp_ln674_1_fu_295_p2_carry_i_12__0_n_5),
        .I1(icmp_ln674_1_fu_295_p2_carry_i_11__0_n_6),
        .I2(icmp_ln674_1_fu_295_p2_carry_i_12__0_n_6),
        .I3(icmp_ln674_1_fu_295_p2_carry_i_11__0_n_7),
        .O(icmp_ln674_1_fu_295_p2_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry_i_4__0
       (.I0(icmp_ln674_1_fu_295_p2_carry_i_12__0_n_7),
        .I1(\sub_ln674_7_reg_823_reg[3]_i_2__0_n_4 ),
        .I2(\trunc_ln674_reg_845_reg[3]_i_1__0_n_4 ),
        .I3(\sub_ln674_7_reg_823_reg[3]_i_2__0_n_5 ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry_i_5__0
       (.I0(\trunc_ln674_reg_845_reg[3]_i_1__0_n_5 ),
        .I1(\sub_ln674_7_reg_823_reg[3]_i_2__0_n_6 ),
        .I2(\trunc_ln674_reg_845_reg[3]_i_1__0_n_6 ),
        .I3(\sub_ln674_7_reg_823_reg[3]_i_2__0_n_7 ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry_i_6__0
       (.I0(icmp_ln674_1_fu_295_p2_carry_i_11__0_n_4),
        .I1(icmp_ln674_1_fu_295_p2_carry_i_10__0_n_7),
        .I2(icmp_ln674_1_fu_295_p2_carry_i_11__0_n_5),
        .I3(icmp_ln674_1_fu_295_p2_carry_i_12__0_n_4),
        .O(icmp_ln674_1_fu_295_p2_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry_i_7__0
       (.I0(icmp_ln674_1_fu_295_p2_carry_i_11__0_n_6),
        .I1(icmp_ln674_1_fu_295_p2_carry_i_12__0_n_5),
        .I2(icmp_ln674_1_fu_295_p2_carry_i_11__0_n_7),
        .I3(icmp_ln674_1_fu_295_p2_carry_i_12__0_n_6),
        .O(icmp_ln674_1_fu_295_p2_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry_i_8__0
       (.I0(\sub_ln674_7_reg_823_reg[3]_i_2__0_n_4 ),
        .I1(icmp_ln674_1_fu_295_p2_carry_i_12__0_n_7),
        .I2(\sub_ln674_7_reg_823_reg[3]_i_2__0_n_5 ),
        .I3(\trunc_ln674_reg_845_reg[3]_i_1__0_n_4 ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry_i_9__0
       (.I0(\sub_ln674_7_reg_823_reg[3]_i_2__0_n_7 ),
        .I1(\trunc_ln674_reg_845_reg[3]_i_1__0_n_6 ),
        .I2(\sub_ln674_7_reg_823_reg[3]_i_2__0_n_6 ),
        .I3(\trunc_ln674_reg_845_reg[3]_i_1__0_n_5 ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_9__0_n_0));
  LUT4 #(
    .INIT(16'h0400)) 
    \icmp_ln674_1_reg_811[0]_i_1__0 
       (.I0(icmp_ln1084_fu_273_p2),
        .I1(icmp_ln1073_reg_786),
        .I2(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(icmp_ln674_1_reg_8110));
  FDRE \icmp_ln674_1_reg_811_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8110),
        .D(icmp_ln674_1_fu_295_p2_carry__2_n_1),
        .Q(icmp_ln674_1_reg_811),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_838[0]_i_10__0 
       (.I0(\rem_fu_92_reg_n_0_[18] ),
        .O(\icmp_ln674_reg_838[0]_i_10__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_838[0]_i_11__0 
       (.I0(\rem_fu_92_reg_n_0_[17] ),
        .O(\icmp_ln674_reg_838[0]_i_11__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_838[0]_i_12__0 
       (.I0(\rem_fu_92_reg_n_0_[24] ),
        .O(\icmp_ln674_reg_838[0]_i_12__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_838[0]_i_13__0 
       (.I0(\rem_fu_92_reg_n_0_[23] ),
        .O(\icmp_ln674_reg_838[0]_i_13__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_838[0]_i_14__0 
       (.I0(\rem_fu_92_reg_n_0_[22] ),
        .O(\icmp_ln674_reg_838[0]_i_14__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_838[0]_i_15__0 
       (.I0(\rem_fu_92_reg_n_0_[21] ),
        .O(\icmp_ln674_reg_838[0]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_838[0]_i_16__0 
       (.I0(icmp_ln674_1_fu_295_p2_carry_i_10__0_n_4),
        .I1(icmp_ln674_1_fu_295_p2_carry_i_10__0_n_5),
        .I2(icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_4),
        .I3(icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_5),
        .O(\icmp_ln674_reg_838[0]_i_16__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_838[0]_i_17__0 
       (.I0(icmp_ln674_1_fu_295_p2_carry_i_12__0_n_6),
        .I1(icmp_ln674_1_fu_295_p2_carry_i_12__0_n_7),
        .I2(\trunc_ln674_reg_845_reg[3]_i_1__0_n_4 ),
        .I3(\trunc_ln674_reg_845_reg[3]_i_1__0_n_5 ),
        .O(\icmp_ln674_reg_838[0]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_838[0]_i_18__0 
       (.I0(icmp_ln674_1_fu_295_p2_carry_i_10__0_n_6),
        .I1(icmp_ln674_1_fu_295_p2_carry_i_10__0_n_7),
        .I2(icmp_ln674_1_fu_295_p2_carry_i_12__0_n_4),
        .I3(icmp_ln674_1_fu_295_p2_carry_i_12__0_n_5),
        .O(\icmp_ln674_reg_838[0]_i_18__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln674_reg_838[0]_i_1__0 
       (.I0(\icmp_ln674_reg_838[0]_i_2_n_0 ),
        .I1(\icmp_ln674_reg_838_reg[0]_i_3__0_n_5 ),
        .I2(\icmp_ln674_reg_838_reg[0]_i_3__0_n_4 ),
        .I3(\icmp_ln674_reg_838_reg[0]_i_4__0_n_5 ),
        .I4(\icmp_ln674_reg_838[0]_i_5__0_n_0 ),
        .I5(\icmp_ln674_reg_838[0]_i_6__0_n_0 ),
        .O(icmp_ln674_fu_366_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_838[0]_i_2 
       (.I0(\icmp_ln674_reg_838[0]_i_7__0_n_0 ),
        .I1(icmp_ln674_1_fu_295_p2_carry__2_i_7__0_n_7),
        .I2(icmp_ln674_1_fu_295_p2_carry__2_i_7__0_n_5),
        .I3(icmp_ln674_1_fu_295_p2_carry__2_i_7__0_n_6),
        .O(\icmp_ln674_reg_838[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_838[0]_i_5__0 
       (.I0(\icmp_ln674_reg_838_reg[0]_i_4__0_n_4 ),
        .I1(\icmp_ln674_reg_838_reg[0]_i_4__0_n_6 ),
        .I2(\icmp_ln674_reg_838_reg[0]_i_4__0_n_7 ),
        .I3(\icmp_ln674_reg_838_reg[0]_i_3__0_n_6 ),
        .O(\icmp_ln674_reg_838[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln674_reg_838[0]_i_6__0 
       (.I0(icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_7),
        .I1(\icmp_ln674_reg_838_reg[0]_i_3__0_n_7 ),
        .I2(icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_6),
        .I3(\icmp_ln674_reg_838[0]_i_16__0_n_0 ),
        .I4(\icmp_ln674_reg_838[0]_i_17__0_n_0 ),
        .I5(\icmp_ln674_reg_838[0]_i_18__0_n_0 ),
        .O(\icmp_ln674_reg_838[0]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_838[0]_i_7__0 
       (.I0(icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_5),
        .I1(icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_6),
        .I2(icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_4),
        .I3(icmp_ln674_1_fu_295_p2_carry__1_i_9__0_n_7),
        .O(\icmp_ln674_reg_838[0]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_838[0]_i_8__0 
       (.I0(\rem_fu_92_reg_n_0_[20] ),
        .O(\icmp_ln674_reg_838[0]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_838[0]_i_9__0 
       (.I0(\rem_fu_92_reg_n_0_[19] ),
        .O(\icmp_ln674_reg_838[0]_i_9__0_n_0 ));
  FDRE \icmp_ln674_reg_838_reg[0] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(icmp_ln674_fu_366_p2),
        .Q(icmp_ln674_reg_838),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln674_reg_838_reg[0]_i_3__0 
       (.CI(icmp_ln674_1_fu_295_p2_carry__0_i_10__0_n_0),
        .CO({\icmp_ln674_reg_838_reg[0]_i_3__0_n_0 ,\icmp_ln674_reg_838_reg[0]_i_3__0_n_1 ,\icmp_ln674_reg_838_reg[0]_i_3__0_n_2 ,\icmp_ln674_reg_838_reg[0]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\icmp_ln674_reg_838_reg[0]_i_3__0_n_4 ,\icmp_ln674_reg_838_reg[0]_i_3__0_n_5 ,\icmp_ln674_reg_838_reg[0]_i_3__0_n_6 ,\icmp_ln674_reg_838_reg[0]_i_3__0_n_7 }),
        .S({\icmp_ln674_reg_838[0]_i_8__0_n_0 ,\icmp_ln674_reg_838[0]_i_9__0_n_0 ,\icmp_ln674_reg_838[0]_i_10__0_n_0 ,\icmp_ln674_reg_838[0]_i_11__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln674_reg_838_reg[0]_i_4__0 
       (.CI(\icmp_ln674_reg_838_reg[0]_i_3__0_n_0 ),
        .CO({\icmp_ln674_reg_838_reg[0]_i_4__0_n_0 ,\icmp_ln674_reg_838_reg[0]_i_4__0_n_1 ,\icmp_ln674_reg_838_reg[0]_i_4__0_n_2 ,\icmp_ln674_reg_838_reg[0]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\icmp_ln674_reg_838_reg[0]_i_4__0_n_4 ,\icmp_ln674_reg_838_reg[0]_i_4__0_n_5 ,\icmp_ln674_reg_838_reg[0]_i_4__0_n_6 ,\icmp_ln674_reg_838_reg[0]_i_4__0_n_7 }),
        .S({\icmp_ln674_reg_838[0]_i_12__0_n_0 ,\icmp_ln674_reg_838[0]_i_13__0_n_0 ,\icmp_ln674_reg_838[0]_i_14__0_n_0 ,\icmp_ln674_reg_838[0]_i_15__0_n_0 }));
  LUT6 #(
    .INIT(64'hEEEEEEE000000000)) 
    int_ap_ready_i_3
       (.I0(grp_Axi2Mat_fu_60_ap_ready),
        .I1(ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready_reg_0),
        .I2(ap_sync_reg_grp_Axi2Mat_fu_60_ap_done),
        .I3(\ap_CS_fsm_reg[4]_0 ),
        .I4(ap_done_reg),
        .I5(Q[1]),
        .O(ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg));
  LUT6 #(
    .INIT(64'hFFFFF7FF08000000)) 
    \j_reg_131[0]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln1073_fu_216_p2),
        .I2(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(bLast_fu_221_p2_carry__1_n_1),
        .I5(ap_CS_fsm_state3),
        .O(\j_reg_131[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_131[0]_i_3__0 
       (.I0(j_reg_131_reg[0]),
        .O(\j_reg_131[0]_i_3__0_n_0 ));
  FDRE \j_reg_131_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[0]_i_2__0_n_7 ),
        .Q(j_reg_131_reg[0]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_131_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\j_reg_131_reg[0]_i_2__0_n_0 ,\j_reg_131_reg[0]_i_2__0_n_1 ,\j_reg_131_reg[0]_i_2__0_n_2 ,\j_reg_131_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_reg_131_reg[0]_i_2__0_n_4 ,\j_reg_131_reg[0]_i_2__0_n_5 ,\j_reg_131_reg[0]_i_2__0_n_6 ,\j_reg_131_reg[0]_i_2__0_n_7 }),
        .S({j_reg_131_reg[3:1],\j_reg_131[0]_i_3__0_n_0 }));
  FDRE \j_reg_131_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[8]_i_1__0_n_5 ),
        .Q(j_reg_131_reg[10]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[8]_i_1__0_n_4 ),
        .Q(j_reg_131_reg[11]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[12]_i_1__0_n_7 ),
        .Q(j_reg_131_reg[12]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_131_reg[12]_i_1__0 
       (.CI(\j_reg_131_reg[8]_i_1__0_n_0 ),
        .CO({\j_reg_131_reg[12]_i_1__0_n_0 ,\j_reg_131_reg[12]_i_1__0_n_1 ,\j_reg_131_reg[12]_i_1__0_n_2 ,\j_reg_131_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_131_reg[12]_i_1__0_n_4 ,\j_reg_131_reg[12]_i_1__0_n_5 ,\j_reg_131_reg[12]_i_1__0_n_6 ,\j_reg_131_reg[12]_i_1__0_n_7 }),
        .S(j_reg_131_reg[15:12]));
  FDRE \j_reg_131_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[12]_i_1__0_n_6 ),
        .Q(j_reg_131_reg[13]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[12]_i_1__0_n_5 ),
        .Q(j_reg_131_reg[14]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[12]_i_1__0_n_4 ),
        .Q(j_reg_131_reg[15]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[16]_i_1__0_n_7 ),
        .Q(j_reg_131_reg[16]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_131_reg[16]_i_1__0 
       (.CI(\j_reg_131_reg[12]_i_1__0_n_0 ),
        .CO({\j_reg_131_reg[16]_i_1__0_n_0 ,\j_reg_131_reg[16]_i_1__0_n_1 ,\j_reg_131_reg[16]_i_1__0_n_2 ,\j_reg_131_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_131_reg[16]_i_1__0_n_4 ,\j_reg_131_reg[16]_i_1__0_n_5 ,\j_reg_131_reg[16]_i_1__0_n_6 ,\j_reg_131_reg[16]_i_1__0_n_7 }),
        .S(j_reg_131_reg[19:16]));
  FDRE \j_reg_131_reg[17] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[16]_i_1__0_n_6 ),
        .Q(j_reg_131_reg[17]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[18] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[16]_i_1__0_n_5 ),
        .Q(j_reg_131_reg[18]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[19] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[16]_i_1__0_n_4 ),
        .Q(j_reg_131_reg[19]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[0]_i_2__0_n_6 ),
        .Q(j_reg_131_reg[1]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[20] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[20]_i_1__0_n_7 ),
        .Q(j_reg_131_reg[20]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_131_reg[20]_i_1__0 
       (.CI(\j_reg_131_reg[16]_i_1__0_n_0 ),
        .CO({\j_reg_131_reg[20]_i_1__0_n_0 ,\j_reg_131_reg[20]_i_1__0_n_1 ,\j_reg_131_reg[20]_i_1__0_n_2 ,\j_reg_131_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_131_reg[20]_i_1__0_n_4 ,\j_reg_131_reg[20]_i_1__0_n_5 ,\j_reg_131_reg[20]_i_1__0_n_6 ,\j_reg_131_reg[20]_i_1__0_n_7 }),
        .S(j_reg_131_reg[23:20]));
  FDRE \j_reg_131_reg[21] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[20]_i_1__0_n_6 ),
        .Q(j_reg_131_reg[21]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[22] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[20]_i_1__0_n_5 ),
        .Q(j_reg_131_reg[22]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[23] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[20]_i_1__0_n_4 ),
        .Q(j_reg_131_reg[23]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[24] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[24]_i_1__0_n_7 ),
        .Q(j_reg_131_reg[24]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_131_reg[24]_i_1__0 
       (.CI(\j_reg_131_reg[20]_i_1__0_n_0 ),
        .CO({\j_reg_131_reg[24]_i_1__0_n_0 ,\j_reg_131_reg[24]_i_1__0_n_1 ,\j_reg_131_reg[24]_i_1__0_n_2 ,\j_reg_131_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_131_reg[24]_i_1__0_n_4 ,\j_reg_131_reg[24]_i_1__0_n_5 ,\j_reg_131_reg[24]_i_1__0_n_6 ,\j_reg_131_reg[24]_i_1__0_n_7 }),
        .S(j_reg_131_reg[27:24]));
  FDRE \j_reg_131_reg[25] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[24]_i_1__0_n_6 ),
        .Q(j_reg_131_reg[25]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[26] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[24]_i_1__0_n_5 ),
        .Q(j_reg_131_reg[26]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[27] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[24]_i_1__0_n_4 ),
        .Q(j_reg_131_reg[27]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[28] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[28]_i_1__0_n_7 ),
        .Q(j_reg_131_reg[28]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_131_reg[28]_i_1__0 
       (.CI(\j_reg_131_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_j_reg_131_reg[28]_i_1__0_CO_UNCONNECTED [3],\j_reg_131_reg[28]_i_1__0_n_1 ,\j_reg_131_reg[28]_i_1__0_n_2 ,\j_reg_131_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_131_reg[28]_i_1__0_n_4 ,\j_reg_131_reg[28]_i_1__0_n_5 ,\j_reg_131_reg[28]_i_1__0_n_6 ,\j_reg_131_reg[28]_i_1__0_n_7 }),
        .S(j_reg_131_reg[31:28]));
  FDRE \j_reg_131_reg[29] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[28]_i_1__0_n_6 ),
        .Q(j_reg_131_reg[29]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[0]_i_2__0_n_5 ),
        .Q(j_reg_131_reg[2]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[30] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[28]_i_1__0_n_5 ),
        .Q(j_reg_131_reg[30]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[31] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[28]_i_1__0_n_4 ),
        .Q(j_reg_131_reg[31]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[0]_i_2__0_n_4 ),
        .Q(j_reg_131_reg[3]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[4]_i_1__0_n_7 ),
        .Q(j_reg_131_reg[4]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_131_reg[4]_i_1__0 
       (.CI(\j_reg_131_reg[0]_i_2__0_n_0 ),
        .CO({\j_reg_131_reg[4]_i_1__0_n_0 ,\j_reg_131_reg[4]_i_1__0_n_1 ,\j_reg_131_reg[4]_i_1__0_n_2 ,\j_reg_131_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_131_reg[4]_i_1__0_n_4 ,\j_reg_131_reg[4]_i_1__0_n_5 ,\j_reg_131_reg[4]_i_1__0_n_6 ,\j_reg_131_reg[4]_i_1__0_n_7 }),
        .S(j_reg_131_reg[7:4]));
  FDRE \j_reg_131_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[4]_i_1__0_n_6 ),
        .Q(j_reg_131_reg[5]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[4]_i_1__0_n_5 ),
        .Q(j_reg_131_reg[6]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[4]_i_1__0_n_4 ),
        .Q(j_reg_131_reg[7]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \j_reg_131_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[8]_i_1__0_n_7 ),
        .Q(j_reg_131_reg[8]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_131_reg[8]_i_1__0 
       (.CI(\j_reg_131_reg[4]_i_1__0_n_0 ),
        .CO({\j_reg_131_reg[8]_i_1__0_n_0 ,\j_reg_131_reg[8]_i_1__0_n_1 ,\j_reg_131_reg[8]_i_1__0_n_2 ,\j_reg_131_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_131_reg[8]_i_1__0_n_4 ,\j_reg_131_reg[8]_i_1__0_n_5 ,\j_reg_131_reg[8]_i_1__0_n_6 ,\j_reg_131_reg[8]_i_1__0_n_7 }),
        .S(j_reg_131_reg[11:8]));
  FDRE \j_reg_131_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[8]_i_1__0_n_6 ),
        .Q(j_reg_131_reg[9]),
        .R(\j_reg_131[0]_i_1__0_n_0 ));
  FDRE \last_blk_width_read_reg_754_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(last_blk_width_c_dout),
        .Q(last_blk_width_read_reg_754),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \lshr_ln674_3_reg_879[0]_i_1__0 
       (.I0(\lshr_ln674_3_reg_879[0]_i_2__0_n_0 ),
        .I1(\lshr_ln674_3_reg_879[0]_i_3__0_n_0 ),
        .I2(\lshr_ln674_3_reg_879[0]_i_4__0_n_0 ),
        .I3(\lshr_ln674_3_reg_879[0]_i_5__0_n_0 ),
        .I4(\lshr_ln674_3_reg_879[1]_i_2__0_n_0 ),
        .I5(trunc_ln674_1_reg_817[3]),
        .O(lshr_ln674_3_fu_466_p2[0]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_879[0]_i_2__0 
       (.I0(tmp_2_fu_472_p4[4]),
        .I1(tmp_2_fu_472_p4[3]),
        .I2(trunc_ln674_1_reg_817[2]),
        .I3(icmp_ln674_1_reg_811),
        .I4(tmp_2_fu_472_p4[0]),
        .I5(tmp_2_fu_472_p4[7]),
        .O(\lshr_ln674_3_reg_879[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln674_3_reg_879[0]_i_3__0 
       (.I0(trunc_ln674_1_reg_817[1]),
        .I1(icmp_ln674_1_reg_811),
        .O(\lshr_ln674_3_reg_879[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_879[0]_i_4__0 
       (.I0(tmp_2_fu_472_p4[6]),
        .I1(tmp_2_fu_472_p4[1]),
        .I2(trunc_ln674_1_reg_817[2]),
        .I3(icmp_ln674_1_reg_811),
        .I4(tmp_2_fu_472_p4[2]),
        .I5(tmp_2_fu_472_p4[5]),
        .O(\lshr_ln674_3_reg_879[0]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln674_3_reg_879[0]_i_5__0 
       (.I0(trunc_ln674_1_reg_817[0]),
        .I1(icmp_ln674_1_reg_811),
        .O(\lshr_ln674_3_reg_879[0]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h32230220)) 
    \lshr_ln674_3_reg_879[1]_i_1__0 
       (.I0(\lshr_ln674_3_reg_879[2]_i_2__0_n_0 ),
        .I1(trunc_ln674_1_reg_817[3]),
        .I2(icmp_ln674_1_reg_811),
        .I3(trunc_ln674_1_reg_817[0]),
        .I4(\lshr_ln674_3_reg_879[1]_i_2__0_n_0 ),
        .O(lshr_ln674_3_fu_466_p2[1]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \lshr_ln674_3_reg_879[1]_i_2__0 
       (.I0(\lshr_ln674_3_reg_879[3]_i_3__0_n_0 ),
        .I1(trunc_ln674_1_reg_817[1]),
        .I2(icmp_ln674_1_reg_811),
        .I3(\lshr_ln674_3_reg_879[1]_i_3__0_n_0 ),
        .O(\lshr_ln674_3_reg_879[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_879[1]_i_3__0 
       (.I0(tmp_2_fu_472_p4[5]),
        .I1(tmp_2_fu_472_p4[2]),
        .I2(trunc_ln674_1_reg_817[2]),
        .I3(icmp_ln674_1_reg_811),
        .I4(tmp_2_fu_472_p4[1]),
        .I5(tmp_2_fu_472_p4[6]),
        .O(\lshr_ln674_3_reg_879[1]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h32230220)) 
    \lshr_ln674_3_reg_879[2]_i_1__0 
       (.I0(\lshr_ln674_3_reg_879[3]_i_2__0_n_0 ),
        .I1(trunc_ln674_1_reg_817[3]),
        .I2(icmp_ln674_1_reg_811),
        .I3(trunc_ln674_1_reg_817[0]),
        .I4(\lshr_ln674_3_reg_879[2]_i_2__0_n_0 ),
        .O(lshr_ln674_3_fu_466_p2[2]));
  LUT6 #(
    .INIT(64'hFFC00AFF00C00A00)) 
    \lshr_ln674_3_reg_879[2]_i_2__0 
       (.I0(tmp_2_fu_472_p4[3]),
        .I1(tmp_2_fu_472_p4[4]),
        .I2(trunc_ln674_1_reg_817[2]),
        .I3(trunc_ln674_1_reg_817[1]),
        .I4(icmp_ln674_1_reg_811),
        .I5(\lshr_ln674_3_reg_879[0]_i_4__0_n_0 ),
        .O(\lshr_ln674_3_reg_879[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h31130110)) 
    \lshr_ln674_3_reg_879[3]_i_1__0 
       (.I0(\lshr_ln674_3_reg_879[4]_i_2__0_n_0 ),
        .I1(trunc_ln674_1_reg_817[3]),
        .I2(icmp_ln674_1_reg_811),
        .I3(trunc_ln674_1_reg_817[0]),
        .I4(\lshr_ln674_3_reg_879[3]_i_2__0_n_0 ),
        .O(lshr_ln674_3_fu_466_p2[3]));
  LUT6 #(
    .INIT(64'hFFC00AFF00C00A00)) 
    \lshr_ln674_3_reg_879[3]_i_2__0 
       (.I0(tmp_2_fu_472_p4[2]),
        .I1(tmp_2_fu_472_p4[5]),
        .I2(trunc_ln674_1_reg_817[2]),
        .I3(trunc_ln674_1_reg_817[1]),
        .I4(icmp_ln674_1_reg_811),
        .I5(\lshr_ln674_3_reg_879[3]_i_3__0_n_0 ),
        .O(\lshr_ln674_3_reg_879[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_879[3]_i_3__0 
       (.I0(tmp_2_fu_472_p4[7]),
        .I1(tmp_2_fu_472_p4[0]),
        .I2(trunc_ln674_1_reg_817[2]),
        .I3(icmp_ln674_1_reg_811),
        .I4(tmp_2_fu_472_p4[3]),
        .I5(tmp_2_fu_472_p4[4]),
        .O(\lshr_ln674_3_reg_879[3]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h03050503)) 
    \lshr_ln674_3_reg_879[4]_i_1__0 
       (.I0(\lshr_ln674_3_reg_879[5]_i_2__0_n_0 ),
        .I1(\lshr_ln674_3_reg_879[4]_i_2__0_n_0 ),
        .I2(trunc_ln674_1_reg_817[3]),
        .I3(icmp_ln674_1_reg_811),
        .I4(trunc_ln674_1_reg_817[0]),
        .O(lshr_ln674_3_fu_466_p2[4]));
  LUT6 #(
    .INIT(64'h005FBB00FF5FBBFF)) 
    \lshr_ln674_3_reg_879[4]_i_2__0 
       (.I0(trunc_ln674_1_reg_817[2]),
        .I1(tmp_2_fu_472_p4[1]),
        .I2(tmp_2_fu_472_p4[6]),
        .I3(trunc_ln674_1_reg_817[1]),
        .I4(icmp_ln674_1_reg_811),
        .I5(\lshr_ln674_3_reg_879[4]_i_3__0_n_0 ),
        .O(\lshr_ln674_3_reg_879[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hC00A)) 
    \lshr_ln674_3_reg_879[4]_i_3__0 
       (.I0(tmp_2_fu_472_p4[3]),
        .I1(tmp_2_fu_472_p4[4]),
        .I2(icmp_ln674_1_reg_811),
        .I3(trunc_ln674_1_reg_817[2]),
        .O(\lshr_ln674_3_reg_879[4]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h030A0A03)) 
    \lshr_ln674_3_reg_879[5]_i_1__0 
       (.I0(\lshr_ln674_3_reg_879[6]_i_2__0_n_0 ),
        .I1(\lshr_ln674_3_reg_879[5]_i_2__0_n_0 ),
        .I2(trunc_ln674_1_reg_817[3]),
        .I3(icmp_ln674_1_reg_811),
        .I4(trunc_ln674_1_reg_817[0]),
        .O(lshr_ln674_3_fu_466_p2[5]));
  LUT6 #(
    .INIT(64'h005FBB00FF5FBBFF)) 
    \lshr_ln674_3_reg_879[5]_i_2__0 
       (.I0(trunc_ln674_1_reg_817[2]),
        .I1(tmp_2_fu_472_p4[0]),
        .I2(tmp_2_fu_472_p4[7]),
        .I3(trunc_ln674_1_reg_817[1]),
        .I4(icmp_ln674_1_reg_811),
        .I5(\lshr_ln674_3_reg_879[5]_i_3__0_n_0 ),
        .O(\lshr_ln674_3_reg_879[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hC00A)) 
    \lshr_ln674_3_reg_879[5]_i_3__0 
       (.I0(tmp_2_fu_472_p4[2]),
        .I1(tmp_2_fu_472_p4[5]),
        .I2(icmp_ln674_1_reg_811),
        .I3(trunc_ln674_1_reg_817[2]),
        .O(\lshr_ln674_3_reg_879[5]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h2002AFFA)) 
    \lshr_ln674_3_reg_879[6]_i_1 
       (.I0(\lshr_ln674_3_reg_879[6]_i_2__0_n_0 ),
        .I1(trunc_ln674_1_reg_817[3]),
        .I2(icmp_ln674_1_reg_811),
        .I3(trunc_ln674_1_reg_817[0]),
        .I4(\lshr_ln674_3_reg_879[7]_i_3_n_0 ),
        .O(lshr_ln674_3_fu_466_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h80800500)) 
    \lshr_ln674_3_reg_879[6]_i_2__0 
       (.I0(trunc_ln674_1_reg_817[1]),
        .I1(tmp_2_fu_472_p4[6]),
        .I2(icmp_ln674_1_reg_811),
        .I3(tmp_2_fu_472_p4[1]),
        .I4(trunc_ln674_1_reg_817[2]),
        .O(\lshr_ln674_3_reg_879[6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h44440444)) 
    \lshr_ln674_3_reg_879[7]_i_1__0 
       (.I0(icmp_ln1084_reg_807),
        .I1(icmp_ln1073_reg_786_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_0),
        .I3(icmp_ln1104_reg_798_pp0_iter3_reg),
        .I4(imgInput2_data_full_n),
        .O(lshr_ln674_3_reg_8790));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h09)) 
    \lshr_ln674_3_reg_879[7]_i_2__0 
       (.I0(icmp_ln674_1_reg_811),
        .I1(trunc_ln674_1_reg_817[0]),
        .I2(\lshr_ln674_3_reg_879[7]_i_3_n_0 ),
        .O(lshr_ln674_3_fu_466_p2[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFF5FFFFFF3)) 
    \lshr_ln674_3_reg_879[7]_i_3 
       (.I0(tmp_2_fu_472_p4[7]),
        .I1(tmp_2_fu_472_p4[0]),
        .I2(trunc_ln674_1_reg_817[2]),
        .I3(trunc_ln674_1_reg_817[1]),
        .I4(icmp_ln674_1_reg_811),
        .I5(trunc_ln674_1_reg_817[3]),
        .O(\lshr_ln674_3_reg_879[7]_i_3_n_0 ));
  FDRE \lshr_ln674_3_reg_879_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8790),
        .D(lshr_ln674_3_fu_466_p2[0]),
        .Q(lshr_ln674_3_reg_879[0]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_879_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8790),
        .D(lshr_ln674_3_fu_466_p2[1]),
        .Q(lshr_ln674_3_reg_879[1]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_879_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8790),
        .D(lshr_ln674_3_fu_466_p2[2]),
        .Q(lshr_ln674_3_reg_879[2]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_879_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8790),
        .D(lshr_ln674_3_fu_466_p2[3]),
        .Q(lshr_ln674_3_reg_879[3]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_879_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8790),
        .D(lshr_ln674_3_fu_466_p2[4]),
        .Q(lshr_ln674_3_reg_879[4]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_879_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8790),
        .D(lshr_ln674_3_fu_466_p2[5]),
        .Q(lshr_ln674_3_reg_879[5]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_879_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8790),
        .D(lshr_ln674_3_fu_466_p2[6]),
        .Q(lshr_ln674_3_reg_879[6]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_879_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8790),
        .D(lshr_ln674_3_fu_466_p2[7]),
        .Q(lshr_ln674_3_reg_879[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \lshr_ln674_reg_889[0]_i_1__0 
       (.I0(\lshr_ln674_reg_889[0]_i_2__0_n_0 ),
        .I1(\lshr_ln674_reg_889[0]_i_3__0_n_0 ),
        .I2(\lshr_ln674_reg_889[0]_i_4__0_n_0 ),
        .I3(\lshr_ln674_reg_889[0]_i_5__0_n_0 ),
        .I4(\lshr_ln674_reg_889[1]_i_2__0_n_0 ),
        .I5(trunc_ln674_reg_845[3]),
        .O(lshr_ln674_fu_517_p2[0]));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_889[0]_i_2__0 
       (.I0(tmp_2_fu_472_p4[4]),
        .I1(tmp_2_fu_472_p4[3]),
        .I2(icmp_ln674_reg_838),
        .I3(trunc_ln674_reg_845[2]),
        .I4(tmp_2_fu_472_p4[0]),
        .I5(tmp_2_fu_472_p4[7]),
        .O(\lshr_ln674_reg_889[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln674_reg_889[0]_i_3__0 
       (.I0(icmp_ln674_reg_838),
        .I1(trunc_ln674_reg_845[1]),
        .O(\lshr_ln674_reg_889[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_889[0]_i_4__0 
       (.I0(tmp_2_fu_472_p4[6]),
        .I1(tmp_2_fu_472_p4[1]),
        .I2(icmp_ln674_reg_838),
        .I3(trunc_ln674_reg_845[2]),
        .I4(tmp_2_fu_472_p4[2]),
        .I5(tmp_2_fu_472_p4[5]),
        .O(\lshr_ln674_reg_889[0]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln674_reg_889[0]_i_5__0 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I1(icmp_ln674_reg_838),
        .O(\lshr_ln674_reg_889[0]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h23322002)) 
    \lshr_ln674_reg_889[1]_i_1__0 
       (.I0(\lshr_ln674_reg_889[1]_i_2__0_n_0 ),
        .I1(trunc_ln674_reg_845[3]),
        .I2(icmp_ln674_reg_838),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(\lshr_ln674_reg_889[2]_i_2__0_n_0 ),
        .O(lshr_ln674_fu_517_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \lshr_ln674_reg_889[1]_i_2__0 
       (.I0(\lshr_ln674_reg_889[3]_i_3__0_n_0 ),
        .I1(icmp_ln674_reg_838),
        .I2(trunc_ln674_reg_845[1]),
        .I3(\lshr_ln674_reg_889[1]_i_3__0_n_0 ),
        .O(\lshr_ln674_reg_889[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_889[1]_i_3__0 
       (.I0(tmp_2_fu_472_p4[5]),
        .I1(tmp_2_fu_472_p4[2]),
        .I2(icmp_ln674_reg_838),
        .I3(trunc_ln674_reg_845[2]),
        .I4(tmp_2_fu_472_p4[1]),
        .I5(tmp_2_fu_472_p4[6]),
        .O(\lshr_ln674_reg_889[1]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h23322002)) 
    \lshr_ln674_reg_889[2]_i_1__0 
       (.I0(\lshr_ln674_reg_889[2]_i_2__0_n_0 ),
        .I1(trunc_ln674_reg_845[3]),
        .I2(icmp_ln674_reg_838),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(\lshr_ln674_reg_889[3]_i_2__0_n_0 ),
        .O(lshr_ln674_fu_517_p2[2]));
  LUT6 #(
    .INIT(64'hFF0AC0FF000AC000)) 
    \lshr_ln674_reg_889[2]_i_2__0 
       (.I0(tmp_2_fu_472_p4[3]),
        .I1(tmp_2_fu_472_p4[4]),
        .I2(trunc_ln674_reg_845[2]),
        .I3(icmp_ln674_reg_838),
        .I4(trunc_ln674_reg_845[1]),
        .I5(\lshr_ln674_reg_889[0]_i_4__0_n_0 ),
        .O(\lshr_ln674_reg_889[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h23322002)) 
    \lshr_ln674_reg_889[3]_i_1__0 
       (.I0(\lshr_ln674_reg_889[3]_i_2__0_n_0 ),
        .I1(trunc_ln674_reg_845[3]),
        .I2(icmp_ln674_reg_838),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(\lshr_ln674_reg_889[4]_i_2__0_n_0 ),
        .O(lshr_ln674_fu_517_p2[3]));
  LUT6 #(
    .INIT(64'hFF0AC0FF000AC000)) 
    \lshr_ln674_reg_889[3]_i_2__0 
       (.I0(tmp_2_fu_472_p4[2]),
        .I1(tmp_2_fu_472_p4[5]),
        .I2(trunc_ln674_reg_845[2]),
        .I3(icmp_ln674_reg_838),
        .I4(trunc_ln674_reg_845[1]),
        .I5(\lshr_ln674_reg_889[3]_i_3__0_n_0 ),
        .O(\lshr_ln674_reg_889[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_889[3]_i_3__0 
       (.I0(tmp_2_fu_472_p4[7]),
        .I1(tmp_2_fu_472_p4[0]),
        .I2(icmp_ln674_reg_838),
        .I3(trunc_ln674_reg_845[2]),
        .I4(tmp_2_fu_472_p4[3]),
        .I5(tmp_2_fu_472_p4[4]),
        .O(\lshr_ln674_reg_889[3]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h23322002)) 
    \lshr_ln674_reg_889[4]_i_1__0 
       (.I0(\lshr_ln674_reg_889[4]_i_2__0_n_0 ),
        .I1(trunc_ln674_reg_845[3]),
        .I2(icmp_ln674_reg_838),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(\lshr_ln674_reg_889[5]_i_2__0_n_0 ),
        .O(lshr_ln674_fu_517_p2[4]));
  LUT6 #(
    .INIT(64'hFF0AC0FF000AC000)) 
    \lshr_ln674_reg_889[4]_i_2__0 
       (.I0(tmp_2_fu_472_p4[1]),
        .I1(tmp_2_fu_472_p4[6]),
        .I2(trunc_ln674_reg_845[2]),
        .I3(icmp_ln674_reg_838),
        .I4(trunc_ln674_reg_845[1]),
        .I5(\lshr_ln674_reg_889[4]_i_3__0_n_0 ),
        .O(\lshr_ln674_reg_889[4]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hC00A)) 
    \lshr_ln674_reg_889[4]_i_3__0 
       (.I0(tmp_2_fu_472_p4[3]),
        .I1(tmp_2_fu_472_p4[4]),
        .I2(trunc_ln674_reg_845[2]),
        .I3(icmp_ln674_reg_838),
        .O(\lshr_ln674_reg_889[4]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h000082BE)) 
    \lshr_ln674_reg_889[5]_i_1__0 
       (.I0(\lshr_ln674_reg_889[5]_i_2__0_n_0 ),
        .I1(icmp_ln674_reg_838),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I3(\lshr_ln674_reg_889[6]_i_2__0_n_0 ),
        .I4(trunc_ln674_reg_845[3]),
        .O(lshr_ln674_fu_517_p2[5]));
  LUT6 #(
    .INIT(64'hFF0AC0FF000AC000)) 
    \lshr_ln674_reg_889[5]_i_2__0 
       (.I0(tmp_2_fu_472_p4[0]),
        .I1(tmp_2_fu_472_p4[7]),
        .I2(trunc_ln674_reg_845[2]),
        .I3(icmp_ln674_reg_838),
        .I4(trunc_ln674_reg_845[1]),
        .I5(\lshr_ln674_reg_889[5]_i_3__0_n_0 ),
        .O(\lshr_ln674_reg_889[5]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hC00A)) 
    \lshr_ln674_reg_889[5]_i_3__0 
       (.I0(tmp_2_fu_472_p4[2]),
        .I1(tmp_2_fu_472_p4[5]),
        .I2(trunc_ln674_reg_845[2]),
        .I3(icmp_ln674_reg_838),
        .O(\lshr_ln674_reg_889[5]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h10011551)) 
    \lshr_ln674_reg_889[6]_i_1__0 
       (.I0(trunc_ln674_reg_845[3]),
        .I1(\lshr_ln674_reg_889[6]_i_2__0_n_0 ),
        .I2(icmp_ln674_reg_838),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(\lshr_ln674_reg_889[6]_i_3__0_n_0 ),
        .O(\lshr_ln674_reg_889[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h7EFE7FFF)) 
    \lshr_ln674_reg_889[6]_i_2__0 
       (.I0(trunc_ln674_reg_845[1]),
        .I1(icmp_ln674_reg_838),
        .I2(trunc_ln674_reg_845[2]),
        .I3(tmp_2_fu_472_p4[6]),
        .I4(tmp_2_fu_472_p4[1]),
        .O(\lshr_ln674_reg_889[6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h7EFE7FFF)) 
    \lshr_ln674_reg_889[6]_i_3__0 
       (.I0(trunc_ln674_reg_845[1]),
        .I1(icmp_ln674_reg_838),
        .I2(trunc_ln674_reg_845[2]),
        .I3(tmp_2_fu_472_p4[7]),
        .I4(tmp_2_fu_472_p4[0]),
        .O(\lshr_ln674_reg_889[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hA000000000000088)) 
    \lshr_ln674_reg_889[7]_i_1__0 
       (.I0(\lshr_ln674_reg_889[7]_i_2__0_n_0 ),
        .I1(tmp_2_fu_472_p4[0]),
        .I2(tmp_2_fu_472_p4[7]),
        .I3(trunc_ln674_reg_845[2]),
        .I4(icmp_ln674_reg_838),
        .I5(trunc_ln674_reg_845[1]),
        .O(lshr_ln674_fu_517_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \lshr_ln674_reg_889[7]_i_2__0 
       (.I0(trunc_ln674_reg_845[3]),
        .I1(icmp_ln674_reg_838),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .O(\lshr_ln674_reg_889[7]_i_2__0_n_0 ));
  FDRE \lshr_ln674_reg_889_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(lshr_ln674_fu_517_p2[0]),
        .Q(lshr_ln674_reg_889[0]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_889_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(lshr_ln674_fu_517_p2[1]),
        .Q(lshr_ln674_reg_889[1]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_889_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(lshr_ln674_fu_517_p2[2]),
        .Q(lshr_ln674_reg_889[2]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_889_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(lshr_ln674_fu_517_p2[3]),
        .Q(lshr_ln674_reg_889[3]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_889_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(lshr_ln674_fu_517_p2[4]),
        .Q(lshr_ln674_reg_889[4]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_889_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(lshr_ln674_fu_517_p2[5]),
        .Q(lshr_ln674_reg_889[5]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_889_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(\lshr_ln674_reg_889[6]_i_1__0_n_0 ),
        .Q(lshr_ln674_reg_889[6]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_889_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(lshr_ln674_fu_517_p2[7]),
        .Q(lshr_ln674_reg_889[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \mOutPtr[1]_i_2__13 
       (.I0(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .I1(Q[1]),
        .I2(icmp_ln1104_reg_798_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4_reg_n_0),
        .I4(imgInput2_data_full_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_32s_32s_32_2_1 mul_32s_32s_32_2_1_U38
       (.D({\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 ,mul_32s_32s_32_2_1_U38_n_16,mul_32s_32s_32_2_1_U38_n_17,mul_32s_32s_32_2_1_U38_n_18,mul_32s_32s_32_2_1_U38_n_19,mul_32s_32s_32_2_1_U38_n_20,mul_32s_32s_32_2_1_U38_n_21,mul_32s_32s_32_2_1_U38_n_22,mul_32s_32s_32_2_1_U38_n_23,mul_32s_32s_32_2_1_U38_n_24,mul_32s_32s_32_2_1_U38_n_25,mul_32s_32s_32_2_1_U38_n_26,mul_32s_32s_32_2_1_U38_n_27,mul_32s_32s_32_2_1_U38_n_28,mul_32s_32s_32_2_1_U38_n_29,mul_32s_32s_32_2_1_U38_n_30,mul_32s_32s_32_2_1_U38_n_31}),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg__0(p_reg__0));
  LUT4 #(
    .INIT(16'h0080)) 
    \p_Val2_s_fu_96[7]_i_1__0 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln1073_reg_786_pp0_iter1_reg),
        .I2(icmp_ln1084_reg_807),
        .I3(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .O(p_Val2_s_fu_960));
  FDRE \p_Val2_s_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_960),
        .D(D[0]),
        .Q(tmp_2_fu_472_p4[7]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_960),
        .D(D[1]),
        .Q(tmp_2_fu_472_p4[6]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_960),
        .D(D[2]),
        .Q(tmp_2_fu_472_p4[5]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_960),
        .D(D[3]),
        .Q(tmp_2_fu_472_p4[4]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_960),
        .D(D[4]),
        .Q(tmp_2_fu_472_p4[3]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_960),
        .D(D[5]),
        .Q(tmp_2_fu_472_p4[2]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_960),
        .D(D[6]),
        .Q(tmp_2_fu_472_p4[1]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_960),
        .D(D[7]),
        .Q(tmp_2_fu_472_p4[0]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_fu_920_inferred__0/i___2_carry 
       (.CI(1'b0),
        .CO({\rem_fu_920_inferred__0/i___2_carry_n_0 ,\rem_fu_920_inferred__0/i___2_carry_n_1 ,\rem_fu_920_inferred__0/i___2_carry_n_2 ,\rem_fu_920_inferred__0/i___2_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i___2_carry_i_1__0_n_0,i___2_carry_i_2__0_n_0,i___2_carry_i_3__0_n_0,1'b0}),
        .O({\rem_fu_920_inferred__0/i___2_carry_n_4 ,\rem_fu_920_inferred__0/i___2_carry_n_5 ,\rem_fu_920_inferred__0/i___2_carry_n_6 ,\rem_fu_920_inferred__0/i___2_carry_n_7 }),
        .S({i___2_carry_i_4__0_n_0,i___2_carry_i_5__0_n_0,i___2_carry_i_6__0_n_0,i___2_carry_i_7__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_fu_920_inferred__0/i___2_carry__0 
       (.CI(\rem_fu_920_inferred__0/i___2_carry_n_0 ),
        .CO({\rem_fu_920_inferred__0/i___2_carry__0_n_0 ,\rem_fu_920_inferred__0/i___2_carry__0_n_1 ,\rem_fu_920_inferred__0/i___2_carry__0_n_2 ,\rem_fu_920_inferred__0/i___2_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i___2_carry__0_i_1__0_n_0,i___2_carry__0_i_2__0_n_0,1'b0,i___2_carry__0_i_3__0_n_0}),
        .O({\rem_fu_920_inferred__0/i___2_carry__0_n_4 ,\rem_fu_920_inferred__0/i___2_carry__0_n_5 ,\rem_fu_920_inferred__0/i___2_carry__0_n_6 ,\rem_fu_920_inferred__0/i___2_carry__0_n_7 }),
        .S({i___2_carry__0_i_4__0_n_0,i___2_carry__0_i_5__0_n_0,i___2_carry__0_i_6__0_n_0,i___2_carry__0_i_7__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_fu_920_inferred__0/i___2_carry__1 
       (.CI(\rem_fu_920_inferred__0/i___2_carry__0_n_0 ),
        .CO({\rem_fu_920_inferred__0/i___2_carry__1_n_0 ,\rem_fu_920_inferred__0/i___2_carry__1_n_1 ,\rem_fu_920_inferred__0/i___2_carry__1_n_2 ,\rem_fu_920_inferred__0/i___2_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\rem_fu_92_reg_n_0_[10] ,i___2_carry__1_i_1__0_n_0,i___2_carry__1_i_2__0_n_0,i___2_carry__1_i_3__0_n_0}),
        .O({\rem_fu_920_inferred__0/i___2_carry__1_n_4 ,\rem_fu_920_inferred__0/i___2_carry__1_n_5 ,\rem_fu_920_inferred__0/i___2_carry__1_n_6 ,\rem_fu_920_inferred__0/i___2_carry__1_n_7 }),
        .S({i___2_carry__1_i_4__0_n_0,i___2_carry__1_i_5__0_n_0,i___2_carry__1_i_6__0_n_0,i___2_carry__1_i_7__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_fu_920_inferred__0/i___2_carry__2 
       (.CI(\rem_fu_920_inferred__0/i___2_carry__1_n_0 ),
        .CO({\rem_fu_920_inferred__0/i___2_carry__2_n_0 ,\rem_fu_920_inferred__0/i___2_carry__2_n_1 ,\rem_fu_920_inferred__0/i___2_carry__2_n_2 ,\rem_fu_920_inferred__0/i___2_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\rem_fu_92_reg_n_0_[14] ,\rem_fu_92_reg_n_0_[13] ,\rem_fu_92_reg_n_0_[12] ,\rem_fu_92_reg_n_0_[11] }),
        .O({\rem_fu_920_inferred__0/i___2_carry__2_n_4 ,\rem_fu_920_inferred__0/i___2_carry__2_n_5 ,\rem_fu_920_inferred__0/i___2_carry__2_n_6 ,\rem_fu_920_inferred__0/i___2_carry__2_n_7 }),
        .S({i___2_carry__2_i_1__0_n_0,i___2_carry__2_i_2__0_n_0,i___2_carry__2_i_3__0_n_0,i___2_carry__2_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_fu_920_inferred__0/i___2_carry__3 
       (.CI(\rem_fu_920_inferred__0/i___2_carry__2_n_0 ),
        .CO({\rem_fu_920_inferred__0/i___2_carry__3_n_0 ,\rem_fu_920_inferred__0/i___2_carry__3_n_1 ,\rem_fu_920_inferred__0/i___2_carry__3_n_2 ,\rem_fu_920_inferred__0/i___2_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\rem_fu_92_reg_n_0_[18] ,\rem_fu_92_reg_n_0_[17] ,\rem_fu_92_reg_n_0_[16] ,\rem_fu_92_reg_n_0_[15] }),
        .O({\rem_fu_920_inferred__0/i___2_carry__3_n_4 ,\rem_fu_920_inferred__0/i___2_carry__3_n_5 ,\rem_fu_920_inferred__0/i___2_carry__3_n_6 ,\rem_fu_920_inferred__0/i___2_carry__3_n_7 }),
        .S({i___2_carry__3_i_1__0_n_0,i___2_carry__3_i_2__0_n_0,i___2_carry__3_i_3__0_n_0,i___2_carry__3_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_fu_920_inferred__0/i___2_carry__4 
       (.CI(\rem_fu_920_inferred__0/i___2_carry__3_n_0 ),
        .CO({\rem_fu_920_inferred__0/i___2_carry__4_n_0 ,\rem_fu_920_inferred__0/i___2_carry__4_n_1 ,\rem_fu_920_inferred__0/i___2_carry__4_n_2 ,\rem_fu_920_inferred__0/i___2_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\rem_fu_92_reg_n_0_[22] ,\rem_fu_92_reg_n_0_[21] ,\rem_fu_92_reg_n_0_[20] ,\rem_fu_92_reg_n_0_[19] }),
        .O({\rem_fu_920_inferred__0/i___2_carry__4_n_4 ,\rem_fu_920_inferred__0/i___2_carry__4_n_5 ,\rem_fu_920_inferred__0/i___2_carry__4_n_6 ,\rem_fu_920_inferred__0/i___2_carry__4_n_7 }),
        .S({i___2_carry__4_i_1__0_n_0,i___2_carry__4_i_2__0_n_0,i___2_carry__4_i_3__0_n_0,i___2_carry__4_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_fu_920_inferred__0/i___2_carry__5 
       (.CI(\rem_fu_920_inferred__0/i___2_carry__4_n_0 ),
        .CO({\rem_fu_920_inferred__0/i___2_carry__5_n_0 ,\rem_fu_920_inferred__0/i___2_carry__5_n_1 ,\rem_fu_920_inferred__0/i___2_carry__5_n_2 ,\rem_fu_920_inferred__0/i___2_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\rem_fu_92_reg_n_0_[26] ,\rem_fu_92_reg_n_0_[25] ,\rem_fu_92_reg_n_0_[24] ,\rem_fu_92_reg_n_0_[23] }),
        .O({\rem_fu_920_inferred__0/i___2_carry__5_n_4 ,\rem_fu_920_inferred__0/i___2_carry__5_n_5 ,\rem_fu_920_inferred__0/i___2_carry__5_n_6 ,\rem_fu_920_inferred__0/i___2_carry__5_n_7 }),
        .S({i___2_carry__5_i_1__0_n_0,i___2_carry__5_i_2__0_n_0,i___2_carry__5_i_3__0_n_0,i___2_carry__5_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_fu_920_inferred__0/i___2_carry__6 
       (.CI(\rem_fu_920_inferred__0/i___2_carry__5_n_0 ),
        .CO({\NLW_rem_fu_920_inferred__0/i___2_carry__6_CO_UNCONNECTED [3],\rem_fu_920_inferred__0/i___2_carry__6_n_1 ,\rem_fu_920_inferred__0/i___2_carry__6_n_2 ,\rem_fu_920_inferred__0/i___2_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\rem_fu_92_reg_n_0_[29] ,\rem_fu_92_reg_n_0_[28] ,\rem_fu_92_reg_n_0_[27] }),
        .O({\rem_fu_920_inferred__0/i___2_carry__6_n_4 ,\rem_fu_920_inferred__0/i___2_carry__6_n_5 ,\rem_fu_920_inferred__0/i___2_carry__6_n_6 ,\rem_fu_920_inferred__0/i___2_carry__6_n_7 }),
        .S({i___2_carry__6_i_1__0_n_0,i___2_carry__6_i_2__0_n_0,i___2_carry__6_i_3__0_n_0,i___2_carry__6_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \rem_fu_92[31]_i_1__0 
       (.I0(ap_done_reg),
        .I1(ap_CS_fsm_state1),
        .I2(cols_c14_empty_n),
        .I3(AxiStream2MatStream_U0_ap_start),
        .I4(rows_c13_empty_n),
        .I5(last_blk_width_c_empty_n),
        .O(AxiStream2MatStream_U0_last_blk_width_read));
  LUT4 #(
    .INIT(16'h0800)) 
    \rem_fu_92[31]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(icmp_ln1073_reg_786),
        .I2(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\rem_fu_92[31]_i_2__0_n_0 ));
  FDRE \rem_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry_n_7 ),
        .Q(\rem_fu_92_reg_n_0_[0] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[10] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__1_n_5 ),
        .Q(\rem_fu_92_reg_n_0_[10] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[11] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__1_n_4 ),
        .Q(\rem_fu_92_reg_n_0_[11] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[12] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__2_n_7 ),
        .Q(\rem_fu_92_reg_n_0_[12] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[13] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__2_n_6 ),
        .Q(\rem_fu_92_reg_n_0_[13] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[14] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__2_n_5 ),
        .Q(\rem_fu_92_reg_n_0_[14] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[15] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__2_n_4 ),
        .Q(\rem_fu_92_reg_n_0_[15] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[16] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__3_n_7 ),
        .Q(\rem_fu_92_reg_n_0_[16] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[17] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__3_n_6 ),
        .Q(\rem_fu_92_reg_n_0_[17] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[18] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__3_n_5 ),
        .Q(\rem_fu_92_reg_n_0_[18] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[19] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__3_n_4 ),
        .Q(\rem_fu_92_reg_n_0_[19] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry_n_6 ),
        .Q(\rem_fu_92_reg_n_0_[1] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[20] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__4_n_7 ),
        .Q(\rem_fu_92_reg_n_0_[20] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[21] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__4_n_6 ),
        .Q(\rem_fu_92_reg_n_0_[21] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[22] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__4_n_5 ),
        .Q(\rem_fu_92_reg_n_0_[22] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[23] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__4_n_4 ),
        .Q(\rem_fu_92_reg_n_0_[23] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[24] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__5_n_7 ),
        .Q(\rem_fu_92_reg_n_0_[24] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[25] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__5_n_6 ),
        .Q(\rem_fu_92_reg_n_0_[25] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[26] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__5_n_5 ),
        .Q(\rem_fu_92_reg_n_0_[26] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[27] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__5_n_4 ),
        .Q(\rem_fu_92_reg_n_0_[27] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[28] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__6_n_7 ),
        .Q(\rem_fu_92_reg_n_0_[28] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[29] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__6_n_6 ),
        .Q(\rem_fu_92_reg_n_0_[29] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry_n_5 ),
        .Q(\rem_fu_92_reg_n_0_[2] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[30] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__6_n_5 ),
        .Q(\rem_fu_92_reg_n_0_[30] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[31] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__6_n_4 ),
        .Q(\rem_fu_92_reg_n_0_[31] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry_n_4 ),
        .Q(\rem_fu_92_reg_n_0_[3] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__0_n_7 ),
        .Q(\rem_fu_92_reg_n_0_[4] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__0_n_6 ),
        .Q(\rem_fu_92_reg_n_0_[5] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__0_n_5 ),
        .Q(\rem_fu_92_reg_n_0_[6] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__0_n_4 ),
        .Q(\rem_fu_92_reg_n_0_[7] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[8] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__1_n_7 ),
        .Q(\rem_fu_92_reg_n_0_[8] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[9] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2__0_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__1_n_6 ),
        .Q(\rem_fu_92_reg_n_0_[9] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  LUT6 #(
    .INIT(64'h0000200000000001)) 
    \shl_ln414_reg_894[0]_i_1__0 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I1(trunc_ln414_reg_865),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I3(icmp_ln414_reg_857),
        .I4(\shl_ln414_reg_894_reg[0]_0 ),
        .I5(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .O(shl_ln414_fu_577_p2[0]));
  LUT6 #(
    .INIT(64'h000F00220011000F)) 
    \shl_ln414_reg_894[1]_i_1__0 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I1(\shl_ln414_reg_894[1]_i_2__0_n_0 ),
        .I2(\shl_ln414_reg_894[2]_i_2__0_n_0 ),
        .I3(trunc_ln414_reg_865),
        .I4(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I5(icmp_ln414_reg_857),
        .O(shl_ln414_fu_577_p2[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF6F666FFF)) 
    \shl_ln414_reg_894[1]_i_2__0 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I1(icmp_ln414_reg_857),
        .I2(\shl_ln414_reg_894[7]_i_3__0_1 [0]),
        .I3(\shl_ln414_reg_894_reg[1]_0 ),
        .I4(\shl_ln414_reg_894[7]_i_3__0_0 [0]),
        .I5(add_ln674_1_reg_852),
        .O(\shl_ln414_reg_894[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h03050503)) 
    \shl_ln414_reg_894[2]_i_1__0 
       (.I0(\shl_ln414_reg_894[2]_i_2__0_n_0 ),
        .I1(\shl_ln414_reg_894[3]_i_2__0_n_0 ),
        .I2(trunc_ln414_reg_865),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(icmp_ln414_reg_857),
        .O(shl_ln414_fu_577_p2[2]));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFEFE)) 
    \shl_ln414_reg_894[2]_i_2__0 
       (.I0(\shl_ln414_reg_894_reg[7]_0 ),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(add_ln674_1_reg_852),
        .I5(icmp_ln414_reg_857),
        .O(\shl_ln414_reg_894[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h03050503)) 
    \shl_ln414_reg_894[3]_i_1__0 
       (.I0(\shl_ln414_reg_894[3]_i_2__0_n_0 ),
        .I1(\shl_ln414_reg_894[4]_i_2__0_n_0 ),
        .I2(trunc_ln414_reg_865),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(icmp_ln414_reg_857),
        .O(shl_ln414_fu_577_p2[3]));
  LUT6 #(
    .INIT(64'hFBFBFBFBEFEFECEF)) 
    \shl_ln414_reg_894[3]_i_2__0 
       (.I0(\shl_ln414_reg_894_reg[0]_0 ),
        .I1(icmp_ln414_reg_857),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I3(D[2]),
        .I4(add_ln674_1_reg_852),
        .I5(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .O(\shl_ln414_reg_894[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h03050503)) 
    \shl_ln414_reg_894[4]_i_1__0 
       (.I0(\shl_ln414_reg_894[4]_i_2__0_n_0 ),
        .I1(\shl_ln414_reg_894[5]_i_2__0_n_0 ),
        .I2(trunc_ln414_reg_865),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(icmp_ln414_reg_857),
        .O(shl_ln414_fu_577_p2[4]));
  LUT5 #(
    .INIT(32'hFBEF3BEC)) 
    \shl_ln414_reg_894[4]_i_2__0 
       (.I0(\shl_ln414_reg_894_reg[4]_0 ),
        .I1(icmp_ln414_reg_857),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I4(\shl_ln414_reg_894_reg[6]_0 ),
        .O(\shl_ln414_reg_894[4]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h03050503)) 
    \shl_ln414_reg_894[5]_i_1__0 
       (.I0(\shl_ln414_reg_894[5]_i_2__0_n_0 ),
        .I1(\shl_ln414_reg_894[6]_i_2__0_n_0 ),
        .I2(trunc_ln414_reg_865),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(icmp_ln414_reg_857),
        .O(shl_ln414_fu_577_p2[5]));
  LUT6 #(
    .INIT(64'hFFFDDFFF00FDDF00)) 
    \shl_ln414_reg_894[5]_i_2__0 
       (.I0(D[2]),
        .I1(add_ln674_1_reg_852),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I3(icmp_ln414_reg_857),
        .I4(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I5(\shl_ln414_reg_894_reg[4]_1 ),
        .O(\shl_ln414_reg_894[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h31130110)) 
    \shl_ln414_reg_894[6]_i_1__0 
       (.I0(\shl_ln414_reg_894[6]_i_2__0_n_0 ),
        .I1(trunc_ln414_reg_865),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I3(icmp_ln414_reg_857),
        .I4(\shl_ln414_reg_894[7]_i_3__0_n_0 ),
        .O(shl_ln414_fu_577_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFEDF0ED0)) 
    \shl_ln414_reg_894[6]_i_2__0 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I1(\shl_ln414_reg_894_reg[6]_0 ),
        .I2(icmp_ln414_reg_857),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I4(\shl_ln414_reg_894[7]_i_5__0_n_0 ),
        .O(\shl_ln414_reg_894[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \shl_ln414_reg_894[7]_i_11__0 
       (.I0(trunc_ln414_reg_865),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I2(icmp_ln414_reg_857),
        .O(\shl_ln414_reg_894[7]_i_11__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shl_ln414_reg_894[7]_i_13__0 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .O(\trunc_ln1086_reg_833_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \shl_ln414_reg_894[7]_i_14__0 
       (.I0(add_ln674_1_reg_852),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I2(icmp_ln414_reg_857),
        .O(\add_ln674_1_reg_852_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shl_ln414_reg_894[7]_i_15__0 
       (.I0(icmp_ln414_reg_857),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .O(\icmp_ln414_reg_857_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \shl_ln414_reg_894[7]_i_16__0 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .O(\trunc_ln1086_reg_833_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h8F88888F8F8F8F8F)) 
    \shl_ln414_reg_894[7]_i_1__0 
       (.I0(\shl_ln414_reg_894[7]_i_2__0_n_0 ),
        .I1(\shl_ln414_reg_894[7]_i_3__0_n_0 ),
        .I2(\shl_ln414_reg_894[7]_i_4__0_n_0 ),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I4(icmp_ln414_reg_857),
        .I5(\shl_ln414_reg_894[7]_i_5__0_n_0 ),
        .O(shl_ln414_fu_577_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \shl_ln414_reg_894[7]_i_2__0 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I1(icmp_ln414_reg_857),
        .I2(trunc_ln414_reg_865),
        .O(\shl_ln414_reg_894[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hD7D7D7D7141714D4)) 
    \shl_ln414_reg_894[7]_i_3__0 
       (.I0(\shl_ln414_reg_894_reg[4]_1 ),
        .I1(icmp_ln414_reg_857),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I3(\shl_ln414_reg_894[7]_i_7__0_n_0 ),
        .I4(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I5(\shl_ln414_reg_894_reg[7]_1 ),
        .O(\shl_ln414_reg_894[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h09080901FFFFFFFF)) 
    \shl_ln414_reg_894[7]_i_4__0 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I1(icmp_ln414_reg_857),
        .I2(\shl_ln414_reg_894_reg[7]_2 ),
        .I3(\shl_ln414_reg_894_reg[6]_0 ),
        .I4(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I5(\shl_ln414_reg_894[7]_i_11__0_n_0 ),
        .O(\shl_ln414_reg_894[7]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEACFFFFFEAF)) 
    \shl_ln414_reg_894[7]_i_5__0 
       (.I0(\shl_ln414_reg_894_reg[7]_0 ),
        .I1(\trunc_ln1086_reg_833_reg[0]_0 ),
        .I2(icmp_ln414_reg_857),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I4(add_ln674_1_reg_852),
        .I5(D[5]),
        .O(\shl_ln414_reg_894[7]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8FFFFFFF8FF)) 
    \shl_ln414_reg_894[7]_i_7__0 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I2(add_ln674_1_reg_852),
        .I3(\shl_ln414_reg_894[7]_i_3__0_0 [1]),
        .I4(\shl_ln414_reg_894_reg[1]_0 ),
        .I5(\shl_ln414_reg_894[7]_i_3__0_1 [1]),
        .O(\shl_ln414_reg_894[7]_i_7__0_n_0 ));
  FDRE \shl_ln414_reg_894_reg[0] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(shl_ln414_fu_577_p2[0]),
        .Q(shl_ln414_reg_894[0]),
        .R(1'b0));
  FDRE \shl_ln414_reg_894_reg[1] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(shl_ln414_fu_577_p2[1]),
        .Q(shl_ln414_reg_894[1]),
        .R(1'b0));
  FDRE \shl_ln414_reg_894_reg[2] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(shl_ln414_fu_577_p2[2]),
        .Q(shl_ln414_reg_894[2]),
        .R(1'b0));
  FDRE \shl_ln414_reg_894_reg[3] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(shl_ln414_fu_577_p2[3]),
        .Q(shl_ln414_reg_894[3]),
        .R(1'b0));
  FDRE \shl_ln414_reg_894_reg[4] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(shl_ln414_fu_577_p2[4]),
        .Q(shl_ln414_reg_894[4]),
        .R(1'b0));
  FDRE \shl_ln414_reg_894_reg[5] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(shl_ln414_fu_577_p2[5]),
        .Q(shl_ln414_reg_894[5]),
        .R(1'b0));
  FDRE \shl_ln414_reg_894_reg[6] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(shl_ln414_fu_577_p2[6]),
        .Q(shl_ln414_reg_894[6]),
        .R(1'b0));
  FDRE \shl_ln414_reg_894_reg[7] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(shl_ln414_fu_577_p2[7]),
        .Q(shl_ln414_reg_894[7]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub4_i_reg_771[3]_i_1__0 
       (.I0(last_blk_width_read_reg_754),
        .O(\sub4_i_reg_771[3]_i_1__0_n_0 ));
  FDRE \sub4_i_reg_771_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\sub4_i_reg_771[3]_i_1__0_n_0 ),
        .Q(sub4_i_reg_771),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_189_p2_carry
       (.CI(1'b0),
        .CO({sub_i_fu_189_p2_carry_n_0,sub_i_fu_189_p2_carry_n_1,sub_i_fu_189_p2_carry_n_2,sub_i_fu_189_p2_carry_n_3}),
        .CYINIT(cols_bound_per_npc_read_reg_747[0]),
        .DI(cols_bound_per_npc_read_reg_747[4:1]),
        .O(sub_i_fu_189_p2[4:1]),
        .S({sub_i_fu_189_p2_carry_i_1__0_n_0,sub_i_fu_189_p2_carry_i_2__0_n_0,sub_i_fu_189_p2_carry_i_3__0_n_0,sub_i_fu_189_p2_carry_i_4__0_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_189_p2_carry__0
       (.CI(sub_i_fu_189_p2_carry_n_0),
        .CO({sub_i_fu_189_p2_carry__0_n_0,sub_i_fu_189_p2_carry__0_n_1,sub_i_fu_189_p2_carry__0_n_2,sub_i_fu_189_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_747[8:5]),
        .O(sub_i_fu_189_p2[8:5]),
        .S({sub_i_fu_189_p2_carry__0_i_1__0_n_0,sub_i_fu_189_p2_carry__0_i_2__0_n_0,sub_i_fu_189_p2_carry__0_i_3__0_n_0,sub_i_fu_189_p2_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__0_i_1__0
       (.I0(cols_bound_per_npc_read_reg_747[8]),
        .O(sub_i_fu_189_p2_carry__0_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__0_i_2__0
       (.I0(cols_bound_per_npc_read_reg_747[7]),
        .O(sub_i_fu_189_p2_carry__0_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__0_i_3__0
       (.I0(cols_bound_per_npc_read_reg_747[6]),
        .O(sub_i_fu_189_p2_carry__0_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__0_i_4__0
       (.I0(cols_bound_per_npc_read_reg_747[5]),
        .O(sub_i_fu_189_p2_carry__0_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_189_p2_carry__1
       (.CI(sub_i_fu_189_p2_carry__0_n_0),
        .CO({sub_i_fu_189_p2_carry__1_n_0,sub_i_fu_189_p2_carry__1_n_1,sub_i_fu_189_p2_carry__1_n_2,sub_i_fu_189_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_747[12:9]),
        .O(sub_i_fu_189_p2[12:9]),
        .S({sub_i_fu_189_p2_carry__1_i_1__0_n_0,sub_i_fu_189_p2_carry__1_i_2__0_n_0,sub_i_fu_189_p2_carry__1_i_3__0_n_0,sub_i_fu_189_p2_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__1_i_1__0
       (.I0(cols_bound_per_npc_read_reg_747[12]),
        .O(sub_i_fu_189_p2_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__1_i_2__0
       (.I0(cols_bound_per_npc_read_reg_747[11]),
        .O(sub_i_fu_189_p2_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__1_i_3__0
       (.I0(cols_bound_per_npc_read_reg_747[10]),
        .O(sub_i_fu_189_p2_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__1_i_4__0
       (.I0(cols_bound_per_npc_read_reg_747[9]),
        .O(sub_i_fu_189_p2_carry__1_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_189_p2_carry__2
       (.CI(sub_i_fu_189_p2_carry__1_n_0),
        .CO({sub_i_fu_189_p2_carry__2_n_0,sub_i_fu_189_p2_carry__2_n_1,sub_i_fu_189_p2_carry__2_n_2,sub_i_fu_189_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_747[16:13]),
        .O(sub_i_fu_189_p2[16:13]),
        .S({sub_i_fu_189_p2_carry__2_i_1__0_n_0,sub_i_fu_189_p2_carry__2_i_2__0_n_0,sub_i_fu_189_p2_carry__2_i_3__0_n_0,sub_i_fu_189_p2_carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__2_i_1__0
       (.I0(cols_bound_per_npc_read_reg_747[16]),
        .O(sub_i_fu_189_p2_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__2_i_2__0
       (.I0(cols_bound_per_npc_read_reg_747[15]),
        .O(sub_i_fu_189_p2_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__2_i_3__0
       (.I0(cols_bound_per_npc_read_reg_747[14]),
        .O(sub_i_fu_189_p2_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__2_i_4__0
       (.I0(cols_bound_per_npc_read_reg_747[13]),
        .O(sub_i_fu_189_p2_carry__2_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_189_p2_carry__3
       (.CI(sub_i_fu_189_p2_carry__2_n_0),
        .CO({sub_i_fu_189_p2_carry__3_n_0,sub_i_fu_189_p2_carry__3_n_1,sub_i_fu_189_p2_carry__3_n_2,sub_i_fu_189_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_747[20:17]),
        .O(sub_i_fu_189_p2[20:17]),
        .S({sub_i_fu_189_p2_carry__3_i_1__0_n_0,sub_i_fu_189_p2_carry__3_i_2__0_n_0,sub_i_fu_189_p2_carry__3_i_3__0_n_0,sub_i_fu_189_p2_carry__3_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__3_i_1__0
       (.I0(cols_bound_per_npc_read_reg_747[20]),
        .O(sub_i_fu_189_p2_carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__3_i_2__0
       (.I0(cols_bound_per_npc_read_reg_747[19]),
        .O(sub_i_fu_189_p2_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__3_i_3__0
       (.I0(cols_bound_per_npc_read_reg_747[18]),
        .O(sub_i_fu_189_p2_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__3_i_4__0
       (.I0(cols_bound_per_npc_read_reg_747[17]),
        .O(sub_i_fu_189_p2_carry__3_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_189_p2_carry__4
       (.CI(sub_i_fu_189_p2_carry__3_n_0),
        .CO({sub_i_fu_189_p2_carry__4_n_0,sub_i_fu_189_p2_carry__4_n_1,sub_i_fu_189_p2_carry__4_n_2,sub_i_fu_189_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_747[24:21]),
        .O(sub_i_fu_189_p2[24:21]),
        .S({sub_i_fu_189_p2_carry__4_i_1__0_n_0,sub_i_fu_189_p2_carry__4_i_2__0_n_0,sub_i_fu_189_p2_carry__4_i_3__0_n_0,sub_i_fu_189_p2_carry__4_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__4_i_1__0
       (.I0(cols_bound_per_npc_read_reg_747[24]),
        .O(sub_i_fu_189_p2_carry__4_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__4_i_2__0
       (.I0(cols_bound_per_npc_read_reg_747[23]),
        .O(sub_i_fu_189_p2_carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__4_i_3__0
       (.I0(cols_bound_per_npc_read_reg_747[22]),
        .O(sub_i_fu_189_p2_carry__4_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__4_i_4__0
       (.I0(cols_bound_per_npc_read_reg_747[21]),
        .O(sub_i_fu_189_p2_carry__4_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_189_p2_carry__5
       (.CI(sub_i_fu_189_p2_carry__4_n_0),
        .CO({sub_i_fu_189_p2_carry__5_n_0,sub_i_fu_189_p2_carry__5_n_1,sub_i_fu_189_p2_carry__5_n_2,sub_i_fu_189_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_747[28:25]),
        .O(sub_i_fu_189_p2[28:25]),
        .S({sub_i_fu_189_p2_carry__5_i_1__0_n_0,sub_i_fu_189_p2_carry__5_i_2__0_n_0,sub_i_fu_189_p2_carry__5_i_3__0_n_0,sub_i_fu_189_p2_carry__5_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__5_i_1__0
       (.I0(cols_bound_per_npc_read_reg_747[28]),
        .O(sub_i_fu_189_p2_carry__5_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__5_i_2__0
       (.I0(cols_bound_per_npc_read_reg_747[27]),
        .O(sub_i_fu_189_p2_carry__5_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__5_i_3__0
       (.I0(cols_bound_per_npc_read_reg_747[26]),
        .O(sub_i_fu_189_p2_carry__5_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__5_i_4__0
       (.I0(cols_bound_per_npc_read_reg_747[25]),
        .O(sub_i_fu_189_p2_carry__5_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_189_p2_carry__6
       (.CI(sub_i_fu_189_p2_carry__5_n_0),
        .CO({NLW_sub_i_fu_189_p2_carry__6_CO_UNCONNECTED[3:2],sub_i_fu_189_p2_carry__6_n_2,sub_i_fu_189_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cols_bound_per_npc_read_reg_747[30:29]}),
        .O({NLW_sub_i_fu_189_p2_carry__6_O_UNCONNECTED[3],sub_i_fu_189_p2[31:29]}),
        .S({1'b0,sub_i_fu_189_p2_carry__6_i_1__0_n_0,sub_i_fu_189_p2_carry__6_i_2__0_n_0,sub_i_fu_189_p2_carry__6_i_3__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__6_i_1__0
       (.I0(cols_bound_per_npc_read_reg_747[31]),
        .O(sub_i_fu_189_p2_carry__6_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__6_i_2__0
       (.I0(cols_bound_per_npc_read_reg_747[30]),
        .O(sub_i_fu_189_p2_carry__6_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__6_i_3__0
       (.I0(cols_bound_per_npc_read_reg_747[29]),
        .O(sub_i_fu_189_p2_carry__6_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry_i_1__0
       (.I0(cols_bound_per_npc_read_reg_747[4]),
        .O(sub_i_fu_189_p2_carry_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry_i_2__0
       (.I0(cols_bound_per_npc_read_reg_747[3]),
        .O(sub_i_fu_189_p2_carry_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry_i_3__0
       (.I0(cols_bound_per_npc_read_reg_747[2]),
        .O(sub_i_fu_189_p2_carry_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry_i_4__0
       (.I0(cols_bound_per_npc_read_reg_747[1]),
        .O(sub_i_fu_189_p2_carry_i_4__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_766[0]_i_1__0 
       (.I0(cols_bound_per_npc_read_reg_747[0]),
        .O(sub_i_fu_189_p2[0]));
  FDRE \sub_i_reg_766_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[0]),
        .Q(sub_i_reg_766[0]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[10]),
        .Q(sub_i_reg_766[10]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[11]),
        .Q(sub_i_reg_766[11]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[12]),
        .Q(sub_i_reg_766[12]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[13]),
        .Q(sub_i_reg_766[13]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[14]),
        .Q(sub_i_reg_766[14]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[15]),
        .Q(sub_i_reg_766[15]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[16]),
        .Q(sub_i_reg_766[16]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[17]),
        .Q(sub_i_reg_766[17]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[18]),
        .Q(sub_i_reg_766[18]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[19]),
        .Q(sub_i_reg_766[19]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[1]),
        .Q(sub_i_reg_766[1]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[20]),
        .Q(sub_i_reg_766[20]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[21]),
        .Q(sub_i_reg_766[21]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[22]),
        .Q(sub_i_reg_766[22]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[23]),
        .Q(sub_i_reg_766[23]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[24]),
        .Q(sub_i_reg_766[24]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[25]),
        .Q(sub_i_reg_766[25]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[26]),
        .Q(sub_i_reg_766[26]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[27]),
        .Q(sub_i_reg_766[27]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[28]),
        .Q(sub_i_reg_766[28]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[29]),
        .Q(sub_i_reg_766[29]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[2]),
        .Q(sub_i_reg_766[2]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[30]),
        .Q(sub_i_reg_766[30]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[31]),
        .Q(sub_i_reg_766[31]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[3]),
        .Q(sub_i_reg_766[3]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[4]),
        .Q(sub_i_reg_766[4]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[5]),
        .Q(sub_i_reg_766[5]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[6]),
        .Q(sub_i_reg_766[6]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[7]),
        .Q(sub_i_reg_766[7]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[8]),
        .Q(sub_i_reg_766[8]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[9]),
        .Q(sub_i_reg_766[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \sub_ln674_2_reg_884[1]_i_1__0 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I1(icmp_ln674_reg_838),
        .I2(trunc_ln674_reg_845[1]),
        .O(\sub_ln674_2_reg_884[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h8F70)) 
    \sub_ln674_2_reg_884[2]_i_1__0 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I1(trunc_ln674_reg_845[1]),
        .I2(icmp_ln674_reg_838),
        .I3(trunc_ln674_reg_845[2]),
        .O(\sub_ln674_2_reg_884[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \sub_ln674_2_reg_884[3]_i_1__0 
       (.I0(\icmp_ln1085_reg_828_reg_n_0_[0] ),
        .I1(icmp_ln1073_reg_786_pp0_iter1_reg),
        .I2(icmp_ln1084_reg_807),
        .I3(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .O(lshr_ln674_reg_8890));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h9555AAAA)) 
    \sub_ln674_2_reg_884[3]_i_2__0 
       (.I0(trunc_ln674_reg_845[3]),
        .I1(trunc_ln674_reg_845[2]),
        .I2(trunc_ln674_reg_845[1]),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(icmp_ln674_reg_838),
        .O(select_ln674_fu_487_p3));
  FDRE \sub_ln674_2_reg_884_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .Q(sub_ln674_2_reg_884[0]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_884_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(\sub_ln674_2_reg_884[1]_i_1__0_n_0 ),
        .Q(sub_ln674_2_reg_884[1]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_884_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(\sub_ln674_2_reg_884[2]_i_1__0_n_0 ),
        .Q(sub_ln674_2_reg_884[2]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_884_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(select_ln674_fu_487_p3),
        .Q(sub_ln674_2_reg_884[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln674_7_reg_823[1]_i_1__0 
       (.I0(\trunc_ln674_reg_845_reg[3]_i_1__0_n_7 ),
        .I1(\rem_fu_92_reg_n_0_[1] ),
        .I2(icmp_ln674_1_fu_295_p2_carry__2_n_1),
        .I3(\rem_fu_92_reg_n_0_[0] ),
        .O(sub_ln674_7_fu_329_p2[1]));
  LUT6 #(
    .INIT(64'h9996966666696999)) 
    \sub_ln674_7_reg_823[2]_i_1__0 
       (.I0(\sub_ln674_7_reg_823_reg[3]_i_2__0_n_7 ),
        .I1(\trunc_ln674_reg_845_reg[3]_i_1__0_n_6 ),
        .I2(\rem_fu_92_reg_n_0_[0] ),
        .I3(\rem_fu_92_reg_n_0_[1] ),
        .I4(\trunc_ln674_reg_845_reg[3]_i_1__0_n_7 ),
        .I5(icmp_ln674_1_fu_295_p2_carry__2_n_1),
        .O(sub_ln674_7_fu_329_p2[2]));
  LUT6 #(
    .INIT(64'h9969969966699666)) 
    \sub_ln674_7_reg_823[3]_i_1__0 
       (.I0(\sub_ln674_7_reg_823_reg[3]_i_2__0_n_6 ),
        .I1(\trunc_ln674_reg_845_reg[3]_i_1__0_n_5 ),
        .I2(icmp_ln674_1_fu_295_p2_carry__2_n_1),
        .I3(\sub_ln674_7_reg_823_reg[3]_i_2__0_n_7 ),
        .I4(\trunc_ln674_reg_845_reg[3]_i_1__0_n_6 ),
        .I5(\sub_ln674_7_reg_823[3]_i_3__0_n_0 ),
        .O(sub_ln674_7_fu_329_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \sub_ln674_7_reg_823[3]_i_3__0 
       (.I0(icmp_ln674_1_fu_295_p2_carry__2_n_1),
        .I1(\trunc_ln674_reg_845_reg[3]_i_1__0_n_7 ),
        .I2(\rem_fu_92_reg_n_0_[1] ),
        .I3(\rem_fu_92_reg_n_0_[0] ),
        .O(\sub_ln674_7_reg_823[3]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln674_7_reg_823[3]_i_4__0 
       (.I0(\rem_fu_92_reg_n_0_[3] ),
        .O(\sub_ln674_7_reg_823[3]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln674_7_reg_823[3]_i_5__0 
       (.I0(\rem_fu_92_reg_n_0_[5] ),
        .O(\sub_ln674_7_reg_823[3]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln674_7_reg_823[3]_i_6__0 
       (.I0(\rem_fu_92_reg_n_0_[4] ),
        .O(\sub_ln674_7_reg_823[3]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \sub_ln674_7_reg_823[3]_i_7__0 
       (.I0(bLast_reg_790),
        .I1(add_ln1093_reg_776),
        .I2(\rem_fu_92_reg_n_0_[3] ),
        .O(\sub_ln674_7_reg_823[3]_i_7__0_n_0 ));
  FDRE \sub_ln674_7_reg_823_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_823[1]),
        .Q(sub_ln674_7_reg_823_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_823_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_823[2]),
        .Q(sub_ln674_7_reg_823_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_823_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_823[3]),
        .Q(sub_ln674_7_reg_823_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_823_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8110),
        .D(sub_ln674_7_fu_329_p2[1]),
        .Q(sub_ln674_7_reg_823[1]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_823_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8110),
        .D(sub_ln674_7_fu_329_p2[2]),
        .Q(sub_ln674_7_reg_823[2]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_823_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8110),
        .D(sub_ln674_7_fu_329_p2[3]),
        .Q(sub_ln674_7_reg_823[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln674_7_reg_823_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\sub_ln674_7_reg_823_reg[3]_i_2__0_n_0 ,\sub_ln674_7_reg_823_reg[3]_i_2__0_n_1 ,\sub_ln674_7_reg_823_reg[3]_i_2__0_n_2 ,\sub_ln674_7_reg_823_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,\sub_ln674_7_reg_823[3]_i_4__0_n_0 ,1'b1}),
        .O({\sub_ln674_7_reg_823_reg[3]_i_2__0_n_4 ,\sub_ln674_7_reg_823_reg[3]_i_2__0_n_5 ,\sub_ln674_7_reg_823_reg[3]_i_2__0_n_6 ,\sub_ln674_7_reg_823_reg[3]_i_2__0_n_7 }),
        .S({\sub_ln674_7_reg_823[3]_i_5__0_n_0 ,\sub_ln674_7_reg_823[3]_i_6__0_n_0 ,\sub_ln674_7_reg_823[3]_i_7__0_n_0 ,\rem_fu_92_reg_n_0_[2] }));
  LUT4 #(
    .INIT(16'hF704)) 
    \sub_ln674_8_reg_916[3]_i_1__0 
       (.I0(last_blk_width_read_reg_754),
        .I1(bLast_reg_790_pp0_iter2_reg),
        .I2(\icmp_ln1073_reg_786[0]_i_2__0_n_0 ),
        .I3(sub_ln674_8_reg_916),
        .O(\sub_ln674_8_reg_916[3]_i_1__0_n_0 ));
  FDRE \sub_ln674_8_reg_916_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln674_8_reg_916[3]_i_1__0_n_0 ),
        .Q(sub_ln674_8_reg_916),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_833_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .Q(trunc_ln1086_reg_833_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_833_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .Q(trunc_ln1086_reg_833_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_833_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .Q(trunc_ln1086_reg_833_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_833_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_865),
        .Q(trunc_ln1086_reg_833_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_833_reg[0] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(\rem_fu_92_reg_n_0_[0] ),
        .Q(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_833_reg[1] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(\rem_fu_92_reg_n_0_[1] ),
        .Q(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_833_reg[2] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(\rem_fu_92_reg_n_0_[2] ),
        .Q(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_833_reg[3] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(\rem_fu_92_reg_n_0_[3] ),
        .Q(trunc_ln414_reg_865),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln414_1_reg_873[3]_i_1__0 
       (.I0(bLast_reg_790),
        .I1(last_blk_width_read_reg_754),
        .O(\trunc_ln414_1_reg_873[3]_i_1__0_n_0 ));
  FDRE \trunc_ln414_1_reg_873_reg[3] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(\trunc_ln414_1_reg_873[3]_i_1__0_n_0 ),
        .Q(trunc_ln414_1_reg_873),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_817_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8110),
        .D(\rem_fu_92_reg_n_0_[0] ),
        .Q(trunc_ln674_1_reg_817[0]),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_817_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8110),
        .D(\trunc_ln674_reg_845_reg[3]_i_1__0_n_7 ),
        .Q(trunc_ln674_1_reg_817[1]),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_817_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8110),
        .D(\trunc_ln674_reg_845_reg[3]_i_1__0_n_6 ),
        .Q(trunc_ln674_1_reg_817[2]),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_817_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8110),
        .D(\trunc_ln674_reg_845_reg[3]_i_1__0_n_5 ),
        .Q(trunc_ln674_1_reg_817[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_845[3]_i_2__0 
       (.I0(\rem_fu_92_reg_n_0_[0] ),
        .O(\trunc_ln674_reg_845[3]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_845[3]_i_3__0 
       (.I0(\rem_fu_92_reg_n_0_[3] ),
        .O(\trunc_ln674_reg_845[3]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_845[3]_i_4__0 
       (.I0(\rem_fu_92_reg_n_0_[4] ),
        .O(\trunc_ln674_reg_845[3]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_845[3]_i_5__0 
       (.I0(\rem_fu_92_reg_n_0_[2] ),
        .O(\trunc_ln674_reg_845[3]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_845[3]_i_6__0 
       (.I0(\rem_fu_92_reg_n_0_[1] ),
        .O(\trunc_ln674_reg_845[3]_i_6__0_n_0 ));
  FDRE \trunc_ln674_reg_845_reg[1] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(\trunc_ln674_reg_845_reg[3]_i_1__0_n_7 ),
        .Q(trunc_ln674_reg_845[1]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_845_reg[2] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(\trunc_ln674_reg_845_reg[3]_i_1__0_n_6 ),
        .Q(trunc_ln674_reg_845[2]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_845_reg[3] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(\trunc_ln674_reg_845_reg[3]_i_1__0_n_5 ),
        .Q(trunc_ln674_reg_845[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln674_reg_845_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\trunc_ln674_reg_845_reg[3]_i_1__0_n_0 ,\trunc_ln674_reg_845_reg[3]_i_1__0_n_1 ,\trunc_ln674_reg_845_reg[3]_i_1__0_n_2 ,\trunc_ln674_reg_845_reg[3]_i_1__0_n_3 }),
        .CYINIT(\trunc_ln674_reg_845[3]_i_2__0_n_0 ),
        .DI({1'b0,\trunc_ln674_reg_845[3]_i_3__0_n_0 ,1'b0,1'b0}),
        .O({\trunc_ln674_reg_845_reg[3]_i_1__0_n_4 ,\trunc_ln674_reg_845_reg[3]_i_1__0_n_5 ,\trunc_ln674_reg_845_reg[3]_i_1__0_n_6 ,\trunc_ln674_reg_845_reg[3]_i_1__0_n_7 }),
        .S({\trunc_ln674_reg_845[3]_i_4__0_n_0 ,\rem_fu_92_reg_n_0_[3] ,\trunc_ln674_reg_845[3]_i_5__0_n_0 ,\trunc_ln674_reg_845[3]_i_6__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "arithm_accel_AxiStream2MatStream" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_AxiStream2MatStream_45
   (\trunc_ln1086_reg_833_reg[2]_0 ,
    add_ln674_1_reg_852,
    Q,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg,
    \ap_CS_fsm_reg[0]_0 ,
    AxiStream2MatStream_U0_last_blk_width_read,
    p_Val2_s_fu_960,
    \trunc_ln1086_reg_833_reg[0]_0 ,
    \trunc_ln1086_reg_833_reg[0]_1 ,
    \add_ln674_1_reg_852_reg[3]_0 ,
    \icmp_ln414_reg_857_reg[0]_0 ,
    int_ap_start_reg,
    shiftReg_ce,
    \ap_CS_fsm_reg[1]_0 ,
    ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg,
    \bLast_reg_790_pp0_iter3_reg_reg[0]_0 ,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg,
    ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153,
    ap_clk,
    out,
    p_reg__0,
    last_blk_width_c_dout,
    ap_rst_n_inv,
    ap_rst_n,
    \SRL_SIG_reg[0][0] ,
    \ap_CS_fsm_reg[0]_1 ,
    grp_Axi2Mat_fu_82_ap_ready,
    ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg_0,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done,
    cols_c14_empty_n,
    AxiStream2MatStream_U0_ap_start,
    rows_c13_empty_n,
    last_blk_width_c_empty_n,
    imgInput1_data_full_n,
    ldata_empty_n,
    \shl_ln414_reg_894_reg[6]_0 ,
    \shl_ln414_reg_894_reg[7]_0 ,
    D,
    \shl_ln414_reg_894_reg[4]_0 ,
    \shl_ln414_reg_894_reg[4]_1 ,
    \shl_ln414_reg_894_reg[0]_0 ,
    \shl_ln414_reg_894_reg[7]_1 ,
    \shl_ln414_reg_894[7]_i_3_0 ,
    \shl_ln414_reg_894_reg[1]_0 ,
    \shl_ln414_reg_894[7]_i_3_1 ,
    \shl_ln414_reg_894_reg[7]_2 ,
    ap_start,
    ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready,
    start_once_reg_reg,
    start_for_absdiff_0_32_32_1_U0_full_n,
    ap_sync_ready);
  output [2:0]\trunc_ln1086_reg_833_reg[2]_0 ;
  output [0:0]add_ln674_1_reg_852;
  output [0:0]Q;
  output ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg;
  output [1:0]\ap_CS_fsm_reg[0]_0 ;
  output AxiStream2MatStream_U0_last_blk_width_read;
  output p_Val2_s_fu_960;
  output \trunc_ln1086_reg_833_reg[0]_0 ;
  output \trunc_ln1086_reg_833_reg[0]_1 ;
  output \add_ln674_1_reg_852_reg[3]_0 ;
  output \icmp_ln414_reg_857_reg[0]_0 ;
  output int_ap_start_reg;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[1]_0 ;
  output ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg;
  output \bLast_reg_790_pp0_iter3_reg_reg[0]_0 ;
  output ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg;
  output [7:0]ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153;
  input ap_clk;
  input [31:0]out;
  input [31:0]p_reg__0;
  input [0:0]last_blk_width_c_dout;
  input ap_rst_n_inv;
  input ap_rst_n;
  input [1:0]\SRL_SIG_reg[0][0] ;
  input \ap_CS_fsm_reg[0]_1 ;
  input grp_Axi2Mat_fu_82_ap_ready;
  input ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg_0;
  input ap_sync_reg_grp_Axi2Mat_fu_82_ap_done;
  input cols_c14_empty_n;
  input AxiStream2MatStream_U0_ap_start;
  input rows_c13_empty_n;
  input last_blk_width_c_empty_n;
  input imgInput1_data_full_n;
  input ldata_empty_n;
  input \shl_ln414_reg_894_reg[6]_0 ;
  input \shl_ln414_reg_894_reg[7]_0 ;
  input [7:0]D;
  input \shl_ln414_reg_894_reg[4]_0 ;
  input \shl_ln414_reg_894_reg[4]_1 ;
  input \shl_ln414_reg_894_reg[0]_0 ;
  input \shl_ln414_reg_894_reg[7]_1 ;
  input [1:0]\shl_ln414_reg_894[7]_i_3_0 ;
  input \shl_ln414_reg_894_reg[1]_0 ;
  input [1:0]\shl_ln414_reg_894[7]_i_3_1 ;
  input \shl_ln414_reg_894_reg[7]_2 ;
  input ap_start;
  input ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready;
  input start_once_reg_reg;
  input start_for_absdiff_0_32_32_1_U0_full_n;
  input ap_sync_ready;

  wire AxiStream2MatStream_U0_ap_start;
  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [7:0]D;
  wire [0:0]Q;
  wire [1:0]\SRL_SIG_reg[0][0] ;
  wire [3:3]add_ln1093_reg_776;
  wire [3:3]add_ln674_1_fu_400_p2;
  wire [0:0]add_ln674_1_reg_852;
  wire add_ln674_1_reg_8520;
  wire \add_ln674_1_reg_852_reg[3]_0 ;
  wire [7:1]and_ln414_fu_595_p2;
  wire [7:0]and_ln414_reg_900;
  wire \and_ln414_reg_900[0]_i_1_n_0 ;
  wire \ap_CS_fsm[4]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [1:0]\ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[0]_1 ;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state3;
  wire [4:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_reg_n_0;
  wire [7:0]ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153;
  wire ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_1530;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_2_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_3_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_2_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_3_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_4_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_2_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_3_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_4_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_2_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_3_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_4_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_2_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_3_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_4_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_2_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_3_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_4_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_2_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_3_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_4_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_3_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_4_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_5_n_0 ;
  wire \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_6_n_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg_0;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_done;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg;
  wire [31:16]\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 ;
  wire bLast_fu_221_p2_carry__0_i_1_n_0;
  wire bLast_fu_221_p2_carry__0_i_2_n_0;
  wire bLast_fu_221_p2_carry__0_i_3_n_0;
  wire bLast_fu_221_p2_carry__0_i_4_n_0;
  wire bLast_fu_221_p2_carry__0_n_0;
  wire bLast_fu_221_p2_carry__0_n_1;
  wire bLast_fu_221_p2_carry__0_n_2;
  wire bLast_fu_221_p2_carry__0_n_3;
  wire bLast_fu_221_p2_carry__1_i_1_n_0;
  wire bLast_fu_221_p2_carry__1_i_2_n_0;
  wire bLast_fu_221_p2_carry__1_i_3_n_0;
  wire bLast_fu_221_p2_carry__1_n_1;
  wire bLast_fu_221_p2_carry__1_n_2;
  wire bLast_fu_221_p2_carry__1_n_3;
  wire bLast_fu_221_p2_carry_i_1_n_0;
  wire bLast_fu_221_p2_carry_i_2_n_0;
  wire bLast_fu_221_p2_carry_i_3_n_0;
  wire bLast_fu_221_p2_carry_i_4_n_0;
  wire bLast_fu_221_p2_carry_n_0;
  wire bLast_fu_221_p2_carry_n_1;
  wire bLast_fu_221_p2_carry_n_2;
  wire bLast_fu_221_p2_carry_n_3;
  wire bLast_reg_790;
  wire \bLast_reg_790[0]_i_1_n_0 ;
  wire bLast_reg_790_pp0_iter1_reg;
  wire bLast_reg_790_pp0_iter2_reg;
  wire bLast_reg_790_pp0_iter3_reg;
  wire \bLast_reg_790_pp0_iter3_reg_reg[0]_0 ;
  wire [31:0]bound_reg_761;
  wire [31:0]cols_bound_per_npc_read_reg_747;
  wire cols_c14_empty_n;
  wire grp_Axi2Mat_fu_82_ap_ready;
  wire i___2_carry__0_i_1_n_0;
  wire i___2_carry__0_i_2_n_0;
  wire i___2_carry__0_i_3_n_0;
  wire i___2_carry__0_i_4_n_0;
  wire i___2_carry__0_i_5_n_0;
  wire i___2_carry__0_i_6_n_0;
  wire i___2_carry__0_i_7_n_0;
  wire i___2_carry__1_i_1_n_0;
  wire i___2_carry__1_i_2_n_0;
  wire i___2_carry__1_i_3_n_0;
  wire i___2_carry__1_i_4_n_0;
  wire i___2_carry__1_i_5_n_0;
  wire i___2_carry__1_i_6_n_0;
  wire i___2_carry__1_i_7_n_0;
  wire i___2_carry__2_i_1_n_0;
  wire i___2_carry__2_i_2_n_0;
  wire i___2_carry__2_i_3_n_0;
  wire i___2_carry__2_i_4_n_0;
  wire i___2_carry__3_i_1_n_0;
  wire i___2_carry__3_i_2_n_0;
  wire i___2_carry__3_i_3_n_0;
  wire i___2_carry__3_i_4_n_0;
  wire i___2_carry__4_i_1_n_0;
  wire i___2_carry__4_i_2_n_0;
  wire i___2_carry__4_i_3_n_0;
  wire i___2_carry__4_i_4_n_0;
  wire i___2_carry__5_i_1_n_0;
  wire i___2_carry__5_i_2_n_0;
  wire i___2_carry__5_i_3_n_0;
  wire i___2_carry__5_i_4_n_0;
  wire i___2_carry__6_i_1_n_0;
  wire i___2_carry__6_i_2_n_0;
  wire i___2_carry__6_i_3_n_0;
  wire i___2_carry__6_i_4_n_0;
  wire i___2_carry_i_1_n_0;
  wire i___2_carry_i_2_n_0;
  wire i___2_carry_i_3_n_0;
  wire i___2_carry_i_4_n_0;
  wire i___2_carry_i_5_n_0;
  wire i___2_carry_i_6_n_0;
  wire i___2_carry_i_7_n_0;
  wire i___2_carry_i_8_n_0;
  wire i_reg_142;
  wire i_reg_1420;
  wire \i_reg_142[0]_i_4_n_0 ;
  wire [30:0]i_reg_142_reg;
  wire \i_reg_142_reg[0]_i_3_n_0 ;
  wire \i_reg_142_reg[0]_i_3_n_1 ;
  wire \i_reg_142_reg[0]_i_3_n_2 ;
  wire \i_reg_142_reg[0]_i_3_n_3 ;
  wire \i_reg_142_reg[0]_i_3_n_4 ;
  wire \i_reg_142_reg[0]_i_3_n_5 ;
  wire \i_reg_142_reg[0]_i_3_n_6 ;
  wire \i_reg_142_reg[0]_i_3_n_7 ;
  wire \i_reg_142_reg[12]_i_1_n_0 ;
  wire \i_reg_142_reg[12]_i_1_n_1 ;
  wire \i_reg_142_reg[12]_i_1_n_2 ;
  wire \i_reg_142_reg[12]_i_1_n_3 ;
  wire \i_reg_142_reg[12]_i_1_n_4 ;
  wire \i_reg_142_reg[12]_i_1_n_5 ;
  wire \i_reg_142_reg[12]_i_1_n_6 ;
  wire \i_reg_142_reg[12]_i_1_n_7 ;
  wire \i_reg_142_reg[16]_i_1_n_0 ;
  wire \i_reg_142_reg[16]_i_1_n_1 ;
  wire \i_reg_142_reg[16]_i_1_n_2 ;
  wire \i_reg_142_reg[16]_i_1_n_3 ;
  wire \i_reg_142_reg[16]_i_1_n_4 ;
  wire \i_reg_142_reg[16]_i_1_n_5 ;
  wire \i_reg_142_reg[16]_i_1_n_6 ;
  wire \i_reg_142_reg[16]_i_1_n_7 ;
  wire \i_reg_142_reg[20]_i_1_n_0 ;
  wire \i_reg_142_reg[20]_i_1_n_1 ;
  wire \i_reg_142_reg[20]_i_1_n_2 ;
  wire \i_reg_142_reg[20]_i_1_n_3 ;
  wire \i_reg_142_reg[20]_i_1_n_4 ;
  wire \i_reg_142_reg[20]_i_1_n_5 ;
  wire \i_reg_142_reg[20]_i_1_n_6 ;
  wire \i_reg_142_reg[20]_i_1_n_7 ;
  wire \i_reg_142_reg[24]_i_1_n_0 ;
  wire \i_reg_142_reg[24]_i_1_n_1 ;
  wire \i_reg_142_reg[24]_i_1_n_2 ;
  wire \i_reg_142_reg[24]_i_1_n_3 ;
  wire \i_reg_142_reg[24]_i_1_n_4 ;
  wire \i_reg_142_reg[24]_i_1_n_5 ;
  wire \i_reg_142_reg[24]_i_1_n_6 ;
  wire \i_reg_142_reg[24]_i_1_n_7 ;
  wire \i_reg_142_reg[28]_i_1_n_2 ;
  wire \i_reg_142_reg[28]_i_1_n_3 ;
  wire \i_reg_142_reg[28]_i_1_n_5 ;
  wire \i_reg_142_reg[28]_i_1_n_6 ;
  wire \i_reg_142_reg[28]_i_1_n_7 ;
  wire \i_reg_142_reg[4]_i_1_n_0 ;
  wire \i_reg_142_reg[4]_i_1_n_1 ;
  wire \i_reg_142_reg[4]_i_1_n_2 ;
  wire \i_reg_142_reg[4]_i_1_n_3 ;
  wire \i_reg_142_reg[4]_i_1_n_4 ;
  wire \i_reg_142_reg[4]_i_1_n_5 ;
  wire \i_reg_142_reg[4]_i_1_n_6 ;
  wire \i_reg_142_reg[4]_i_1_n_7 ;
  wire \i_reg_142_reg[8]_i_1_n_0 ;
  wire \i_reg_142_reg[8]_i_1_n_1 ;
  wire \i_reg_142_reg[8]_i_1_n_2 ;
  wire \i_reg_142_reg[8]_i_1_n_3 ;
  wire \i_reg_142_reg[8]_i_1_n_4 ;
  wire \i_reg_142_reg[8]_i_1_n_5 ;
  wire \i_reg_142_reg[8]_i_1_n_6 ;
  wire \i_reg_142_reg[8]_i_1_n_7 ;
  wire icmp_ln1073_fu_216_p2;
  wire icmp_ln1073_fu_216_p2_carry__0_i_1_n_0;
  wire icmp_ln1073_fu_216_p2_carry__0_i_2_n_0;
  wire icmp_ln1073_fu_216_p2_carry__0_i_3_n_0;
  wire icmp_ln1073_fu_216_p2_carry__0_i_4_n_0;
  wire icmp_ln1073_fu_216_p2_carry__0_i_5_n_0;
  wire icmp_ln1073_fu_216_p2_carry__0_i_6_n_0;
  wire icmp_ln1073_fu_216_p2_carry__0_i_7_n_0;
  wire icmp_ln1073_fu_216_p2_carry__0_i_8_n_0;
  wire icmp_ln1073_fu_216_p2_carry__0_n_0;
  wire icmp_ln1073_fu_216_p2_carry__0_n_1;
  wire icmp_ln1073_fu_216_p2_carry__0_n_2;
  wire icmp_ln1073_fu_216_p2_carry__0_n_3;
  wire icmp_ln1073_fu_216_p2_carry__1_i_1_n_0;
  wire icmp_ln1073_fu_216_p2_carry__1_i_2_n_0;
  wire icmp_ln1073_fu_216_p2_carry__1_i_3_n_0;
  wire icmp_ln1073_fu_216_p2_carry__1_i_4_n_0;
  wire icmp_ln1073_fu_216_p2_carry__1_i_5_n_0;
  wire icmp_ln1073_fu_216_p2_carry__1_i_6_n_0;
  wire icmp_ln1073_fu_216_p2_carry__1_i_7_n_0;
  wire icmp_ln1073_fu_216_p2_carry__1_i_8_n_0;
  wire icmp_ln1073_fu_216_p2_carry__1_n_0;
  wire icmp_ln1073_fu_216_p2_carry__1_n_1;
  wire icmp_ln1073_fu_216_p2_carry__1_n_2;
  wire icmp_ln1073_fu_216_p2_carry__1_n_3;
  wire icmp_ln1073_fu_216_p2_carry__2_i_1_n_0;
  wire icmp_ln1073_fu_216_p2_carry__2_i_2_n_0;
  wire icmp_ln1073_fu_216_p2_carry__2_i_3_n_0;
  wire icmp_ln1073_fu_216_p2_carry__2_i_4_n_0;
  wire icmp_ln1073_fu_216_p2_carry__2_i_5_n_0;
  wire icmp_ln1073_fu_216_p2_carry__2_i_6_n_0;
  wire icmp_ln1073_fu_216_p2_carry__2_i_7_n_0;
  wire icmp_ln1073_fu_216_p2_carry__2_i_8_n_0;
  wire icmp_ln1073_fu_216_p2_carry__2_n_1;
  wire icmp_ln1073_fu_216_p2_carry__2_n_2;
  wire icmp_ln1073_fu_216_p2_carry__2_n_3;
  wire icmp_ln1073_fu_216_p2_carry_i_1_n_0;
  wire icmp_ln1073_fu_216_p2_carry_i_2_n_0;
  wire icmp_ln1073_fu_216_p2_carry_i_3_n_0;
  wire icmp_ln1073_fu_216_p2_carry_i_4_n_0;
  wire icmp_ln1073_fu_216_p2_carry_i_5_n_0;
  wire icmp_ln1073_fu_216_p2_carry_i_6_n_0;
  wire icmp_ln1073_fu_216_p2_carry_i_7_n_0;
  wire icmp_ln1073_fu_216_p2_carry_i_8_n_0;
  wire icmp_ln1073_fu_216_p2_carry_n_0;
  wire icmp_ln1073_fu_216_p2_carry_n_1;
  wire icmp_ln1073_fu_216_p2_carry_n_2;
  wire icmp_ln1073_fu_216_p2_carry_n_3;
  wire icmp_ln1073_reg_786;
  wire \icmp_ln1073_reg_786[0]_i_2_n_0 ;
  wire \icmp_ln1073_reg_786[0]_i_3_n_0 ;
  wire icmp_ln1073_reg_786_pp0_iter1_reg;
  wire icmp_ln1073_reg_786_pp0_iter2_reg;
  wire icmp_ln1084_fu_273_p2;
  wire icmp_ln1084_fu_273_p2_carry__0_i_1_n_0;
  wire icmp_ln1084_fu_273_p2_carry__0_i_2_n_0;
  wire icmp_ln1084_fu_273_p2_carry__0_i_3_n_0;
  wire icmp_ln1084_fu_273_p2_carry__0_i_4_n_0;
  wire icmp_ln1084_fu_273_p2_carry__0_n_0;
  wire icmp_ln1084_fu_273_p2_carry__0_n_1;
  wire icmp_ln1084_fu_273_p2_carry__0_n_2;
  wire icmp_ln1084_fu_273_p2_carry__0_n_3;
  wire icmp_ln1084_fu_273_p2_carry__1_i_1_n_0;
  wire icmp_ln1084_fu_273_p2_carry__1_i_2_n_0;
  wire icmp_ln1084_fu_273_p2_carry__1_i_3_n_0;
  wire icmp_ln1084_fu_273_p2_carry__1_i_4_n_0;
  wire icmp_ln1084_fu_273_p2_carry__1_n_0;
  wire icmp_ln1084_fu_273_p2_carry__1_n_1;
  wire icmp_ln1084_fu_273_p2_carry__1_n_2;
  wire icmp_ln1084_fu_273_p2_carry__1_n_3;
  wire icmp_ln1084_fu_273_p2_carry__2_i_1_n_0;
  wire icmp_ln1084_fu_273_p2_carry__2_i_2_n_0;
  wire icmp_ln1084_fu_273_p2_carry__2_i_3_n_0;
  wire icmp_ln1084_fu_273_p2_carry__2_n_2;
  wire icmp_ln1084_fu_273_p2_carry__2_n_3;
  wire icmp_ln1084_fu_273_p2_carry_i_1_n_0;
  wire icmp_ln1084_fu_273_p2_carry_i_2_n_0;
  wire icmp_ln1084_fu_273_p2_carry_i_3_n_0;
  wire icmp_ln1084_fu_273_p2_carry_i_4_n_0;
  wire icmp_ln1084_fu_273_p2_carry_i_5_n_0;
  wire icmp_ln1084_fu_273_p2_carry_n_0;
  wire icmp_ln1084_fu_273_p2_carry_n_1;
  wire icmp_ln1084_fu_273_p2_carry_n_2;
  wire icmp_ln1084_fu_273_p2_carry_n_3;
  wire icmp_ln1084_reg_807;
  wire \icmp_ln1084_reg_807[0]_i_1_n_0 ;
  wire icmp_ln1084_reg_807_pp0_iter2_reg;
  wire \icmp_ln1085_reg_828[0]_i_10_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_11_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_12_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_13_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_1_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_2_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_3_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_4_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_5_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_6_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_7_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_8_n_0 ;
  wire \icmp_ln1085_reg_828[0]_i_9_n_0 ;
  wire icmp_ln1085_reg_828_pp0_iter2_reg;
  wire \icmp_ln1085_reg_828_reg_n_0_[0] ;
  wire icmp_ln1104_fu_226_p2;
  wire icmp_ln1104_fu_226_p2_carry__0_i_1_n_0;
  wire icmp_ln1104_fu_226_p2_carry__0_i_2_n_0;
  wire icmp_ln1104_fu_226_p2_carry__0_i_3_n_0;
  wire icmp_ln1104_fu_226_p2_carry__0_i_4_n_0;
  wire icmp_ln1104_fu_226_p2_carry__0_i_5_n_0;
  wire icmp_ln1104_fu_226_p2_carry__0_i_6_n_0;
  wire icmp_ln1104_fu_226_p2_carry__0_i_7_n_0;
  wire icmp_ln1104_fu_226_p2_carry__0_i_8_n_0;
  wire icmp_ln1104_fu_226_p2_carry__0_n_0;
  wire icmp_ln1104_fu_226_p2_carry__0_n_1;
  wire icmp_ln1104_fu_226_p2_carry__0_n_2;
  wire icmp_ln1104_fu_226_p2_carry__0_n_3;
  wire icmp_ln1104_fu_226_p2_carry__1_i_1_n_0;
  wire icmp_ln1104_fu_226_p2_carry__1_i_2_n_0;
  wire icmp_ln1104_fu_226_p2_carry__1_i_3_n_0;
  wire icmp_ln1104_fu_226_p2_carry__1_i_4_n_0;
  wire icmp_ln1104_fu_226_p2_carry__1_i_5_n_0;
  wire icmp_ln1104_fu_226_p2_carry__1_i_6_n_0;
  wire icmp_ln1104_fu_226_p2_carry__1_i_7_n_0;
  wire icmp_ln1104_fu_226_p2_carry__1_i_8_n_0;
  wire icmp_ln1104_fu_226_p2_carry__1_n_0;
  wire icmp_ln1104_fu_226_p2_carry__1_n_1;
  wire icmp_ln1104_fu_226_p2_carry__1_n_2;
  wire icmp_ln1104_fu_226_p2_carry__1_n_3;
  wire icmp_ln1104_fu_226_p2_carry__2_i_1_n_0;
  wire icmp_ln1104_fu_226_p2_carry__2_i_2_n_0;
  wire icmp_ln1104_fu_226_p2_carry__2_i_3_n_0;
  wire icmp_ln1104_fu_226_p2_carry__2_i_4_n_0;
  wire icmp_ln1104_fu_226_p2_carry__2_i_5_n_0;
  wire icmp_ln1104_fu_226_p2_carry__2_i_6_n_0;
  wire icmp_ln1104_fu_226_p2_carry__2_i_7_n_0;
  wire icmp_ln1104_fu_226_p2_carry__2_i_8_n_0;
  wire icmp_ln1104_fu_226_p2_carry__2_n_1;
  wire icmp_ln1104_fu_226_p2_carry__2_n_2;
  wire icmp_ln1104_fu_226_p2_carry__2_n_3;
  wire icmp_ln1104_fu_226_p2_carry_i_1_n_0;
  wire icmp_ln1104_fu_226_p2_carry_i_2_n_0;
  wire icmp_ln1104_fu_226_p2_carry_i_3_n_0;
  wire icmp_ln1104_fu_226_p2_carry_i_4_n_0;
  wire icmp_ln1104_fu_226_p2_carry_i_5_n_0;
  wire icmp_ln1104_fu_226_p2_carry_i_6_n_0;
  wire icmp_ln1104_fu_226_p2_carry_i_7_n_0;
  wire icmp_ln1104_fu_226_p2_carry_i_8_n_0;
  wire icmp_ln1104_fu_226_p2_carry_n_0;
  wire icmp_ln1104_fu_226_p2_carry_n_1;
  wire icmp_ln1104_fu_226_p2_carry_n_2;
  wire icmp_ln1104_fu_226_p2_carry_n_3;
  wire icmp_ln1104_reg_798;
  wire \icmp_ln1104_reg_798[0]_i_1_n_0 ;
  wire icmp_ln1104_reg_798_pp0_iter1_reg;
  wire icmp_ln1104_reg_798_pp0_iter2_reg;
  wire icmp_ln1104_reg_798_pp0_iter3_reg;
  wire icmp_ln414_fu_406_p2;
  wire icmp_ln414_fu_406_p2_carry__0_i_1_n_0;
  wire icmp_ln414_fu_406_p2_carry__0_i_2_n_0;
  wire icmp_ln414_fu_406_p2_carry__0_i_3_n_0;
  wire icmp_ln414_fu_406_p2_carry__0_i_4_n_0;
  wire icmp_ln414_fu_406_p2_carry__0_i_5_n_0;
  wire icmp_ln414_fu_406_p2_carry__0_i_6_n_0;
  wire icmp_ln414_fu_406_p2_carry__0_i_7_n_0;
  wire icmp_ln414_fu_406_p2_carry__0_i_8_n_0;
  wire icmp_ln414_fu_406_p2_carry__0_n_0;
  wire icmp_ln414_fu_406_p2_carry__0_n_1;
  wire icmp_ln414_fu_406_p2_carry__0_n_2;
  wire icmp_ln414_fu_406_p2_carry__0_n_3;
  wire icmp_ln414_fu_406_p2_carry__1_i_1_n_0;
  wire icmp_ln414_fu_406_p2_carry__1_i_2_n_0;
  wire icmp_ln414_fu_406_p2_carry__1_i_3_n_0;
  wire icmp_ln414_fu_406_p2_carry__1_i_4_n_0;
  wire icmp_ln414_fu_406_p2_carry__1_i_5_n_0;
  wire icmp_ln414_fu_406_p2_carry__1_i_6_n_0;
  wire icmp_ln414_fu_406_p2_carry__1_i_7_n_0;
  wire icmp_ln414_fu_406_p2_carry__1_i_8_n_0;
  wire icmp_ln414_fu_406_p2_carry__1_n_0;
  wire icmp_ln414_fu_406_p2_carry__1_n_1;
  wire icmp_ln414_fu_406_p2_carry__1_n_2;
  wire icmp_ln414_fu_406_p2_carry__1_n_3;
  wire icmp_ln414_fu_406_p2_carry__2_i_1_n_0;
  wire icmp_ln414_fu_406_p2_carry__2_i_2_n_0;
  wire icmp_ln414_fu_406_p2_carry__2_i_3_n_0;
  wire icmp_ln414_fu_406_p2_carry__2_i_4_n_0;
  wire icmp_ln414_fu_406_p2_carry__2_i_5_n_0;
  wire icmp_ln414_fu_406_p2_carry__2_i_6_n_0;
  wire icmp_ln414_fu_406_p2_carry__2_n_2;
  wire icmp_ln414_fu_406_p2_carry__2_n_3;
  wire icmp_ln414_fu_406_p2_carry_i_1_n_0;
  wire icmp_ln414_fu_406_p2_carry_i_2_n_0;
  wire icmp_ln414_fu_406_p2_carry_i_3_n_0;
  wire icmp_ln414_fu_406_p2_carry_i_4_n_0;
  wire icmp_ln414_fu_406_p2_carry_i_5_n_0;
  wire icmp_ln414_fu_406_p2_carry_i_6_n_0;
  wire icmp_ln414_fu_406_p2_carry_i_7_n_0;
  wire icmp_ln414_fu_406_p2_carry_i_8_n_0;
  wire icmp_ln414_fu_406_p2_carry_n_0;
  wire icmp_ln414_fu_406_p2_carry_n_1;
  wire icmp_ln414_fu_406_p2_carry_n_2;
  wire icmp_ln414_fu_406_p2_carry_n_3;
  wire icmp_ln414_reg_857;
  wire icmp_ln414_reg_857_pp0_iter2_reg;
  wire \icmp_ln414_reg_857_reg[0]_0 ;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_10_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_10_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_10_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_10_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_10_n_4;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_10_n_5;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_10_n_6;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_10_n_7;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_11_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_11_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_11_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_11_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_11_n_4;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_11_n_5;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_11_n_6;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_11_n_7;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_12_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_13_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_14_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_15_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_16_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_17_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_18_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_19_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_1_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_20_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_21_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_22_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_23_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_2_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_3_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_4_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_5_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_6_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_7_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_8_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_9_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_9_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_9_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_9_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_9_n_4;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_9_n_5;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_9_n_6;
  wire icmp_ln674_1_fu_295_p2_carry__0_i_9_n_7;
  wire icmp_ln674_1_fu_295_p2_carry__0_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__0_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__0_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__0_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_10_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_10_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_10_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_10_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_10_n_4;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_10_n_5;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_10_n_6;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_10_n_7;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_11_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_11_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_11_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_11_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_11_n_4;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_11_n_5;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_11_n_6;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_11_n_7;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_12_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_12_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_12_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_12_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_12_n_4;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_12_n_5;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_12_n_6;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_12_n_7;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_13_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_14_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_15_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_16_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_17_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_18_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_19_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_1_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_20_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_21_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_22_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_23_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_24_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_25_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_26_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_27_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_28_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_2_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_3_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_4_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_5_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_6_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_7_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_8_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_9_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_9_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_9_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_9_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_9_n_4;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_9_n_5;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_9_n_6;
  wire icmp_ln674_1_fu_295_p2_carry__1_i_9_n_7;
  wire icmp_ln674_1_fu_295_p2_carry__1_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__1_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__1_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__1_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_10_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_11_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_12_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_13_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_14_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_15_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_16_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_17_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_18_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_1_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_2_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_3_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_4_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_5_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_6_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_7_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_7_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_7_n_5;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_7_n_6;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_7_n_7;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_8_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_8_n_6;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_8_n_7;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_9_n_0;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_9_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_9_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_9_n_3;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_9_n_4;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_9_n_5;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_9_n_6;
  wire icmp_ln674_1_fu_295_p2_carry__2_i_9_n_7;
  wire icmp_ln674_1_fu_295_p2_carry__2_n_1;
  wire icmp_ln674_1_fu_295_p2_carry__2_n_2;
  wire icmp_ln674_1_fu_295_p2_carry__2_n_3;
  wire icmp_ln674_1_fu_295_p2_carry_i_10_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_10_n_1;
  wire icmp_ln674_1_fu_295_p2_carry_i_10_n_2;
  wire icmp_ln674_1_fu_295_p2_carry_i_10_n_3;
  wire icmp_ln674_1_fu_295_p2_carry_i_10_n_4;
  wire icmp_ln674_1_fu_295_p2_carry_i_10_n_5;
  wire icmp_ln674_1_fu_295_p2_carry_i_10_n_6;
  wire icmp_ln674_1_fu_295_p2_carry_i_10_n_7;
  wire icmp_ln674_1_fu_295_p2_carry_i_11_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_12_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_13_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_14_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_1_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_2_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_3_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_4_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_5_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_6_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_7_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_8_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_i_9_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_n_0;
  wire icmp_ln674_1_fu_295_p2_carry_n_1;
  wire icmp_ln674_1_fu_295_p2_carry_n_2;
  wire icmp_ln674_1_fu_295_p2_carry_n_3;
  wire icmp_ln674_1_reg_811;
  wire icmp_ln674_1_reg_8110;
  wire icmp_ln674_fu_366_p2;
  wire icmp_ln674_reg_838;
  wire \icmp_ln674_reg_838[0]_i_10_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_11_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_12_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_13_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_14_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_15_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_16_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_17_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_18_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_19_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_20_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_21_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_22_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_5_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_6_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_7_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_8_n_0 ;
  wire \icmp_ln674_reg_838[0]_i_9_n_0 ;
  wire \icmp_ln674_reg_838_reg[0]_i_2_n_0 ;
  wire \icmp_ln674_reg_838_reg[0]_i_2_n_1 ;
  wire \icmp_ln674_reg_838_reg[0]_i_2_n_2 ;
  wire \icmp_ln674_reg_838_reg[0]_i_2_n_3 ;
  wire \icmp_ln674_reg_838_reg[0]_i_2_n_4 ;
  wire \icmp_ln674_reg_838_reg[0]_i_2_n_5 ;
  wire \icmp_ln674_reg_838_reg[0]_i_2_n_6 ;
  wire \icmp_ln674_reg_838_reg[0]_i_2_n_7 ;
  wire \icmp_ln674_reg_838_reg[0]_i_3_n_0 ;
  wire \icmp_ln674_reg_838_reg[0]_i_3_n_1 ;
  wire \icmp_ln674_reg_838_reg[0]_i_3_n_2 ;
  wire \icmp_ln674_reg_838_reg[0]_i_3_n_3 ;
  wire \icmp_ln674_reg_838_reg[0]_i_3_n_4 ;
  wire \icmp_ln674_reg_838_reg[0]_i_3_n_5 ;
  wire \icmp_ln674_reg_838_reg[0]_i_3_n_6 ;
  wire \icmp_ln674_reg_838_reg[0]_i_3_n_7 ;
  wire \icmp_ln674_reg_838_reg[0]_i_4_n_0 ;
  wire \icmp_ln674_reg_838_reg[0]_i_4_n_1 ;
  wire \icmp_ln674_reg_838_reg[0]_i_4_n_2 ;
  wire \icmp_ln674_reg_838_reg[0]_i_4_n_3 ;
  wire \icmp_ln674_reg_838_reg[0]_i_4_n_4 ;
  wire \icmp_ln674_reg_838_reg[0]_i_4_n_5 ;
  wire \icmp_ln674_reg_838_reg[0]_i_4_n_6 ;
  wire \icmp_ln674_reg_838_reg[0]_i_4_n_7 ;
  wire imgInput1_data_full_n;
  wire int_ap_start_reg;
  wire \j_reg_131[0]_i_1_n_0 ;
  wire \j_reg_131[0]_i_3_n_0 ;
  wire [31:0]j_reg_131_reg;
  wire \j_reg_131_reg[0]_i_2_n_0 ;
  wire \j_reg_131_reg[0]_i_2_n_1 ;
  wire \j_reg_131_reg[0]_i_2_n_2 ;
  wire \j_reg_131_reg[0]_i_2_n_3 ;
  wire \j_reg_131_reg[0]_i_2_n_4 ;
  wire \j_reg_131_reg[0]_i_2_n_5 ;
  wire \j_reg_131_reg[0]_i_2_n_6 ;
  wire \j_reg_131_reg[0]_i_2_n_7 ;
  wire \j_reg_131_reg[12]_i_1_n_0 ;
  wire \j_reg_131_reg[12]_i_1_n_1 ;
  wire \j_reg_131_reg[12]_i_1_n_2 ;
  wire \j_reg_131_reg[12]_i_1_n_3 ;
  wire \j_reg_131_reg[12]_i_1_n_4 ;
  wire \j_reg_131_reg[12]_i_1_n_5 ;
  wire \j_reg_131_reg[12]_i_1_n_6 ;
  wire \j_reg_131_reg[12]_i_1_n_7 ;
  wire \j_reg_131_reg[16]_i_1_n_0 ;
  wire \j_reg_131_reg[16]_i_1_n_1 ;
  wire \j_reg_131_reg[16]_i_1_n_2 ;
  wire \j_reg_131_reg[16]_i_1_n_3 ;
  wire \j_reg_131_reg[16]_i_1_n_4 ;
  wire \j_reg_131_reg[16]_i_1_n_5 ;
  wire \j_reg_131_reg[16]_i_1_n_6 ;
  wire \j_reg_131_reg[16]_i_1_n_7 ;
  wire \j_reg_131_reg[20]_i_1_n_0 ;
  wire \j_reg_131_reg[20]_i_1_n_1 ;
  wire \j_reg_131_reg[20]_i_1_n_2 ;
  wire \j_reg_131_reg[20]_i_1_n_3 ;
  wire \j_reg_131_reg[20]_i_1_n_4 ;
  wire \j_reg_131_reg[20]_i_1_n_5 ;
  wire \j_reg_131_reg[20]_i_1_n_6 ;
  wire \j_reg_131_reg[20]_i_1_n_7 ;
  wire \j_reg_131_reg[24]_i_1_n_0 ;
  wire \j_reg_131_reg[24]_i_1_n_1 ;
  wire \j_reg_131_reg[24]_i_1_n_2 ;
  wire \j_reg_131_reg[24]_i_1_n_3 ;
  wire \j_reg_131_reg[24]_i_1_n_4 ;
  wire \j_reg_131_reg[24]_i_1_n_5 ;
  wire \j_reg_131_reg[24]_i_1_n_6 ;
  wire \j_reg_131_reg[24]_i_1_n_7 ;
  wire \j_reg_131_reg[28]_i_1_n_1 ;
  wire \j_reg_131_reg[28]_i_1_n_2 ;
  wire \j_reg_131_reg[28]_i_1_n_3 ;
  wire \j_reg_131_reg[28]_i_1_n_4 ;
  wire \j_reg_131_reg[28]_i_1_n_5 ;
  wire \j_reg_131_reg[28]_i_1_n_6 ;
  wire \j_reg_131_reg[28]_i_1_n_7 ;
  wire \j_reg_131_reg[4]_i_1_n_0 ;
  wire \j_reg_131_reg[4]_i_1_n_1 ;
  wire \j_reg_131_reg[4]_i_1_n_2 ;
  wire \j_reg_131_reg[4]_i_1_n_3 ;
  wire \j_reg_131_reg[4]_i_1_n_4 ;
  wire \j_reg_131_reg[4]_i_1_n_5 ;
  wire \j_reg_131_reg[4]_i_1_n_6 ;
  wire \j_reg_131_reg[4]_i_1_n_7 ;
  wire \j_reg_131_reg[8]_i_1_n_0 ;
  wire \j_reg_131_reg[8]_i_1_n_1 ;
  wire \j_reg_131_reg[8]_i_1_n_2 ;
  wire \j_reg_131_reg[8]_i_1_n_3 ;
  wire \j_reg_131_reg[8]_i_1_n_4 ;
  wire \j_reg_131_reg[8]_i_1_n_5 ;
  wire \j_reg_131_reg[8]_i_1_n_6 ;
  wire \j_reg_131_reg[8]_i_1_n_7 ;
  wire [0:0]last_blk_width_c_dout;
  wire last_blk_width_c_empty_n;
  wire [3:3]last_blk_width_read_reg_754;
  wire ldata_empty_n;
  wire [7:0]lshr_ln674_3_fu_466_p2;
  wire [7:0]lshr_ln674_3_reg_879;
  wire lshr_ln674_3_reg_8790;
  wire \lshr_ln674_3_reg_879[0]_i_2_n_0 ;
  wire \lshr_ln674_3_reg_879[0]_i_3_n_0 ;
  wire \lshr_ln674_3_reg_879[0]_i_4_n_0 ;
  wire \lshr_ln674_3_reg_879[0]_i_5_n_0 ;
  wire \lshr_ln674_3_reg_879[1]_i_2_n_0 ;
  wire \lshr_ln674_3_reg_879[1]_i_3_n_0 ;
  wire \lshr_ln674_3_reg_879[2]_i_2_n_0 ;
  wire \lshr_ln674_3_reg_879[3]_i_2_n_0 ;
  wire \lshr_ln674_3_reg_879[3]_i_3_n_0 ;
  wire \lshr_ln674_3_reg_879[4]_i_2_n_0 ;
  wire \lshr_ln674_3_reg_879[4]_i_3_n_0 ;
  wire \lshr_ln674_3_reg_879[5]_i_2_n_0 ;
  wire \lshr_ln674_3_reg_879[5]_i_3_n_0 ;
  wire \lshr_ln674_3_reg_879[6]_i_1__0_n_0 ;
  wire \lshr_ln674_3_reg_879[6]_i_2_n_0 ;
  wire \lshr_ln674_3_reg_879[6]_i_3_n_0 ;
  wire \lshr_ln674_3_reg_879[7]_i_3__0_n_0 ;
  wire [7:0]lshr_ln674_fu_517_p2;
  wire [7:0]lshr_ln674_reg_889;
  wire lshr_ln674_reg_8890;
  wire \lshr_ln674_reg_889[0]_i_2_n_0 ;
  wire \lshr_ln674_reg_889[0]_i_3_n_0 ;
  wire \lshr_ln674_reg_889[0]_i_4_n_0 ;
  wire \lshr_ln674_reg_889[0]_i_5_n_0 ;
  wire \lshr_ln674_reg_889[1]_i_2_n_0 ;
  wire \lshr_ln674_reg_889[1]_i_3_n_0 ;
  wire \lshr_ln674_reg_889[2]_i_2_n_0 ;
  wire \lshr_ln674_reg_889[3]_i_2_n_0 ;
  wire \lshr_ln674_reg_889[3]_i_3_n_0 ;
  wire \lshr_ln674_reg_889[4]_i_2_n_0 ;
  wire \lshr_ln674_reg_889[4]_i_3_n_0 ;
  wire \lshr_ln674_reg_889[5]_i_2_n_0 ;
  wire \lshr_ln674_reg_889[5]_i_3_n_0 ;
  wire \lshr_ln674_reg_889[6]_i_1_n_0 ;
  wire \lshr_ln674_reg_889[6]_i_2_n_0 ;
  wire \lshr_ln674_reg_889[6]_i_3_n_0 ;
  wire \lshr_ln674_reg_889[7]_i_2_n_0 ;
  wire mul_32s_32s_32_2_1_U38_n_16;
  wire mul_32s_32s_32_2_1_U38_n_17;
  wire mul_32s_32s_32_2_1_U38_n_18;
  wire mul_32s_32s_32_2_1_U38_n_19;
  wire mul_32s_32s_32_2_1_U38_n_20;
  wire mul_32s_32s_32_2_1_U38_n_21;
  wire mul_32s_32s_32_2_1_U38_n_22;
  wire mul_32s_32s_32_2_1_U38_n_23;
  wire mul_32s_32s_32_2_1_U38_n_24;
  wire mul_32s_32s_32_2_1_U38_n_25;
  wire mul_32s_32s_32_2_1_U38_n_26;
  wire mul_32s_32s_32_2_1_U38_n_27;
  wire mul_32s_32s_32_2_1_U38_n_28;
  wire mul_32s_32s_32_2_1_U38_n_29;
  wire mul_32s_32s_32_2_1_U38_n_30;
  wire mul_32s_32s_32_2_1_U38_n_31;
  wire [31:0]out;
  wire p_12_in;
  wire p_13_in;
  wire p_Val2_s_fu_960;
  wire [31:0]p_reg__0;
  wire \rem_fu_920_inferred__0/i___2_carry__0_n_0 ;
  wire \rem_fu_920_inferred__0/i___2_carry__0_n_1 ;
  wire \rem_fu_920_inferred__0/i___2_carry__0_n_2 ;
  wire \rem_fu_920_inferred__0/i___2_carry__0_n_3 ;
  wire \rem_fu_920_inferred__0/i___2_carry__0_n_4 ;
  wire \rem_fu_920_inferred__0/i___2_carry__0_n_5 ;
  wire \rem_fu_920_inferred__0/i___2_carry__0_n_6 ;
  wire \rem_fu_920_inferred__0/i___2_carry__0_n_7 ;
  wire \rem_fu_920_inferred__0/i___2_carry__1_n_0 ;
  wire \rem_fu_920_inferred__0/i___2_carry__1_n_1 ;
  wire \rem_fu_920_inferred__0/i___2_carry__1_n_2 ;
  wire \rem_fu_920_inferred__0/i___2_carry__1_n_3 ;
  wire \rem_fu_920_inferred__0/i___2_carry__1_n_4 ;
  wire \rem_fu_920_inferred__0/i___2_carry__1_n_5 ;
  wire \rem_fu_920_inferred__0/i___2_carry__1_n_6 ;
  wire \rem_fu_920_inferred__0/i___2_carry__1_n_7 ;
  wire \rem_fu_920_inferred__0/i___2_carry__2_n_0 ;
  wire \rem_fu_920_inferred__0/i___2_carry__2_n_1 ;
  wire \rem_fu_920_inferred__0/i___2_carry__2_n_2 ;
  wire \rem_fu_920_inferred__0/i___2_carry__2_n_3 ;
  wire \rem_fu_920_inferred__0/i___2_carry__2_n_4 ;
  wire \rem_fu_920_inferred__0/i___2_carry__2_n_5 ;
  wire \rem_fu_920_inferred__0/i___2_carry__2_n_6 ;
  wire \rem_fu_920_inferred__0/i___2_carry__2_n_7 ;
  wire \rem_fu_920_inferred__0/i___2_carry__3_n_0 ;
  wire \rem_fu_920_inferred__0/i___2_carry__3_n_1 ;
  wire \rem_fu_920_inferred__0/i___2_carry__3_n_2 ;
  wire \rem_fu_920_inferred__0/i___2_carry__3_n_3 ;
  wire \rem_fu_920_inferred__0/i___2_carry__3_n_4 ;
  wire \rem_fu_920_inferred__0/i___2_carry__3_n_5 ;
  wire \rem_fu_920_inferred__0/i___2_carry__3_n_6 ;
  wire \rem_fu_920_inferred__0/i___2_carry__3_n_7 ;
  wire \rem_fu_920_inferred__0/i___2_carry__4_n_0 ;
  wire \rem_fu_920_inferred__0/i___2_carry__4_n_1 ;
  wire \rem_fu_920_inferred__0/i___2_carry__4_n_2 ;
  wire \rem_fu_920_inferred__0/i___2_carry__4_n_3 ;
  wire \rem_fu_920_inferred__0/i___2_carry__4_n_4 ;
  wire \rem_fu_920_inferred__0/i___2_carry__4_n_5 ;
  wire \rem_fu_920_inferred__0/i___2_carry__4_n_6 ;
  wire \rem_fu_920_inferred__0/i___2_carry__4_n_7 ;
  wire \rem_fu_920_inferred__0/i___2_carry__5_n_0 ;
  wire \rem_fu_920_inferred__0/i___2_carry__5_n_1 ;
  wire \rem_fu_920_inferred__0/i___2_carry__5_n_2 ;
  wire \rem_fu_920_inferred__0/i___2_carry__5_n_3 ;
  wire \rem_fu_920_inferred__0/i___2_carry__5_n_4 ;
  wire \rem_fu_920_inferred__0/i___2_carry__5_n_5 ;
  wire \rem_fu_920_inferred__0/i___2_carry__5_n_6 ;
  wire \rem_fu_920_inferred__0/i___2_carry__5_n_7 ;
  wire \rem_fu_920_inferred__0/i___2_carry__6_n_1 ;
  wire \rem_fu_920_inferred__0/i___2_carry__6_n_2 ;
  wire \rem_fu_920_inferred__0/i___2_carry__6_n_3 ;
  wire \rem_fu_920_inferred__0/i___2_carry__6_n_4 ;
  wire \rem_fu_920_inferred__0/i___2_carry__6_n_5 ;
  wire \rem_fu_920_inferred__0/i___2_carry__6_n_6 ;
  wire \rem_fu_920_inferred__0/i___2_carry__6_n_7 ;
  wire \rem_fu_920_inferred__0/i___2_carry_n_0 ;
  wire \rem_fu_920_inferred__0/i___2_carry_n_1 ;
  wire \rem_fu_920_inferred__0/i___2_carry_n_2 ;
  wire \rem_fu_920_inferred__0/i___2_carry_n_3 ;
  wire \rem_fu_920_inferred__0/i___2_carry_n_4 ;
  wire \rem_fu_920_inferred__0/i___2_carry_n_5 ;
  wire \rem_fu_920_inferred__0/i___2_carry_n_6 ;
  wire \rem_fu_920_inferred__0/i___2_carry_n_7 ;
  wire \rem_fu_92[31]_i_2_n_0 ;
  wire \rem_fu_92_reg_n_0_[0] ;
  wire \rem_fu_92_reg_n_0_[10] ;
  wire \rem_fu_92_reg_n_0_[11] ;
  wire \rem_fu_92_reg_n_0_[12] ;
  wire \rem_fu_92_reg_n_0_[13] ;
  wire \rem_fu_92_reg_n_0_[14] ;
  wire \rem_fu_92_reg_n_0_[15] ;
  wire \rem_fu_92_reg_n_0_[16] ;
  wire \rem_fu_92_reg_n_0_[17] ;
  wire \rem_fu_92_reg_n_0_[18] ;
  wire \rem_fu_92_reg_n_0_[19] ;
  wire \rem_fu_92_reg_n_0_[1] ;
  wire \rem_fu_92_reg_n_0_[20] ;
  wire \rem_fu_92_reg_n_0_[21] ;
  wire \rem_fu_92_reg_n_0_[22] ;
  wire \rem_fu_92_reg_n_0_[23] ;
  wire \rem_fu_92_reg_n_0_[24] ;
  wire \rem_fu_92_reg_n_0_[25] ;
  wire \rem_fu_92_reg_n_0_[26] ;
  wire \rem_fu_92_reg_n_0_[27] ;
  wire \rem_fu_92_reg_n_0_[28] ;
  wire \rem_fu_92_reg_n_0_[29] ;
  wire \rem_fu_92_reg_n_0_[2] ;
  wire \rem_fu_92_reg_n_0_[30] ;
  wire \rem_fu_92_reg_n_0_[31] ;
  wire \rem_fu_92_reg_n_0_[3] ;
  wire \rem_fu_92_reg_n_0_[4] ;
  wire \rem_fu_92_reg_n_0_[5] ;
  wire \rem_fu_92_reg_n_0_[6] ;
  wire \rem_fu_92_reg_n_0_[7] ;
  wire \rem_fu_92_reg_n_0_[8] ;
  wire \rem_fu_92_reg_n_0_[9] ;
  wire rows_c13_empty_n;
  wire [3:3]select_ln674_fu_487_p3;
  wire shiftReg_ce;
  wire [7:0]shl_ln414_fu_577_p2;
  wire [7:0]shl_ln414_reg_894;
  wire \shl_ln414_reg_894[1]_i_2_n_0 ;
  wire \shl_ln414_reg_894[2]_i_2_n_0 ;
  wire \shl_ln414_reg_894[3]_i_2_n_0 ;
  wire \shl_ln414_reg_894[4]_i_2_n_0 ;
  wire \shl_ln414_reg_894[5]_i_2_n_0 ;
  wire \shl_ln414_reg_894[6]_i_2_n_0 ;
  wire \shl_ln414_reg_894[7]_i_11_n_0 ;
  wire \shl_ln414_reg_894[7]_i_2_n_0 ;
  wire [1:0]\shl_ln414_reg_894[7]_i_3_0 ;
  wire [1:0]\shl_ln414_reg_894[7]_i_3_1 ;
  wire \shl_ln414_reg_894[7]_i_3_n_0 ;
  wire \shl_ln414_reg_894[7]_i_4_n_0 ;
  wire \shl_ln414_reg_894[7]_i_5_n_0 ;
  wire \shl_ln414_reg_894[7]_i_7_n_0 ;
  wire \shl_ln414_reg_894_reg[0]_0 ;
  wire \shl_ln414_reg_894_reg[1]_0 ;
  wire \shl_ln414_reg_894_reg[4]_0 ;
  wire \shl_ln414_reg_894_reg[4]_1 ;
  wire \shl_ln414_reg_894_reg[6]_0 ;
  wire \shl_ln414_reg_894_reg[7]_0 ;
  wire \shl_ln414_reg_894_reg[7]_1 ;
  wire \shl_ln414_reg_894_reg[7]_2 ;
  wire start_for_absdiff_0_32_32_1_U0_full_n;
  wire start_once_reg_reg;
  wire [3:3]sub4_i_reg_771;
  wire \sub4_i_reg_771[3]_i_1_n_0 ;
  wire [31:0]sub_i_fu_189_p2;
  wire sub_i_fu_189_p2_carry__0_i_1_n_0;
  wire sub_i_fu_189_p2_carry__0_i_2_n_0;
  wire sub_i_fu_189_p2_carry__0_i_3_n_0;
  wire sub_i_fu_189_p2_carry__0_i_4_n_0;
  wire sub_i_fu_189_p2_carry__0_n_0;
  wire sub_i_fu_189_p2_carry__0_n_1;
  wire sub_i_fu_189_p2_carry__0_n_2;
  wire sub_i_fu_189_p2_carry__0_n_3;
  wire sub_i_fu_189_p2_carry__1_i_1_n_0;
  wire sub_i_fu_189_p2_carry__1_i_2_n_0;
  wire sub_i_fu_189_p2_carry__1_i_3_n_0;
  wire sub_i_fu_189_p2_carry__1_i_4_n_0;
  wire sub_i_fu_189_p2_carry__1_n_0;
  wire sub_i_fu_189_p2_carry__1_n_1;
  wire sub_i_fu_189_p2_carry__1_n_2;
  wire sub_i_fu_189_p2_carry__1_n_3;
  wire sub_i_fu_189_p2_carry__2_i_1_n_0;
  wire sub_i_fu_189_p2_carry__2_i_2_n_0;
  wire sub_i_fu_189_p2_carry__2_i_3_n_0;
  wire sub_i_fu_189_p2_carry__2_i_4_n_0;
  wire sub_i_fu_189_p2_carry__2_n_0;
  wire sub_i_fu_189_p2_carry__2_n_1;
  wire sub_i_fu_189_p2_carry__2_n_2;
  wire sub_i_fu_189_p2_carry__2_n_3;
  wire sub_i_fu_189_p2_carry__3_i_1_n_0;
  wire sub_i_fu_189_p2_carry__3_i_2_n_0;
  wire sub_i_fu_189_p2_carry__3_i_3_n_0;
  wire sub_i_fu_189_p2_carry__3_i_4_n_0;
  wire sub_i_fu_189_p2_carry__3_n_0;
  wire sub_i_fu_189_p2_carry__3_n_1;
  wire sub_i_fu_189_p2_carry__3_n_2;
  wire sub_i_fu_189_p2_carry__3_n_3;
  wire sub_i_fu_189_p2_carry__4_i_1_n_0;
  wire sub_i_fu_189_p2_carry__4_i_2_n_0;
  wire sub_i_fu_189_p2_carry__4_i_3_n_0;
  wire sub_i_fu_189_p2_carry__4_i_4_n_0;
  wire sub_i_fu_189_p2_carry__4_n_0;
  wire sub_i_fu_189_p2_carry__4_n_1;
  wire sub_i_fu_189_p2_carry__4_n_2;
  wire sub_i_fu_189_p2_carry__4_n_3;
  wire sub_i_fu_189_p2_carry__5_i_1_n_0;
  wire sub_i_fu_189_p2_carry__5_i_2_n_0;
  wire sub_i_fu_189_p2_carry__5_i_3_n_0;
  wire sub_i_fu_189_p2_carry__5_i_4_n_0;
  wire sub_i_fu_189_p2_carry__5_n_0;
  wire sub_i_fu_189_p2_carry__5_n_1;
  wire sub_i_fu_189_p2_carry__5_n_2;
  wire sub_i_fu_189_p2_carry__5_n_3;
  wire sub_i_fu_189_p2_carry__6_i_1_n_0;
  wire sub_i_fu_189_p2_carry__6_i_2_n_0;
  wire sub_i_fu_189_p2_carry__6_i_3_n_0;
  wire sub_i_fu_189_p2_carry__6_n_2;
  wire sub_i_fu_189_p2_carry__6_n_3;
  wire sub_i_fu_189_p2_carry_i_1_n_0;
  wire sub_i_fu_189_p2_carry_i_2_n_0;
  wire sub_i_fu_189_p2_carry_i_3_n_0;
  wire sub_i_fu_189_p2_carry_i_4_n_0;
  wire sub_i_fu_189_p2_carry_n_0;
  wire sub_i_fu_189_p2_carry_n_1;
  wire sub_i_fu_189_p2_carry_n_2;
  wire sub_i_fu_189_p2_carry_n_3;
  wire [31:0]sub_i_reg_766;
  wire [3:0]sub_ln674_2_reg_884;
  wire \sub_ln674_2_reg_884[1]_i_1_n_0 ;
  wire \sub_ln674_2_reg_884[2]_i_1_n_0 ;
  wire [3:1]sub_ln674_7_fu_329_p2;
  wire [3:1]sub_ln674_7_reg_823;
  wire \sub_ln674_7_reg_823[3]_i_3_n_0 ;
  wire \sub_ln674_7_reg_823[3]_i_4_n_0 ;
  wire \sub_ln674_7_reg_823[3]_i_5_n_0 ;
  wire \sub_ln674_7_reg_823[3]_i_6_n_0 ;
  wire \sub_ln674_7_reg_823[3]_i_7_n_0 ;
  wire [3:1]sub_ln674_7_reg_823_pp0_iter2_reg;
  wire \sub_ln674_7_reg_823_reg[3]_i_2_n_0 ;
  wire \sub_ln674_7_reg_823_reg[3]_i_2_n_1 ;
  wire \sub_ln674_7_reg_823_reg[3]_i_2_n_2 ;
  wire \sub_ln674_7_reg_823_reg[3]_i_2_n_3 ;
  wire \sub_ln674_7_reg_823_reg[3]_i_2_n_4 ;
  wire \sub_ln674_7_reg_823_reg[3]_i_2_n_5 ;
  wire \sub_ln674_7_reg_823_reg[3]_i_2_n_6 ;
  wire \sub_ln674_7_reg_823_reg[3]_i_2_n_7 ;
  wire [3:3]sub_ln674_8_reg_916;
  wire \sub_ln674_8_reg_916[3]_i_1_n_0 ;
  wire [7:0]tmp_2_fu_472_p4;
  wire [3:0]trunc_ln1086_reg_833_pp0_iter2_reg;
  wire \trunc_ln1086_reg_833_reg[0]_0 ;
  wire \trunc_ln1086_reg_833_reg[0]_1 ;
  wire [2:0]\trunc_ln1086_reg_833_reg[2]_0 ;
  wire [3:3]trunc_ln414_1_reg_873;
  wire \trunc_ln414_1_reg_873[3]_i_1_n_0 ;
  wire [3:3]trunc_ln414_reg_865;
  wire [3:0]trunc_ln674_1_reg_817;
  wire [3:1]trunc_ln674_reg_845;
  wire \trunc_ln674_reg_845[3]_i_2_n_0 ;
  wire \trunc_ln674_reg_845[3]_i_3_n_0 ;
  wire \trunc_ln674_reg_845[3]_i_4_n_0 ;
  wire \trunc_ln674_reg_845[3]_i_5_n_0 ;
  wire \trunc_ln674_reg_845[3]_i_6_n_0 ;
  wire \trunc_ln674_reg_845_reg[3]_i_1_n_0 ;
  wire \trunc_ln674_reg_845_reg[3]_i_1_n_1 ;
  wire \trunc_ln674_reg_845_reg[3]_i_1_n_2 ;
  wire \trunc_ln674_reg_845_reg[3]_i_1_n_3 ;
  wire \trunc_ln674_reg_845_reg[3]_i_1_n_4 ;
  wire \trunc_ln674_reg_845_reg[3]_i_1_n_5 ;
  wire \trunc_ln674_reg_845_reg[3]_i_1_n_6 ;
  wire \trunc_ln674_reg_845_reg[3]_i_1_n_7 ;
  wire [3:0]NLW_bLast_fu_221_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_bLast_fu_221_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_bLast_fu_221_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_bLast_fu_221_p2_carry__1_O_UNCONNECTED;
  wire [3:2]\NLW_i_reg_142_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_reg_142_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_icmp_ln1073_fu_216_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_fu_216_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_fu_216_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1073_fu_216_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1084_fu_273_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1084_fu_273_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1084_fu_273_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln1084_fu_273_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1084_fu_273_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1104_fu_226_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1104_fu_226_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1104_fu_226_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1104_fu_226_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_406_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_406_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_406_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln414_fu_406_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln414_fu_406_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_1_fu_295_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_1_fu_295_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_1_fu_295_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln674_1_fu_295_p2_carry__2_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln674_1_fu_295_p2_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln674_1_fu_295_p2_carry__2_i_7_CO_UNCONNECTED;
  wire [3:3]NLW_icmp_ln674_1_fu_295_p2_carry__2_i_7_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln674_1_fu_295_p2_carry__2_i_8_CO_UNCONNECTED;
  wire [3:2]NLW_icmp_ln674_1_fu_295_p2_carry__2_i_8_O_UNCONNECTED;
  wire [3:3]\NLW_j_reg_131_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_rem_fu_920_inferred__0/i___2_carry__6_CO_UNCONNECTED ;
  wire [3:2]NLW_sub_i_fu_189_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_sub_i_fu_189_p2_carry__6_O_UNCONNECTED;

  LUT3 #(
    .INIT(8'h08)) 
    \SRL_SIG[0][7]_i_1__19 
       (.I0(bLast_reg_790_pp0_iter3_reg),
        .I1(sub_ln674_8_reg_916),
        .I2(\ap_CS_fsm_reg[1]_0 ),
        .O(\bLast_reg_790_pp0_iter3_reg_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \SRL_SIG[0][7]_i_2__1 
       (.I0(imgInput1_data_full_n),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(icmp_ln1104_reg_798_pp0_iter3_reg),
        .I3(\SRL_SIG_reg[0][0] [1]),
        .I4(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .O(shiftReg_ce));
  FDRE \add_ln1093_reg_776_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(last_blk_width_read_reg_754),
        .Q(add_ln1093_reg_776),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    \add_ln674_1_reg_852[3]_i_1 
       (.I0(\rem_fu_92_reg_n_0_[3] ),
        .I1(last_blk_width_read_reg_754),
        .I2(bLast_reg_790),
        .O(add_ln674_1_fu_400_p2));
  FDRE \add_ln674_1_reg_852_reg[3] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(add_ln674_1_fu_400_p2),
        .Q(add_ln674_1_reg_852),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \and_ln414_reg_900[0]_i_1 
       (.I0(icmp_ln414_reg_857),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I2(trunc_ln414_reg_865),
        .I3(trunc_ln414_1_reg_873),
        .I4(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I5(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .O(\and_ln414_reg_900[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \and_ln414_reg_900[1]_i_1 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I2(trunc_ln414_1_reg_873),
        .I3(icmp_ln414_reg_857),
        .I4(trunc_ln414_reg_865),
        .O(and_ln414_fu_595_p2[1]));
  LUT6 #(
    .INIT(64'h0000000100010001)) 
    \and_ln414_reg_900[2]_i_1 
       (.I0(icmp_ln414_reg_857),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I2(trunc_ln414_reg_865),
        .I3(trunc_ln414_1_reg_873),
        .I4(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I5(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .O(and_ln414_fu_595_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \and_ln414_reg_900[3]_i_1 
       (.I0(trunc_ln414_1_reg_873),
        .I1(trunc_ln414_reg_865),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I3(icmp_ln414_reg_857),
        .O(and_ln414_fu_595_p2[3]));
  LUT6 #(
    .INIT(64'h0000000101010101)) 
    \and_ln414_reg_900[4]_i_1 
       (.I0(icmp_ln414_reg_857),
        .I1(trunc_ln414_reg_865),
        .I2(trunc_ln414_1_reg_873),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I5(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .O(and_ln414_fu_595_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h00010101)) 
    \and_ln414_reg_900[5]_i_1 
       (.I0(icmp_ln414_reg_857),
        .I1(trunc_ln414_reg_865),
        .I2(trunc_ln414_1_reg_873),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I4(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .O(and_ln414_fu_595_p2[5]));
  LUT6 #(
    .INIT(64'h0001010101010101)) 
    \and_ln414_reg_900[6]_i_1 
       (.I0(icmp_ln414_reg_857),
        .I1(trunc_ln414_reg_865),
        .I2(trunc_ln414_1_reg_873),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I5(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .O(and_ln414_fu_595_p2[6]));
  LUT3 #(
    .INIT(8'h08)) 
    \and_ln414_reg_900[7]_i_1 
       (.I0(icmp_ln1073_reg_786_pp0_iter1_reg),
        .I1(icmp_ln1084_reg_807),
        .I2(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .O(p_12_in));
  LUT6 #(
    .INIT(64'h00000000000080FF)) 
    \and_ln414_reg_900[7]_i_2 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I3(icmp_ln414_reg_857),
        .I4(trunc_ln414_reg_865),
        .I5(trunc_ln414_1_reg_873),
        .O(and_ln414_fu_595_p2[7]));
  FDRE \and_ln414_reg_900_reg[0] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(\and_ln414_reg_900[0]_i_1_n_0 ),
        .Q(and_ln414_reg_900[0]),
        .R(1'b0));
  FDRE \and_ln414_reg_900_reg[1] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(and_ln414_fu_595_p2[1]),
        .Q(and_ln414_reg_900[1]),
        .R(1'b0));
  FDRE \and_ln414_reg_900_reg[2] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(and_ln414_fu_595_p2[2]),
        .Q(and_ln414_reg_900[2]),
        .R(1'b0));
  FDRE \and_ln414_reg_900_reg[3] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(and_ln414_fu_595_p2[3]),
        .Q(and_ln414_reg_900[3]),
        .R(1'b0));
  FDRE \and_ln414_reg_900_reg[4] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(and_ln414_fu_595_p2[4]),
        .Q(and_ln414_reg_900[4]),
        .R(1'b0));
  FDRE \and_ln414_reg_900_reg[5] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(and_ln414_fu_595_p2[5]),
        .Q(and_ln414_reg_900[5]),
        .R(1'b0));
  FDRE \and_ln414_reg_900_reg[6] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(and_ln414_fu_595_p2[6]),
        .Q(and_ln414_reg_900[6]),
        .R(1'b0));
  FDRE \and_ln414_reg_900_reg[7] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(and_ln414_fu_595_p2[7]),
        .Q(and_ln414_reg_900[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(\SRL_SIG_reg[0][0] [0]),
        .I1(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg),
        .I2(\ap_CS_fsm_reg[0]_1 ),
        .O(\ap_CS_fsm_reg[0]_0 [0]));
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .I2(ap_CS_fsm_state1),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[0]_1 ),
        .I1(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg),
        .I2(\SRL_SIG_reg[0][0] [0]),
        .O(\ap_CS_fsm_reg[0]_0 [1]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(AxiStream2MatStream_U0_last_blk_width_read),
        .I1(Q),
        .I2(\ap_CS_fsm_reg_n_0_[1] ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_state3),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[4]_i_2_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[4]_i_2_n_0 ),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(icmp_ln1073_fu_216_p2),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_enable_reg_pp0_iter4_reg_n_0),
        .I5(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .O(\ap_CS_fsm[4]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_done_reg_i_1__0
       (.I0(Q),
        .I1(ap_done_reg),
        .I2(ap_rst_n),
        .I3(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg),
        .O(ap_done_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__0_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFBFBFB0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(icmp_ln1073_fu_216_p2),
        .I3(ap_CS_fsm_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88A08800)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .I4(icmp_ln1073_fu_216_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter2_i_1__4
       (.I0(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hE4)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h4F400000)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_CS_fsm_state3),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h88B8)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_2_n_0 ),
        .I1(icmp_ln1084_reg_807_pp0_iter2_reg),
        .I2(lshr_ln674_3_reg_879[0]),
        .I3(sub_ln674_7_reg_823_pp0_iter2_reg[3]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_2 
       (.I0(shl_ln414_reg_894[7]),
        .I1(icmp_ln414_reg_857_pp0_iter2_reg),
        .I2(shl_ln414_reg_894[0]),
        .I3(and_ln414_reg_900[0]),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_3_n_0 ),
        .I5(icmp_ln1085_reg_828_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1111111400000000)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_3 
       (.I0(sub_ln674_2_reg_884[3]),
        .I1(trunc_ln1086_reg_833_pp0_iter2_reg[3]),
        .I2(trunc_ln1086_reg_833_pp0_iter2_reg[1]),
        .I3(trunc_ln1086_reg_833_pp0_iter2_reg[2]),
        .I4(trunc_ln1086_reg_833_pp0_iter2_reg[0]),
        .I5(lshr_ln674_reg_889[0]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_2_n_0 ),
        .I1(icmp_ln1084_reg_807_pp0_iter2_reg),
        .I2(lshr_ln674_3_reg_879[1]),
        .I3(sub_ln674_7_reg_823_pp0_iter2_reg[3]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_2 
       (.I0(shl_ln414_reg_894[6]),
        .I1(icmp_ln414_reg_857_pp0_iter2_reg),
        .I2(shl_ln414_reg_894[1]),
        .I3(and_ln414_reg_900[1]),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_3_n_0 ),
        .I5(icmp_ln1085_reg_828_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1555000000000000)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_3 
       (.I0(sub_ln674_2_reg_884[3]),
        .I1(sub_ln674_2_reg_884[1]),
        .I2(sub_ln674_2_reg_884[0]),
        .I3(sub_ln674_2_reg_884[2]),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_4_n_0 ),
        .I5(lshr_ln674_reg_889[1]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h3334)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_4 
       (.I0(trunc_ln1086_reg_833_pp0_iter2_reg[0]),
        .I1(trunc_ln1086_reg_833_pp0_iter2_reg[3]),
        .I2(trunc_ln1086_reg_833_pp0_iter2_reg[2]),
        .I3(trunc_ln1086_reg_833_pp0_iter2_reg[1]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h888B8B8B88888888)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_2_n_0 ),
        .I1(icmp_ln1084_reg_807_pp0_iter2_reg),
        .I2(sub_ln674_7_reg_823_pp0_iter2_reg[3]),
        .I3(sub_ln674_7_reg_823_pp0_iter2_reg[2]),
        .I4(sub_ln674_7_reg_823_pp0_iter2_reg[1]),
        .I5(lshr_ln674_3_reg_879[2]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_2 
       (.I0(shl_ln414_reg_894[5]),
        .I1(icmp_ln414_reg_857_pp0_iter2_reg),
        .I2(shl_ln414_reg_894[2]),
        .I3(and_ln414_reg_900[2]),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_3_n_0 ),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000888)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_3 
       (.I0(lshr_ln674_reg_889[2]),
        .I1(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_4_n_0 ),
        .I2(sub_ln674_2_reg_884[2]),
        .I3(sub_ln674_2_reg_884[1]),
        .I4(sub_ln674_2_reg_884[3]),
        .I5(icmp_ln1085_reg_828_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h5542)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_4 
       (.I0(trunc_ln1086_reg_833_pp0_iter2_reg[3]),
        .I1(trunc_ln1086_reg_833_pp0_iter2_reg[1]),
        .I2(trunc_ln1086_reg_833_pp0_iter2_reg[0]),
        .I3(trunc_ln1086_reg_833_pp0_iter2_reg[2]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h888B8B8B88888888)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_2_n_0 ),
        .I1(icmp_ln1084_reg_807_pp0_iter2_reg),
        .I2(sub_ln674_7_reg_823_pp0_iter2_reg[3]),
        .I3(sub_ln674_7_reg_823_pp0_iter2_reg[2]),
        .I4(sub_ln674_7_reg_823_pp0_iter2_reg[1]),
        .I5(lshr_ln674_3_reg_879[3]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_2 
       (.I0(shl_ln414_reg_894[4]),
        .I1(icmp_ln414_reg_857_pp0_iter2_reg),
        .I2(shl_ln414_reg_894[3]),
        .I3(and_ln414_reg_900[3]),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_3_n_0 ),
        .I5(icmp_ln1085_reg_828_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0155000000000000)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_3 
       (.I0(sub_ln674_2_reg_884[3]),
        .I1(sub_ln674_2_reg_884[1]),
        .I2(sub_ln674_2_reg_884[0]),
        .I3(sub_ln674_2_reg_884[2]),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_4_n_0 ),
        .I5(lshr_ln674_reg_889[3]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0F10)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_4 
       (.I0(trunc_ln1086_reg_833_pp0_iter2_reg[1]),
        .I1(trunc_ln1086_reg_833_pp0_iter2_reg[0]),
        .I2(trunc_ln1086_reg_833_pp0_iter2_reg[3]),
        .I3(trunc_ln1086_reg_833_pp0_iter2_reg[2]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_2_n_0 ),
        .I1(icmp_ln1084_reg_807_pp0_iter2_reg),
        .I2(sub_ln674_7_reg_823_pp0_iter2_reg[3]),
        .I3(sub_ln674_7_reg_823_pp0_iter2_reg[2]),
        .I4(lshr_ln674_3_reg_879[4]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8888B888)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_3_n_0 ),
        .I1(and_ln414_reg_900[4]),
        .I2(lshr_ln674_reg_889[4]),
        .I3(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_4_n_0 ),
        .I4(icmp_ln1085_reg_828_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_3 
       (.I0(shl_ln414_reg_894[3]),
        .I1(icmp_ln414_reg_857_pp0_iter2_reg),
        .I2(shl_ln414_reg_894[4]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000011100004)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_4 
       (.I0(sub_ln674_2_reg_884[2]),
        .I1(trunc_ln1086_reg_833_pp0_iter2_reg[3]),
        .I2(trunc_ln1086_reg_833_pp0_iter2_reg[0]),
        .I3(trunc_ln1086_reg_833_pp0_iter2_reg[1]),
        .I4(trunc_ln1086_reg_833_pp0_iter2_reg[2]),
        .I5(sub_ln674_2_reg_884[3]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h888B8888)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_2_n_0 ),
        .I1(icmp_ln1084_reg_807_pp0_iter2_reg),
        .I2(sub_ln674_7_reg_823_pp0_iter2_reg[3]),
        .I3(sub_ln674_7_reg_823_pp0_iter2_reg[2]),
        .I4(lshr_ln674_3_reg_879[5]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_2 
       (.I0(shl_ln414_reg_894[2]),
        .I1(icmp_ln414_reg_857_pp0_iter2_reg),
        .I2(shl_ln414_reg_894[5]),
        .I3(and_ln414_reg_900[5]),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_3_n_0 ),
        .I5(icmp_ln1085_reg_828_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000044400000000)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_3 
       (.I0(sub_ln674_2_reg_884[3]),
        .I1(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_4_n_0 ),
        .I2(sub_ln674_2_reg_884[0]),
        .I3(sub_ln674_2_reg_884[1]),
        .I4(sub_ln674_2_reg_884[2]),
        .I5(lshr_ln674_reg_889[5]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h3004)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_4 
       (.I0(trunc_ln1086_reg_833_pp0_iter2_reg[0]),
        .I1(trunc_ln1086_reg_833_pp0_iter2_reg[3]),
        .I2(trunc_ln1086_reg_833_pp0_iter2_reg[1]),
        .I3(trunc_ln1086_reg_833_pp0_iter2_reg[2]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_1 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_2_n_0 ),
        .I1(icmp_ln1084_reg_807_pp0_iter2_reg),
        .I2(sub_ln674_7_reg_823_pp0_iter2_reg[3]),
        .I3(sub_ln674_7_reg_823_pp0_iter2_reg[2]),
        .I4(sub_ln674_7_reg_823_pp0_iter2_reg[1]),
        .I5(lshr_ln674_3_reg_879[6]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h888888888888B888)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_2 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_3_n_0 ),
        .I1(and_ln414_reg_900[6]),
        .I2(lshr_ln674_reg_889[6]),
        .I3(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_4_n_0 ),
        .I4(sub_ln674_2_reg_884[3]),
        .I5(icmp_ln1085_reg_828_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_3 
       (.I0(shl_ln414_reg_894[1]),
        .I1(icmp_ln414_reg_857_pp0_iter2_reg),
        .I2(shl_ln414_reg_894[6]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000004)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_4 
       (.I0(sub_ln674_2_reg_884[1]),
        .I1(trunc_ln1086_reg_833_pp0_iter2_reg[3]),
        .I2(trunc_ln1086_reg_833_pp0_iter2_reg[2]),
        .I3(trunc_ln1086_reg_833_pp0_iter2_reg[1]),
        .I4(trunc_ln1086_reg_833_pp0_iter2_reg[0]),
        .I5(sub_ln674_2_reg_884[2]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .I2(icmp_ln1073_reg_786_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .O(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_1530));
  LUT6 #(
    .INIT(64'h8888888B88888888)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_3 
       (.I0(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_4_n_0 ),
        .I1(icmp_ln1084_reg_807_pp0_iter2_reg),
        .I2(sub_ln674_7_reg_823_pp0_iter2_reg[3]),
        .I3(sub_ln674_7_reg_823_pp0_iter2_reg[2]),
        .I4(sub_ln674_7_reg_823_pp0_iter2_reg[1]),
        .I5(lshr_ln674_3_reg_879[7]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_4 
       (.I0(shl_ln414_reg_894[0]),
        .I1(icmp_ln414_reg_857_pp0_iter2_reg),
        .I2(shl_ln414_reg_894[7]),
        .I3(and_ln414_reg_900[7]),
        .I4(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_5_n_0 ),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_5 
       (.I0(lshr_ln674_reg_889[7]),
        .I1(sub_ln674_2_reg_884[2]),
        .I2(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_6_n_0 ),
        .I3(sub_ln674_2_reg_884[3]),
        .I4(icmp_ln1085_reg_828_pp0_iter2_reg),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_6 
       (.I0(sub_ln674_2_reg_884[1]),
        .I1(trunc_ln1086_reg_833_pp0_iter2_reg[0]),
        .I2(trunc_ln1086_reg_833_pp0_iter2_reg[1]),
        .I3(trunc_ln1086_reg_833_pp0_iter2_reg[2]),
        .I4(trunc_ln1086_reg_833_pp0_iter2_reg[3]),
        .I5(sub_ln674_2_reg_884[0]),
        .O(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_6_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153_reg[0] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_1530),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]),
        .R(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153_reg[1] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_1530),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]),
        .R(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153_reg[2] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_1530),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]),
        .R(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153_reg[3] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_1530),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]),
        .R(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153_reg[4] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_1530),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]),
        .R(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153_reg[5] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_1530),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]),
        .R(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153_reg[6] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_1530),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]_i_1_n_0 ),
        .Q(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]),
        .R(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1_n_0 ));
  FDRE \ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153_reg[7] 
       (.C(ap_clk),
        .CE(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_1530),
        .D(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_3_n_0 ),
        .Q(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]),
        .R(\ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_i_1
       (.I0(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg),
        .I1(ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready),
        .I2(ap_rst_n),
        .I3(ap_sync_ready),
        .I4(ap_start),
        .O(ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h0000FE00)) 
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_i_1
       (.I0(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done),
        .I1(ap_done_reg),
        .I2(Q),
        .I3(ap_rst_n),
        .I4(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg),
        .O(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done_reg));
  CARRY4 bLast_fu_221_p2_carry
       (.CI(1'b0),
        .CO({bLast_fu_221_p2_carry_n_0,bLast_fu_221_p2_carry_n_1,bLast_fu_221_p2_carry_n_2,bLast_fu_221_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_221_p2_carry_O_UNCONNECTED[3:0]),
        .S({bLast_fu_221_p2_carry_i_1_n_0,bLast_fu_221_p2_carry_i_2_n_0,bLast_fu_221_p2_carry_i_3_n_0,bLast_fu_221_p2_carry_i_4_n_0}));
  CARRY4 bLast_fu_221_p2_carry__0
       (.CI(bLast_fu_221_p2_carry_n_0),
        .CO({bLast_fu_221_p2_carry__0_n_0,bLast_fu_221_p2_carry__0_n_1,bLast_fu_221_p2_carry__0_n_2,bLast_fu_221_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_221_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({bLast_fu_221_p2_carry__0_i_1_n_0,bLast_fu_221_p2_carry__0_i_2_n_0,bLast_fu_221_p2_carry__0_i_3_n_0,bLast_fu_221_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_221_p2_carry__0_i_1
       (.I0(j_reg_131_reg[22]),
        .I1(sub_i_reg_766[22]),
        .I2(j_reg_131_reg[21]),
        .I3(sub_i_reg_766[21]),
        .I4(sub_i_reg_766[23]),
        .I5(j_reg_131_reg[23]),
        .O(bLast_fu_221_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_221_p2_carry__0_i_2
       (.I0(j_reg_131_reg[20]),
        .I1(sub_i_reg_766[20]),
        .I2(j_reg_131_reg[18]),
        .I3(sub_i_reg_766[18]),
        .I4(sub_i_reg_766[19]),
        .I5(j_reg_131_reg[19]),
        .O(bLast_fu_221_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_221_p2_carry__0_i_3
       (.I0(j_reg_131_reg[15]),
        .I1(sub_i_reg_766[15]),
        .I2(j_reg_131_reg[16]),
        .I3(sub_i_reg_766[16]),
        .I4(sub_i_reg_766[17]),
        .I5(j_reg_131_reg[17]),
        .O(bLast_fu_221_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_221_p2_carry__0_i_4
       (.I0(j_reg_131_reg[12]),
        .I1(sub_i_reg_766[12]),
        .I2(j_reg_131_reg[13]),
        .I3(sub_i_reg_766[13]),
        .I4(sub_i_reg_766[14]),
        .I5(j_reg_131_reg[14]),
        .O(bLast_fu_221_p2_carry__0_i_4_n_0));
  CARRY4 bLast_fu_221_p2_carry__1
       (.CI(bLast_fu_221_p2_carry__0_n_0),
        .CO({NLW_bLast_fu_221_p2_carry__1_CO_UNCONNECTED[3],bLast_fu_221_p2_carry__1_n_1,bLast_fu_221_p2_carry__1_n_2,bLast_fu_221_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_221_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,bLast_fu_221_p2_carry__1_i_1_n_0,bLast_fu_221_p2_carry__1_i_2_n_0,bLast_fu_221_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h9009)) 
    bLast_fu_221_p2_carry__1_i_1
       (.I0(sub_i_reg_766[31]),
        .I1(j_reg_131_reg[31]),
        .I2(sub_i_reg_766[30]),
        .I3(j_reg_131_reg[30]),
        .O(bLast_fu_221_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_221_p2_carry__1_i_2
       (.I0(j_reg_131_reg[27]),
        .I1(sub_i_reg_766[27]),
        .I2(j_reg_131_reg[28]),
        .I3(sub_i_reg_766[28]),
        .I4(sub_i_reg_766[29]),
        .I5(j_reg_131_reg[29]),
        .O(bLast_fu_221_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_221_p2_carry__1_i_3
       (.I0(j_reg_131_reg[25]),
        .I1(sub_i_reg_766[25]),
        .I2(j_reg_131_reg[24]),
        .I3(sub_i_reg_766[24]),
        .I4(sub_i_reg_766[26]),
        .I5(j_reg_131_reg[26]),
        .O(bLast_fu_221_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_221_p2_carry_i_1
       (.I0(j_reg_131_reg[9]),
        .I1(sub_i_reg_766[9]),
        .I2(j_reg_131_reg[10]),
        .I3(sub_i_reg_766[10]),
        .I4(sub_i_reg_766[11]),
        .I5(j_reg_131_reg[11]),
        .O(bLast_fu_221_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_221_p2_carry_i_2
       (.I0(j_reg_131_reg[6]),
        .I1(sub_i_reg_766[6]),
        .I2(j_reg_131_reg[7]),
        .I3(sub_i_reg_766[7]),
        .I4(sub_i_reg_766[8]),
        .I5(j_reg_131_reg[8]),
        .O(bLast_fu_221_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_221_p2_carry_i_3
       (.I0(j_reg_131_reg[3]),
        .I1(sub_i_reg_766[3]),
        .I2(j_reg_131_reg[4]),
        .I3(sub_i_reg_766[4]),
        .I4(sub_i_reg_766[5]),
        .I5(j_reg_131_reg[5]),
        .O(bLast_fu_221_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bLast_fu_221_p2_carry_i_4
       (.I0(j_reg_131_reg[0]),
        .I1(sub_i_reg_766[0]),
        .I2(j_reg_131_reg[1]),
        .I3(sub_i_reg_766[1]),
        .I4(sub_i_reg_766[2]),
        .I5(j_reg_131_reg[2]),
        .O(bLast_fu_221_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \bLast_reg_790[0]_i_1 
       (.I0(bLast_fu_221_p2_carry__1_n_1),
        .I1(icmp_ln1073_fu_216_p2),
        .I2(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(bLast_reg_790),
        .O(\bLast_reg_790[0]_i_1_n_0 ));
  FDRE \bLast_reg_790_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(bLast_reg_790),
        .Q(bLast_reg_790_pp0_iter1_reg),
        .R(1'b0));
  FDRE \bLast_reg_790_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bLast_reg_790_pp0_iter1_reg),
        .Q(bLast_reg_790_pp0_iter2_reg),
        .R(1'b0));
  FDRE \bLast_reg_790_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(bLast_reg_790_pp0_iter2_reg),
        .Q(bLast_reg_790_pp0_iter3_reg),
        .R(1'b0));
  FDRE \bLast_reg_790_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bLast_reg_790[0]_i_1_n_0 ),
        .Q(bLast_reg_790),
        .R(1'b0));
  FDRE \bound_reg_761_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_31),
        .Q(bound_reg_761[0]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_21),
        .Q(bound_reg_761[10]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_20),
        .Q(bound_reg_761[11]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_19),
        .Q(bound_reg_761[12]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_18),
        .Q(bound_reg_761[13]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_17),
        .Q(bound_reg_761[14]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_16),
        .Q(bound_reg_761[15]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [16]),
        .Q(bound_reg_761[16]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [17]),
        .Q(bound_reg_761[17]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [18]),
        .Q(bound_reg_761[18]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [19]),
        .Q(bound_reg_761[19]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_30),
        .Q(bound_reg_761[1]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [20]),
        .Q(bound_reg_761[20]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [21]),
        .Q(bound_reg_761[21]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [22]),
        .Q(bound_reg_761[22]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [23]),
        .Q(bound_reg_761[23]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [24]),
        .Q(bound_reg_761[24]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [25]),
        .Q(bound_reg_761[25]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [26]),
        .Q(bound_reg_761[26]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [27]),
        .Q(bound_reg_761[27]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [28]),
        .Q(bound_reg_761[28]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [29]),
        .Q(bound_reg_761[29]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_29),
        .Q(bound_reg_761[2]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [30]),
        .Q(bound_reg_761[30]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [31]),
        .Q(bound_reg_761[31]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_28),
        .Q(bound_reg_761[3]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_27),
        .Q(bound_reg_761[4]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_26),
        .Q(bound_reg_761[5]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_25),
        .Q(bound_reg_761[6]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_24),
        .Q(bound_reg_761[7]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_23),
        .Q(bound_reg_761[8]),
        .R(1'b0));
  FDRE \bound_reg_761_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32s_32s_32_2_1_U38_n_22),
        .Q(bound_reg_761[9]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[0]),
        .Q(cols_bound_per_npc_read_reg_747[0]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[10]),
        .Q(cols_bound_per_npc_read_reg_747[10]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[11]),
        .Q(cols_bound_per_npc_read_reg_747[11]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[12]),
        .Q(cols_bound_per_npc_read_reg_747[12]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[13]),
        .Q(cols_bound_per_npc_read_reg_747[13]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[14]),
        .Q(cols_bound_per_npc_read_reg_747[14]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[15]),
        .Q(cols_bound_per_npc_read_reg_747[15]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[16]),
        .Q(cols_bound_per_npc_read_reg_747[16]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[17]),
        .Q(cols_bound_per_npc_read_reg_747[17]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[18]),
        .Q(cols_bound_per_npc_read_reg_747[18]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[19]),
        .Q(cols_bound_per_npc_read_reg_747[19]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[1]),
        .Q(cols_bound_per_npc_read_reg_747[1]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[20]),
        .Q(cols_bound_per_npc_read_reg_747[20]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[21]),
        .Q(cols_bound_per_npc_read_reg_747[21]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[22]),
        .Q(cols_bound_per_npc_read_reg_747[22]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[23]),
        .Q(cols_bound_per_npc_read_reg_747[23]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[24]),
        .Q(cols_bound_per_npc_read_reg_747[24]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[25]),
        .Q(cols_bound_per_npc_read_reg_747[25]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[26]),
        .Q(cols_bound_per_npc_read_reg_747[26]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[27]),
        .Q(cols_bound_per_npc_read_reg_747[27]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[28]),
        .Q(cols_bound_per_npc_read_reg_747[28]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[29]),
        .Q(cols_bound_per_npc_read_reg_747[29]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[2]),
        .Q(cols_bound_per_npc_read_reg_747[2]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[30]),
        .Q(cols_bound_per_npc_read_reg_747[30]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[31]),
        .Q(cols_bound_per_npc_read_reg_747[31]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[3]),
        .Q(cols_bound_per_npc_read_reg_747[3]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[4]),
        .Q(cols_bound_per_npc_read_reg_747[4]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[5]),
        .Q(cols_bound_per_npc_read_reg_747[5]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[6]),
        .Q(cols_bound_per_npc_read_reg_747[6]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[7]),
        .Q(cols_bound_per_npc_read_reg_747[7]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[8]),
        .Q(cols_bound_per_npc_read_reg_747[8]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_747_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(out[9]),
        .Q(cols_bound_per_npc_read_reg_747[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    i___2_carry__0_i_1
       (.I0(\rem_fu_92_reg_n_0_[5] ),
        .I1(\rem_fu_92_reg_n_0_[6] ),
        .O(i___2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h00F8)) 
    i___2_carry__0_i_2
       (.I0(icmp_ln1084_fu_273_p2),
        .I1(\rem_fu_92[31]_i_2_n_0 ),
        .I2(\rem_fu_92_reg_n_0_[4] ),
        .I3(\rem_fu_92_reg_n_0_[5] ),
        .O(i___2_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h87)) 
    i___2_carry__0_i_3
       (.I0(\rem_fu_92[31]_i_2_n_0 ),
        .I1(icmp_ln1084_fu_273_p2),
        .I2(\rem_fu_92_reg_n_0_[4] ),
        .O(i___2_carry__0_i_3_n_0));
  LUT3 #(
    .INIT(8'hC9)) 
    i___2_carry__0_i_4
       (.I0(\rem_fu_92_reg_n_0_[5] ),
        .I1(\rem_fu_92_reg_n_0_[7] ),
        .I2(\rem_fu_92_reg_n_0_[6] ),
        .O(i___2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'hFF00EA15)) 
    i___2_carry__0_i_5
       (.I0(\rem_fu_92_reg_n_0_[4] ),
        .I1(\rem_fu_92[31]_i_2_n_0 ),
        .I2(icmp_ln1084_fu_273_p2),
        .I3(\rem_fu_92_reg_n_0_[6] ),
        .I4(\rem_fu_92_reg_n_0_[5] ),
        .O(i___2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'hF807)) 
    i___2_carry__0_i_6
       (.I0(icmp_ln1084_fu_273_p2),
        .I1(\rem_fu_92[31]_i_2_n_0 ),
        .I2(\rem_fu_92_reg_n_0_[4] ),
        .I3(\rem_fu_92_reg_n_0_[5] ),
        .O(i___2_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h65A56AA5A5A5A5A5)) 
    i___2_carry__0_i_7
       (.I0(\rem_fu_92_reg_n_0_[4] ),
        .I1(sub4_i_reg_771),
        .I2(i___2_carry_i_8_n_0),
        .I3(bLast_reg_790),
        .I4(last_blk_width_read_reg_754),
        .I5(\rem_fu_92_reg_n_0_[3] ),
        .O(i___2_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i___2_carry__1_i_1
       (.I0(\rem_fu_92_reg_n_0_[8] ),
        .I1(\rem_fu_92_reg_n_0_[9] ),
        .O(i___2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i___2_carry__1_i_2
       (.I0(\rem_fu_92_reg_n_0_[7] ),
        .I1(\rem_fu_92_reg_n_0_[8] ),
        .O(i___2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i___2_carry__1_i_3
       (.I0(\rem_fu_92_reg_n_0_[6] ),
        .I1(\rem_fu_92_reg_n_0_[7] ),
        .O(i___2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__1_i_4
       (.I0(\rem_fu_92_reg_n_0_[10] ),
        .I1(\rem_fu_92_reg_n_0_[11] ),
        .O(i___2_carry__1_i_4_n_0));
  LUT3 #(
    .INIT(8'hE1)) 
    i___2_carry__1_i_5
       (.I0(\rem_fu_92_reg_n_0_[8] ),
        .I1(\rem_fu_92_reg_n_0_[9] ),
        .I2(\rem_fu_92_reg_n_0_[10] ),
        .O(i___2_carry__1_i_5_n_0));
  LUT3 #(
    .INIT(8'hE1)) 
    i___2_carry__1_i_6
       (.I0(\rem_fu_92_reg_n_0_[7] ),
        .I1(\rem_fu_92_reg_n_0_[8] ),
        .I2(\rem_fu_92_reg_n_0_[9] ),
        .O(i___2_carry__1_i_6_n_0));
  LUT3 #(
    .INIT(8'hC9)) 
    i___2_carry__1_i_7
       (.I0(\rem_fu_92_reg_n_0_[6] ),
        .I1(\rem_fu_92_reg_n_0_[8] ),
        .I2(\rem_fu_92_reg_n_0_[7] ),
        .O(i___2_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__2_i_1
       (.I0(\rem_fu_92_reg_n_0_[14] ),
        .I1(\rem_fu_92_reg_n_0_[15] ),
        .O(i___2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__2_i_2
       (.I0(\rem_fu_92_reg_n_0_[13] ),
        .I1(\rem_fu_92_reg_n_0_[14] ),
        .O(i___2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__2_i_3
       (.I0(\rem_fu_92_reg_n_0_[12] ),
        .I1(\rem_fu_92_reg_n_0_[13] ),
        .O(i___2_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__2_i_4
       (.I0(\rem_fu_92_reg_n_0_[11] ),
        .I1(\rem_fu_92_reg_n_0_[12] ),
        .O(i___2_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__3_i_1
       (.I0(\rem_fu_92_reg_n_0_[18] ),
        .I1(\rem_fu_92_reg_n_0_[19] ),
        .O(i___2_carry__3_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__3_i_2
       (.I0(\rem_fu_92_reg_n_0_[17] ),
        .I1(\rem_fu_92_reg_n_0_[18] ),
        .O(i___2_carry__3_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__3_i_3
       (.I0(\rem_fu_92_reg_n_0_[16] ),
        .I1(\rem_fu_92_reg_n_0_[17] ),
        .O(i___2_carry__3_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__3_i_4
       (.I0(\rem_fu_92_reg_n_0_[15] ),
        .I1(\rem_fu_92_reg_n_0_[16] ),
        .O(i___2_carry__3_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__4_i_1
       (.I0(\rem_fu_92_reg_n_0_[22] ),
        .I1(\rem_fu_92_reg_n_0_[23] ),
        .O(i___2_carry__4_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__4_i_2
       (.I0(\rem_fu_92_reg_n_0_[21] ),
        .I1(\rem_fu_92_reg_n_0_[22] ),
        .O(i___2_carry__4_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__4_i_3
       (.I0(\rem_fu_92_reg_n_0_[20] ),
        .I1(\rem_fu_92_reg_n_0_[21] ),
        .O(i___2_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__4_i_4
       (.I0(\rem_fu_92_reg_n_0_[19] ),
        .I1(\rem_fu_92_reg_n_0_[20] ),
        .O(i___2_carry__4_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__5_i_1
       (.I0(\rem_fu_92_reg_n_0_[26] ),
        .I1(\rem_fu_92_reg_n_0_[27] ),
        .O(i___2_carry__5_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__5_i_2
       (.I0(\rem_fu_92_reg_n_0_[25] ),
        .I1(\rem_fu_92_reg_n_0_[26] ),
        .O(i___2_carry__5_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__5_i_3
       (.I0(\rem_fu_92_reg_n_0_[24] ),
        .I1(\rem_fu_92_reg_n_0_[25] ),
        .O(i___2_carry__5_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__5_i_4
       (.I0(\rem_fu_92_reg_n_0_[23] ),
        .I1(\rem_fu_92_reg_n_0_[24] ),
        .O(i___2_carry__5_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__6_i_1
       (.I0(\rem_fu_92_reg_n_0_[30] ),
        .I1(\rem_fu_92_reg_n_0_[31] ),
        .O(i___2_carry__6_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__6_i_2
       (.I0(\rem_fu_92_reg_n_0_[29] ),
        .I1(\rem_fu_92_reg_n_0_[30] ),
        .O(i___2_carry__6_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__6_i_3
       (.I0(\rem_fu_92_reg_n_0_[28] ),
        .I1(\rem_fu_92_reg_n_0_[29] ),
        .O(i___2_carry__6_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i___2_carry__6_i_4
       (.I0(\rem_fu_92_reg_n_0_[27] ),
        .I1(\rem_fu_92_reg_n_0_[28] ),
        .O(i___2_carry__6_i_4_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    i___2_carry_i_1
       (.I0(\rem_fu_92_reg_n_0_[2] ),
        .I1(\rem_fu_92[31]_i_2_n_0 ),
        .I2(icmp_ln1084_fu_273_p2),
        .O(i___2_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h2A)) 
    i___2_carry_i_2
       (.I0(\rem_fu_92_reg_n_0_[1] ),
        .I1(\rem_fu_92[31]_i_2_n_0 ),
        .I2(icmp_ln1084_fu_273_p2),
        .O(i___2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    i___2_carry_i_3
       (.I0(\rem_fu_92[31]_i_2_n_0 ),
        .I1(icmp_ln1084_fu_273_p2),
        .O(i___2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h35F53AF5CA0AC50A)) 
    i___2_carry_i_4
       (.I0(\rem_fu_92_reg_n_0_[2] ),
        .I1(sub4_i_reg_771),
        .I2(i___2_carry_i_8_n_0),
        .I3(bLast_reg_790),
        .I4(last_blk_width_read_reg_754),
        .I5(\rem_fu_92_reg_n_0_[3] ),
        .O(i___2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hEA15)) 
    i___2_carry_i_5
       (.I0(\rem_fu_92_reg_n_0_[1] ),
        .I1(icmp_ln1084_fu_273_p2),
        .I2(\rem_fu_92[31]_i_2_n_0 ),
        .I3(\rem_fu_92_reg_n_0_[2] ),
        .O(i___2_carry_i_5_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i___2_carry_i_6
       (.I0(\rem_fu_92_reg_n_0_[1] ),
        .O(i___2_carry_i_6_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i___2_carry_i_7
       (.I0(\rem_fu_92_reg_n_0_[0] ),
        .O(i___2_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___2_carry_i_8
       (.I0(icmp_ln1084_fu_273_p2),
        .I1(\rem_fu_92[31]_i_2_n_0 ),
        .O(i___2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hF7FF0000)) 
    \i_reg_142[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln1073_fu_216_p2),
        .I2(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(ap_CS_fsm_state3),
        .O(i_reg_142));
  LUT4 #(
    .INIT(16'h0800)) 
    \i_reg_142[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln1073_fu_216_p2),
        .I2(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(i_reg_1420));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_142[0]_i_4 
       (.I0(i_reg_142_reg[0]),
        .O(\i_reg_142[0]_i_4_n_0 ));
  FDRE \i_reg_142_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[0]_i_3_n_7 ),
        .Q(i_reg_142_reg[0]),
        .R(i_reg_142));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_142_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_reg_142_reg[0]_i_3_n_0 ,\i_reg_142_reg[0]_i_3_n_1 ,\i_reg_142_reg[0]_i_3_n_2 ,\i_reg_142_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_reg_142_reg[0]_i_3_n_4 ,\i_reg_142_reg[0]_i_3_n_5 ,\i_reg_142_reg[0]_i_3_n_6 ,\i_reg_142_reg[0]_i_3_n_7 }),
        .S({i_reg_142_reg[3:1],\i_reg_142[0]_i_4_n_0 }));
  FDRE \i_reg_142_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[8]_i_1_n_5 ),
        .Q(i_reg_142_reg[10]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[8]_i_1_n_4 ),
        .Q(i_reg_142_reg[11]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[12]_i_1_n_7 ),
        .Q(i_reg_142_reg[12]),
        .R(i_reg_142));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_142_reg[12]_i_1 
       (.CI(\i_reg_142_reg[8]_i_1_n_0 ),
        .CO({\i_reg_142_reg[12]_i_1_n_0 ,\i_reg_142_reg[12]_i_1_n_1 ,\i_reg_142_reg[12]_i_1_n_2 ,\i_reg_142_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_142_reg[12]_i_1_n_4 ,\i_reg_142_reg[12]_i_1_n_5 ,\i_reg_142_reg[12]_i_1_n_6 ,\i_reg_142_reg[12]_i_1_n_7 }),
        .S(i_reg_142_reg[15:12]));
  FDRE \i_reg_142_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[12]_i_1_n_6 ),
        .Q(i_reg_142_reg[13]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[12]_i_1_n_5 ),
        .Q(i_reg_142_reg[14]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[12]_i_1_n_4 ),
        .Q(i_reg_142_reg[15]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[16]_i_1_n_7 ),
        .Q(i_reg_142_reg[16]),
        .R(i_reg_142));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_142_reg[16]_i_1 
       (.CI(\i_reg_142_reg[12]_i_1_n_0 ),
        .CO({\i_reg_142_reg[16]_i_1_n_0 ,\i_reg_142_reg[16]_i_1_n_1 ,\i_reg_142_reg[16]_i_1_n_2 ,\i_reg_142_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_142_reg[16]_i_1_n_4 ,\i_reg_142_reg[16]_i_1_n_5 ,\i_reg_142_reg[16]_i_1_n_6 ,\i_reg_142_reg[16]_i_1_n_7 }),
        .S(i_reg_142_reg[19:16]));
  FDRE \i_reg_142_reg[17] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[16]_i_1_n_6 ),
        .Q(i_reg_142_reg[17]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[18] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[16]_i_1_n_5 ),
        .Q(i_reg_142_reg[18]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[19] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[16]_i_1_n_4 ),
        .Q(i_reg_142_reg[19]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[0]_i_3_n_6 ),
        .Q(i_reg_142_reg[1]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[20] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[20]_i_1_n_7 ),
        .Q(i_reg_142_reg[20]),
        .R(i_reg_142));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_142_reg[20]_i_1 
       (.CI(\i_reg_142_reg[16]_i_1_n_0 ),
        .CO({\i_reg_142_reg[20]_i_1_n_0 ,\i_reg_142_reg[20]_i_1_n_1 ,\i_reg_142_reg[20]_i_1_n_2 ,\i_reg_142_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_142_reg[20]_i_1_n_4 ,\i_reg_142_reg[20]_i_1_n_5 ,\i_reg_142_reg[20]_i_1_n_6 ,\i_reg_142_reg[20]_i_1_n_7 }),
        .S(i_reg_142_reg[23:20]));
  FDRE \i_reg_142_reg[21] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[20]_i_1_n_6 ),
        .Q(i_reg_142_reg[21]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[22] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[20]_i_1_n_5 ),
        .Q(i_reg_142_reg[22]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[23] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[20]_i_1_n_4 ),
        .Q(i_reg_142_reg[23]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[24] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[24]_i_1_n_7 ),
        .Q(i_reg_142_reg[24]),
        .R(i_reg_142));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_142_reg[24]_i_1 
       (.CI(\i_reg_142_reg[20]_i_1_n_0 ),
        .CO({\i_reg_142_reg[24]_i_1_n_0 ,\i_reg_142_reg[24]_i_1_n_1 ,\i_reg_142_reg[24]_i_1_n_2 ,\i_reg_142_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_142_reg[24]_i_1_n_4 ,\i_reg_142_reg[24]_i_1_n_5 ,\i_reg_142_reg[24]_i_1_n_6 ,\i_reg_142_reg[24]_i_1_n_7 }),
        .S(i_reg_142_reg[27:24]));
  FDRE \i_reg_142_reg[25] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[24]_i_1_n_6 ),
        .Q(i_reg_142_reg[25]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[26] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[24]_i_1_n_5 ),
        .Q(i_reg_142_reg[26]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[27] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[24]_i_1_n_4 ),
        .Q(i_reg_142_reg[27]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[28] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[28]_i_1_n_7 ),
        .Q(i_reg_142_reg[28]),
        .R(i_reg_142));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_142_reg[28]_i_1 
       (.CI(\i_reg_142_reg[24]_i_1_n_0 ),
        .CO({\NLW_i_reg_142_reg[28]_i_1_CO_UNCONNECTED [3:2],\i_reg_142_reg[28]_i_1_n_2 ,\i_reg_142_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_142_reg[28]_i_1_O_UNCONNECTED [3],\i_reg_142_reg[28]_i_1_n_5 ,\i_reg_142_reg[28]_i_1_n_6 ,\i_reg_142_reg[28]_i_1_n_7 }),
        .S({1'b0,i_reg_142_reg[30:28]}));
  FDRE \i_reg_142_reg[29] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[28]_i_1_n_6 ),
        .Q(i_reg_142_reg[29]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[0]_i_3_n_5 ),
        .Q(i_reg_142_reg[2]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[30] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[28]_i_1_n_5 ),
        .Q(i_reg_142_reg[30]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[0]_i_3_n_4 ),
        .Q(i_reg_142_reg[3]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[4]_i_1_n_7 ),
        .Q(i_reg_142_reg[4]),
        .R(i_reg_142));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_142_reg[4]_i_1 
       (.CI(\i_reg_142_reg[0]_i_3_n_0 ),
        .CO({\i_reg_142_reg[4]_i_1_n_0 ,\i_reg_142_reg[4]_i_1_n_1 ,\i_reg_142_reg[4]_i_1_n_2 ,\i_reg_142_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_142_reg[4]_i_1_n_4 ,\i_reg_142_reg[4]_i_1_n_5 ,\i_reg_142_reg[4]_i_1_n_6 ,\i_reg_142_reg[4]_i_1_n_7 }),
        .S(i_reg_142_reg[7:4]));
  FDRE \i_reg_142_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[4]_i_1_n_6 ),
        .Q(i_reg_142_reg[5]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[4]_i_1_n_5 ),
        .Q(i_reg_142_reg[6]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[4]_i_1_n_4 ),
        .Q(i_reg_142_reg[7]),
        .R(i_reg_142));
  FDRE \i_reg_142_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[8]_i_1_n_7 ),
        .Q(i_reg_142_reg[8]),
        .R(i_reg_142));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_reg_142_reg[8]_i_1 
       (.CI(\i_reg_142_reg[4]_i_1_n_0 ),
        .CO({\i_reg_142_reg[8]_i_1_n_0 ,\i_reg_142_reg[8]_i_1_n_1 ,\i_reg_142_reg[8]_i_1_n_2 ,\i_reg_142_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_reg_142_reg[8]_i_1_n_4 ,\i_reg_142_reg[8]_i_1_n_5 ,\i_reg_142_reg[8]_i_1_n_6 ,\i_reg_142_reg[8]_i_1_n_7 }),
        .S(i_reg_142_reg[11:8]));
  FDRE \i_reg_142_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\i_reg_142_reg[8]_i_1_n_6 ),
        .Q(i_reg_142_reg[9]),
        .R(i_reg_142));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_216_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1073_fu_216_p2_carry_n_0,icmp_ln1073_fu_216_p2_carry_n_1,icmp_ln1073_fu_216_p2_carry_n_2,icmp_ln1073_fu_216_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1073_fu_216_p2_carry_i_1_n_0,icmp_ln1073_fu_216_p2_carry_i_2_n_0,icmp_ln1073_fu_216_p2_carry_i_3_n_0,icmp_ln1073_fu_216_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln1073_fu_216_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1073_fu_216_p2_carry_i_5_n_0,icmp_ln1073_fu_216_p2_carry_i_6_n_0,icmp_ln1073_fu_216_p2_carry_i_7_n_0,icmp_ln1073_fu_216_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_216_p2_carry__0
       (.CI(icmp_ln1073_fu_216_p2_carry_n_0),
        .CO({icmp_ln1073_fu_216_p2_carry__0_n_0,icmp_ln1073_fu_216_p2_carry__0_n_1,icmp_ln1073_fu_216_p2_carry__0_n_2,icmp_ln1073_fu_216_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1073_fu_216_p2_carry__0_i_1_n_0,icmp_ln1073_fu_216_p2_carry__0_i_2_n_0,icmp_ln1073_fu_216_p2_carry__0_i_3_n_0,icmp_ln1073_fu_216_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln1073_fu_216_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1073_fu_216_p2_carry__0_i_5_n_0,icmp_ln1073_fu_216_p2_carry__0_i_6_n_0,icmp_ln1073_fu_216_p2_carry__0_i_7_n_0,icmp_ln1073_fu_216_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__0_i_1
       (.I0(bound_reg_761[15]),
        .I1(i_reg_142_reg[15]),
        .I2(bound_reg_761[14]),
        .I3(i_reg_142_reg[14]),
        .O(icmp_ln1073_fu_216_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__0_i_2
       (.I0(bound_reg_761[13]),
        .I1(i_reg_142_reg[13]),
        .I2(bound_reg_761[12]),
        .I3(i_reg_142_reg[12]),
        .O(icmp_ln1073_fu_216_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__0_i_3
       (.I0(bound_reg_761[11]),
        .I1(i_reg_142_reg[11]),
        .I2(bound_reg_761[10]),
        .I3(i_reg_142_reg[10]),
        .O(icmp_ln1073_fu_216_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__0_i_4
       (.I0(bound_reg_761[9]),
        .I1(i_reg_142_reg[9]),
        .I2(bound_reg_761[8]),
        .I3(i_reg_142_reg[8]),
        .O(icmp_ln1073_fu_216_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__0_i_5
       (.I0(i_reg_142_reg[15]),
        .I1(bound_reg_761[15]),
        .I2(i_reg_142_reg[14]),
        .I3(bound_reg_761[14]),
        .O(icmp_ln1073_fu_216_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__0_i_6
       (.I0(i_reg_142_reg[13]),
        .I1(bound_reg_761[13]),
        .I2(i_reg_142_reg[12]),
        .I3(bound_reg_761[12]),
        .O(icmp_ln1073_fu_216_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__0_i_7
       (.I0(i_reg_142_reg[11]),
        .I1(bound_reg_761[11]),
        .I2(i_reg_142_reg[10]),
        .I3(bound_reg_761[10]),
        .O(icmp_ln1073_fu_216_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__0_i_8
       (.I0(i_reg_142_reg[9]),
        .I1(bound_reg_761[9]),
        .I2(i_reg_142_reg[8]),
        .I3(bound_reg_761[8]),
        .O(icmp_ln1073_fu_216_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_216_p2_carry__1
       (.CI(icmp_ln1073_fu_216_p2_carry__0_n_0),
        .CO({icmp_ln1073_fu_216_p2_carry__1_n_0,icmp_ln1073_fu_216_p2_carry__1_n_1,icmp_ln1073_fu_216_p2_carry__1_n_2,icmp_ln1073_fu_216_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1073_fu_216_p2_carry__1_i_1_n_0,icmp_ln1073_fu_216_p2_carry__1_i_2_n_0,icmp_ln1073_fu_216_p2_carry__1_i_3_n_0,icmp_ln1073_fu_216_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln1073_fu_216_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1073_fu_216_p2_carry__1_i_5_n_0,icmp_ln1073_fu_216_p2_carry__1_i_6_n_0,icmp_ln1073_fu_216_p2_carry__1_i_7_n_0,icmp_ln1073_fu_216_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__1_i_1
       (.I0(bound_reg_761[23]),
        .I1(i_reg_142_reg[23]),
        .I2(bound_reg_761[22]),
        .I3(i_reg_142_reg[22]),
        .O(icmp_ln1073_fu_216_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__1_i_2
       (.I0(bound_reg_761[21]),
        .I1(i_reg_142_reg[21]),
        .I2(bound_reg_761[20]),
        .I3(i_reg_142_reg[20]),
        .O(icmp_ln1073_fu_216_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__1_i_3
       (.I0(bound_reg_761[19]),
        .I1(i_reg_142_reg[19]),
        .I2(bound_reg_761[18]),
        .I3(i_reg_142_reg[18]),
        .O(icmp_ln1073_fu_216_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__1_i_4
       (.I0(bound_reg_761[17]),
        .I1(i_reg_142_reg[17]),
        .I2(bound_reg_761[16]),
        .I3(i_reg_142_reg[16]),
        .O(icmp_ln1073_fu_216_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__1_i_5
       (.I0(i_reg_142_reg[23]),
        .I1(bound_reg_761[23]),
        .I2(i_reg_142_reg[22]),
        .I3(bound_reg_761[22]),
        .O(icmp_ln1073_fu_216_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__1_i_6
       (.I0(i_reg_142_reg[21]),
        .I1(bound_reg_761[21]),
        .I2(i_reg_142_reg[20]),
        .I3(bound_reg_761[20]),
        .O(icmp_ln1073_fu_216_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__1_i_7
       (.I0(i_reg_142_reg[19]),
        .I1(bound_reg_761[19]),
        .I2(i_reg_142_reg[18]),
        .I3(bound_reg_761[18]),
        .O(icmp_ln1073_fu_216_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__1_i_8
       (.I0(i_reg_142_reg[17]),
        .I1(bound_reg_761[17]),
        .I2(i_reg_142_reg[16]),
        .I3(bound_reg_761[16]),
        .O(icmp_ln1073_fu_216_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1073_fu_216_p2_carry__2
       (.CI(icmp_ln1073_fu_216_p2_carry__1_n_0),
        .CO({icmp_ln1073_fu_216_p2,icmp_ln1073_fu_216_p2_carry__2_n_1,icmp_ln1073_fu_216_p2_carry__2_n_2,icmp_ln1073_fu_216_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1073_fu_216_p2_carry__2_i_1_n_0,icmp_ln1073_fu_216_p2_carry__2_i_2_n_0,icmp_ln1073_fu_216_p2_carry__2_i_3_n_0,icmp_ln1073_fu_216_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln1073_fu_216_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1073_fu_216_p2_carry__2_i_5_n_0,icmp_ln1073_fu_216_p2_carry__2_i_6_n_0,icmp_ln1073_fu_216_p2_carry__2_i_7_n_0,icmp_ln1073_fu_216_p2_carry__2_i_8_n_0}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1073_fu_216_p2_carry__2_i_1
       (.I0(bound_reg_761[31]),
        .I1(bound_reg_761[30]),
        .I2(i_reg_142_reg[30]),
        .O(icmp_ln1073_fu_216_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__2_i_2
       (.I0(bound_reg_761[29]),
        .I1(i_reg_142_reg[29]),
        .I2(bound_reg_761[28]),
        .I3(i_reg_142_reg[28]),
        .O(icmp_ln1073_fu_216_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__2_i_3
       (.I0(bound_reg_761[27]),
        .I1(i_reg_142_reg[27]),
        .I2(bound_reg_761[26]),
        .I3(i_reg_142_reg[26]),
        .O(icmp_ln1073_fu_216_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry__2_i_4
       (.I0(bound_reg_761[25]),
        .I1(i_reg_142_reg[25]),
        .I2(bound_reg_761[24]),
        .I3(i_reg_142_reg[24]),
        .O(icmp_ln1073_fu_216_p2_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1073_fu_216_p2_carry__2_i_5
       (.I0(bound_reg_761[31]),
        .I1(i_reg_142_reg[30]),
        .I2(bound_reg_761[30]),
        .O(icmp_ln1073_fu_216_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__2_i_6
       (.I0(i_reg_142_reg[29]),
        .I1(bound_reg_761[29]),
        .I2(i_reg_142_reg[28]),
        .I3(bound_reg_761[28]),
        .O(icmp_ln1073_fu_216_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__2_i_7
       (.I0(i_reg_142_reg[27]),
        .I1(bound_reg_761[27]),
        .I2(i_reg_142_reg[26]),
        .I3(bound_reg_761[26]),
        .O(icmp_ln1073_fu_216_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry__2_i_8
       (.I0(i_reg_142_reg[25]),
        .I1(bound_reg_761[25]),
        .I2(i_reg_142_reg[24]),
        .I3(bound_reg_761[24]),
        .O(icmp_ln1073_fu_216_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry_i_1
       (.I0(bound_reg_761[7]),
        .I1(i_reg_142_reg[7]),
        .I2(bound_reg_761[6]),
        .I3(i_reg_142_reg[6]),
        .O(icmp_ln1073_fu_216_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry_i_2
       (.I0(bound_reg_761[5]),
        .I1(i_reg_142_reg[5]),
        .I2(bound_reg_761[4]),
        .I3(i_reg_142_reg[4]),
        .O(icmp_ln1073_fu_216_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry_i_3
       (.I0(bound_reg_761[3]),
        .I1(i_reg_142_reg[3]),
        .I2(bound_reg_761[2]),
        .I3(i_reg_142_reg[2]),
        .O(icmp_ln1073_fu_216_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1073_fu_216_p2_carry_i_4
       (.I0(bound_reg_761[1]),
        .I1(i_reg_142_reg[1]),
        .I2(bound_reg_761[0]),
        .I3(i_reg_142_reg[0]),
        .O(icmp_ln1073_fu_216_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry_i_5
       (.I0(i_reg_142_reg[7]),
        .I1(bound_reg_761[7]),
        .I2(i_reg_142_reg[6]),
        .I3(bound_reg_761[6]),
        .O(icmp_ln1073_fu_216_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry_i_6
       (.I0(i_reg_142_reg[5]),
        .I1(bound_reg_761[5]),
        .I2(i_reg_142_reg[4]),
        .I3(bound_reg_761[4]),
        .O(icmp_ln1073_fu_216_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry_i_7
       (.I0(i_reg_142_reg[3]),
        .I1(bound_reg_761[3]),
        .I2(i_reg_142_reg[2]),
        .I3(bound_reg_761[2]),
        .O(icmp_ln1073_fu_216_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1073_fu_216_p2_carry_i_8
       (.I0(i_reg_142_reg[1]),
        .I1(bound_reg_761[1]),
        .I2(i_reg_142_reg[0]),
        .I3(bound_reg_761[0]),
        .O(icmp_ln1073_fu_216_p2_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \icmp_ln1073_reg_786[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .O(p_13_in));
  LUT5 #(
    .INIT(32'hFFFF4000)) 
    \icmp_ln1073_reg_786[0]_i_2 
       (.I0(ldata_empty_n),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln1073_reg_786_pp0_iter1_reg),
        .I3(icmp_ln1084_reg_807),
        .I4(\icmp_ln1073_reg_786[0]_i_3_n_0 ),
        .O(\icmp_ln1073_reg_786[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \icmp_ln1073_reg_786[0]_i_3 
       (.I0(imgInput1_data_full_n),
        .I1(icmp_ln1104_reg_798_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_0),
        .O(\icmp_ln1073_reg_786[0]_i_3_n_0 ));
  FDRE \icmp_ln1073_reg_786_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(icmp_ln1073_reg_786),
        .Q(icmp_ln1073_reg_786_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln1073_reg_786_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1073_reg_786_pp0_iter1_reg),
        .Q(icmp_ln1073_reg_786_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1073_reg_786_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(icmp_ln1073_fu_216_p2),
        .Q(icmp_ln1073_reg_786),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1084_fu_273_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1084_fu_273_p2_carry_n_0,icmp_ln1084_fu_273_p2_carry_n_1,icmp_ln1084_fu_273_p2_carry_n_2,icmp_ln1084_fu_273_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,icmp_ln1084_fu_273_p2_carry_i_1_n_0}),
        .O(NLW_icmp_ln1084_fu_273_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1084_fu_273_p2_carry_i_2_n_0,icmp_ln1084_fu_273_p2_carry_i_3_n_0,icmp_ln1084_fu_273_p2_carry_i_4_n_0,icmp_ln1084_fu_273_p2_carry_i_5_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1084_fu_273_p2_carry__0
       (.CI(icmp_ln1084_fu_273_p2_carry_n_0),
        .CO({icmp_ln1084_fu_273_p2_carry__0_n_0,icmp_ln1084_fu_273_p2_carry__0_n_1,icmp_ln1084_fu_273_p2_carry__0_n_2,icmp_ln1084_fu_273_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1084_fu_273_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1084_fu_273_p2_carry__0_i_1_n_0,icmp_ln1084_fu_273_p2_carry__0_i_2_n_0,icmp_ln1084_fu_273_p2_carry__0_i_3_n_0,icmp_ln1084_fu_273_p2_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__0_i_1
       (.I0(\rem_fu_92_reg_n_0_[17] ),
        .I1(\rem_fu_92_reg_n_0_[16] ),
        .O(icmp_ln1084_fu_273_p2_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__0_i_2
       (.I0(\rem_fu_92_reg_n_0_[15] ),
        .I1(\rem_fu_92_reg_n_0_[14] ),
        .O(icmp_ln1084_fu_273_p2_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__0_i_3
       (.I0(\rem_fu_92_reg_n_0_[13] ),
        .I1(\rem_fu_92_reg_n_0_[12] ),
        .O(icmp_ln1084_fu_273_p2_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__0_i_4
       (.I0(\rem_fu_92_reg_n_0_[11] ),
        .I1(\rem_fu_92_reg_n_0_[10] ),
        .O(icmp_ln1084_fu_273_p2_carry__0_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1084_fu_273_p2_carry__1
       (.CI(icmp_ln1084_fu_273_p2_carry__0_n_0),
        .CO({icmp_ln1084_fu_273_p2_carry__1_n_0,icmp_ln1084_fu_273_p2_carry__1_n_1,icmp_ln1084_fu_273_p2_carry__1_n_2,icmp_ln1084_fu_273_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1084_fu_273_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1084_fu_273_p2_carry__1_i_1_n_0,icmp_ln1084_fu_273_p2_carry__1_i_2_n_0,icmp_ln1084_fu_273_p2_carry__1_i_3_n_0,icmp_ln1084_fu_273_p2_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__1_i_1
       (.I0(\rem_fu_92_reg_n_0_[25] ),
        .I1(\rem_fu_92_reg_n_0_[24] ),
        .O(icmp_ln1084_fu_273_p2_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__1_i_2
       (.I0(\rem_fu_92_reg_n_0_[23] ),
        .I1(\rem_fu_92_reg_n_0_[22] ),
        .O(icmp_ln1084_fu_273_p2_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__1_i_3
       (.I0(\rem_fu_92_reg_n_0_[21] ),
        .I1(\rem_fu_92_reg_n_0_[20] ),
        .O(icmp_ln1084_fu_273_p2_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__1_i_4
       (.I0(\rem_fu_92_reg_n_0_[19] ),
        .I1(\rem_fu_92_reg_n_0_[18] ),
        .O(icmp_ln1084_fu_273_p2_carry__1_i_4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1084_fu_273_p2_carry__2
       (.CI(icmp_ln1084_fu_273_p2_carry__1_n_0),
        .CO({NLW_icmp_ln1084_fu_273_p2_carry__2_CO_UNCONNECTED[3],icmp_ln1084_fu_273_p2,icmp_ln1084_fu_273_p2_carry__2_n_2,icmp_ln1084_fu_273_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,\rem_fu_92_reg_n_0_[31] ,1'b0,1'b0}),
        .O(NLW_icmp_ln1084_fu_273_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln1084_fu_273_p2_carry__2_i_1_n_0,icmp_ln1084_fu_273_p2_carry__2_i_2_n_0,icmp_ln1084_fu_273_p2_carry__2_i_3_n_0}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__2_i_1
       (.I0(\rem_fu_92_reg_n_0_[31] ),
        .I1(\rem_fu_92_reg_n_0_[30] ),
        .O(icmp_ln1084_fu_273_p2_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__2_i_2
       (.I0(\rem_fu_92_reg_n_0_[29] ),
        .I1(\rem_fu_92_reg_n_0_[28] ),
        .O(icmp_ln1084_fu_273_p2_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry__2_i_3
       (.I0(\rem_fu_92_reg_n_0_[26] ),
        .I1(\rem_fu_92_reg_n_0_[27] ),
        .O(icmp_ln1084_fu_273_p2_carry__2_i_3_n_0));
  LUT3 #(
    .INIT(8'h45)) 
    icmp_ln1084_fu_273_p2_carry_i_1
       (.I0(\rem_fu_92_reg_n_0_[3] ),
        .I1(last_blk_width_read_reg_754),
        .I2(bLast_reg_790),
        .O(icmp_ln1084_fu_273_p2_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry_i_2
       (.I0(\rem_fu_92_reg_n_0_[9] ),
        .I1(\rem_fu_92_reg_n_0_[8] ),
        .O(icmp_ln1084_fu_273_p2_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry_i_3
       (.I0(\rem_fu_92_reg_n_0_[7] ),
        .I1(\rem_fu_92_reg_n_0_[6] ),
        .O(icmp_ln1084_fu_273_p2_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln1084_fu_273_p2_carry_i_4
       (.I0(\rem_fu_92_reg_n_0_[4] ),
        .I1(\rem_fu_92_reg_n_0_[5] ),
        .O(icmp_ln1084_fu_273_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h00D2)) 
    icmp_ln1084_fu_273_p2_carry_i_5
       (.I0(bLast_reg_790),
        .I1(last_blk_width_read_reg_754),
        .I2(\rem_fu_92_reg_n_0_[3] ),
        .I3(\rem_fu_92_reg_n_0_[2] ),
        .O(icmp_ln1084_fu_273_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \icmp_ln1084_reg_807[0]_i_1 
       (.I0(icmp_ln1084_reg_807),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .I3(icmp_ln1073_reg_786),
        .I4(icmp_ln1084_fu_273_p2),
        .O(\icmp_ln1084_reg_807[0]_i_1_n_0 ));
  FDRE \icmp_ln1084_reg_807_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1084_reg_807),
        .Q(icmp_ln1084_reg_807_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1084_reg_807_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1084_reg_807[0]_i_1_n_0 ),
        .Q(icmp_ln1084_reg_807),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000003AAAAAAAA)) 
    \icmp_ln1085_reg_828[0]_i_1 
       (.I0(\icmp_ln1085_reg_828_reg_n_0_[0] ),
        .I1(\icmp_ln1085_reg_828[0]_i_2_n_0 ),
        .I2(\icmp_ln1085_reg_828[0]_i_3_n_0 ),
        .I3(\icmp_ln1085_reg_828[0]_i_4_n_0 ),
        .I4(\icmp_ln1085_reg_828[0]_i_5_n_0 ),
        .I5(add_ln674_1_reg_8520),
        .O(\icmp_ln1085_reg_828[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1085_reg_828[0]_i_10 
       (.I0(\rem_fu_92_reg_n_0_[24] ),
        .I1(\rem_fu_92_reg_n_0_[25] ),
        .O(\icmp_ln1085_reg_828[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1085_reg_828[0]_i_11 
       (.I0(\rem_fu_92_reg_n_0_[20] ),
        .I1(\rem_fu_92_reg_n_0_[21] ),
        .O(\icmp_ln1085_reg_828[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1085_reg_828[0]_i_12 
       (.I0(\rem_fu_92_reg_n_0_[18] ),
        .I1(\rem_fu_92_reg_n_0_[19] ),
        .O(\icmp_ln1085_reg_828[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1085_reg_828[0]_i_13 
       (.I0(\rem_fu_92_reg_n_0_[10] ),
        .I1(\rem_fu_92_reg_n_0_[11] ),
        .O(\icmp_ln1085_reg_828[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1085_reg_828[0]_i_2 
       (.I0(\rem_fu_92_reg_n_0_[0] ),
        .I1(\rem_fu_92_reg_n_0_[2] ),
        .I2(\rem_fu_92_reg_n_0_[1] ),
        .I3(\rem_fu_92_reg_n_0_[3] ),
        .I4(\icmp_ln1085_reg_828[0]_i_6_n_0 ),
        .I5(\icmp_ln1085_reg_828[0]_i_7_n_0 ),
        .O(\icmp_ln1085_reg_828[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \icmp_ln1085_reg_828[0]_i_3 
       (.I0(\icmp_ln1085_reg_828[0]_i_8_n_0 ),
        .I1(\icmp_ln1085_reg_828[0]_i_9_n_0 ),
        .I2(\rem_fu_92_reg_n_0_[14] ),
        .I3(\rem_fu_92_reg_n_0_[15] ),
        .I4(\rem_fu_92_reg_n_0_[30] ),
        .I5(\rem_fu_92_reg_n_0_[31] ),
        .O(\icmp_ln1085_reg_828[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1085_reg_828[0]_i_4 
       (.I0(\rem_fu_92_reg_n_0_[22] ),
        .I1(\rem_fu_92_reg_n_0_[23] ),
        .I2(\rem_fu_92_reg_n_0_[6] ),
        .I3(\rem_fu_92_reg_n_0_[7] ),
        .I4(\icmp_ln1085_reg_828[0]_i_10_n_0 ),
        .I5(\icmp_ln1085_reg_828[0]_i_11_n_0 ),
        .O(\icmp_ln1085_reg_828[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln1085_reg_828[0]_i_5 
       (.I0(\rem_fu_92_reg_n_0_[16] ),
        .I1(\rem_fu_92_reg_n_0_[17] ),
        .I2(\rem_fu_92_reg_n_0_[12] ),
        .I3(\rem_fu_92_reg_n_0_[13] ),
        .I4(\icmp_ln1085_reg_828[0]_i_12_n_0 ),
        .I5(\icmp_ln1085_reg_828[0]_i_13_n_0 ),
        .O(\icmp_ln1085_reg_828[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1085_reg_828[0]_i_6 
       (.I0(\rem_fu_92_reg_n_0_[28] ),
        .I1(\rem_fu_92_reg_n_0_[29] ),
        .O(\icmp_ln1085_reg_828[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \icmp_ln1085_reg_828[0]_i_7 
       (.I0(\rem_fu_92_reg_n_0_[5] ),
        .I1(\rem_fu_92_reg_n_0_[4] ),
        .O(\icmp_ln1085_reg_828[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1085_reg_828[0]_i_8 
       (.I0(\rem_fu_92_reg_n_0_[26] ),
        .I1(\rem_fu_92_reg_n_0_[27] ),
        .O(\icmp_ln1085_reg_828[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \icmp_ln1085_reg_828[0]_i_9 
       (.I0(\rem_fu_92_reg_n_0_[9] ),
        .I1(\rem_fu_92_reg_n_0_[8] ),
        .O(\icmp_ln1085_reg_828[0]_i_9_n_0 ));
  FDRE \icmp_ln1085_reg_828_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln1085_reg_828_reg_n_0_[0] ),
        .Q(icmp_ln1085_reg_828_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1085_reg_828_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1085_reg_828[0]_i_1_n_0 ),
        .Q(\icmp_ln1085_reg_828_reg_n_0_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1104_fu_226_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1104_fu_226_p2_carry_n_0,icmp_ln1104_fu_226_p2_carry_n_1,icmp_ln1104_fu_226_p2_carry_n_2,icmp_ln1104_fu_226_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1104_fu_226_p2_carry_i_1_n_0,icmp_ln1104_fu_226_p2_carry_i_2_n_0,icmp_ln1104_fu_226_p2_carry_i_3_n_0,icmp_ln1104_fu_226_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln1104_fu_226_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1104_fu_226_p2_carry_i_5_n_0,icmp_ln1104_fu_226_p2_carry_i_6_n_0,icmp_ln1104_fu_226_p2_carry_i_7_n_0,icmp_ln1104_fu_226_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1104_fu_226_p2_carry__0
       (.CI(icmp_ln1104_fu_226_p2_carry_n_0),
        .CO({icmp_ln1104_fu_226_p2_carry__0_n_0,icmp_ln1104_fu_226_p2_carry__0_n_1,icmp_ln1104_fu_226_p2_carry__0_n_2,icmp_ln1104_fu_226_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1104_fu_226_p2_carry__0_i_1_n_0,icmp_ln1104_fu_226_p2_carry__0_i_2_n_0,icmp_ln1104_fu_226_p2_carry__0_i_3_n_0,icmp_ln1104_fu_226_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln1104_fu_226_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1104_fu_226_p2_carry__0_i_5_n_0,icmp_ln1104_fu_226_p2_carry__0_i_6_n_0,icmp_ln1104_fu_226_p2_carry__0_i_7_n_0,icmp_ln1104_fu_226_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__0_i_1
       (.I0(cols_bound_per_npc_read_reg_747[15]),
        .I1(j_reg_131_reg[15]),
        .I2(cols_bound_per_npc_read_reg_747[14]),
        .I3(j_reg_131_reg[14]),
        .O(icmp_ln1104_fu_226_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__0_i_2
       (.I0(cols_bound_per_npc_read_reg_747[13]),
        .I1(j_reg_131_reg[13]),
        .I2(cols_bound_per_npc_read_reg_747[12]),
        .I3(j_reg_131_reg[12]),
        .O(icmp_ln1104_fu_226_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__0_i_3
       (.I0(cols_bound_per_npc_read_reg_747[11]),
        .I1(j_reg_131_reg[11]),
        .I2(cols_bound_per_npc_read_reg_747[10]),
        .I3(j_reg_131_reg[10]),
        .O(icmp_ln1104_fu_226_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__0_i_4
       (.I0(cols_bound_per_npc_read_reg_747[9]),
        .I1(j_reg_131_reg[9]),
        .I2(cols_bound_per_npc_read_reg_747[8]),
        .I3(j_reg_131_reg[8]),
        .O(icmp_ln1104_fu_226_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__0_i_5
       (.I0(j_reg_131_reg[15]),
        .I1(cols_bound_per_npc_read_reg_747[15]),
        .I2(j_reg_131_reg[14]),
        .I3(cols_bound_per_npc_read_reg_747[14]),
        .O(icmp_ln1104_fu_226_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__0_i_6
       (.I0(j_reg_131_reg[13]),
        .I1(cols_bound_per_npc_read_reg_747[13]),
        .I2(j_reg_131_reg[12]),
        .I3(cols_bound_per_npc_read_reg_747[12]),
        .O(icmp_ln1104_fu_226_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__0_i_7
       (.I0(j_reg_131_reg[11]),
        .I1(cols_bound_per_npc_read_reg_747[11]),
        .I2(j_reg_131_reg[10]),
        .I3(cols_bound_per_npc_read_reg_747[10]),
        .O(icmp_ln1104_fu_226_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__0_i_8
       (.I0(j_reg_131_reg[9]),
        .I1(cols_bound_per_npc_read_reg_747[9]),
        .I2(j_reg_131_reg[8]),
        .I3(cols_bound_per_npc_read_reg_747[8]),
        .O(icmp_ln1104_fu_226_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1104_fu_226_p2_carry__1
       (.CI(icmp_ln1104_fu_226_p2_carry__0_n_0),
        .CO({icmp_ln1104_fu_226_p2_carry__1_n_0,icmp_ln1104_fu_226_p2_carry__1_n_1,icmp_ln1104_fu_226_p2_carry__1_n_2,icmp_ln1104_fu_226_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1104_fu_226_p2_carry__1_i_1_n_0,icmp_ln1104_fu_226_p2_carry__1_i_2_n_0,icmp_ln1104_fu_226_p2_carry__1_i_3_n_0,icmp_ln1104_fu_226_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln1104_fu_226_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1104_fu_226_p2_carry__1_i_5_n_0,icmp_ln1104_fu_226_p2_carry__1_i_6_n_0,icmp_ln1104_fu_226_p2_carry__1_i_7_n_0,icmp_ln1104_fu_226_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__1_i_1
       (.I0(cols_bound_per_npc_read_reg_747[23]),
        .I1(j_reg_131_reg[23]),
        .I2(cols_bound_per_npc_read_reg_747[22]),
        .I3(j_reg_131_reg[22]),
        .O(icmp_ln1104_fu_226_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__1_i_2
       (.I0(cols_bound_per_npc_read_reg_747[21]),
        .I1(j_reg_131_reg[21]),
        .I2(cols_bound_per_npc_read_reg_747[20]),
        .I3(j_reg_131_reg[20]),
        .O(icmp_ln1104_fu_226_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__1_i_3
       (.I0(cols_bound_per_npc_read_reg_747[19]),
        .I1(j_reg_131_reg[19]),
        .I2(cols_bound_per_npc_read_reg_747[18]),
        .I3(j_reg_131_reg[18]),
        .O(icmp_ln1104_fu_226_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__1_i_4
       (.I0(cols_bound_per_npc_read_reg_747[17]),
        .I1(j_reg_131_reg[17]),
        .I2(cols_bound_per_npc_read_reg_747[16]),
        .I3(j_reg_131_reg[16]),
        .O(icmp_ln1104_fu_226_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__1_i_5
       (.I0(j_reg_131_reg[23]),
        .I1(cols_bound_per_npc_read_reg_747[23]),
        .I2(j_reg_131_reg[22]),
        .I3(cols_bound_per_npc_read_reg_747[22]),
        .O(icmp_ln1104_fu_226_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__1_i_6
       (.I0(j_reg_131_reg[21]),
        .I1(cols_bound_per_npc_read_reg_747[21]),
        .I2(j_reg_131_reg[20]),
        .I3(cols_bound_per_npc_read_reg_747[20]),
        .O(icmp_ln1104_fu_226_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__1_i_7
       (.I0(j_reg_131_reg[19]),
        .I1(cols_bound_per_npc_read_reg_747[19]),
        .I2(j_reg_131_reg[18]),
        .I3(cols_bound_per_npc_read_reg_747[18]),
        .O(icmp_ln1104_fu_226_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__1_i_8
       (.I0(j_reg_131_reg[17]),
        .I1(cols_bound_per_npc_read_reg_747[17]),
        .I2(j_reg_131_reg[16]),
        .I3(cols_bound_per_npc_read_reg_747[16]),
        .O(icmp_ln1104_fu_226_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1104_fu_226_p2_carry__2
       (.CI(icmp_ln1104_fu_226_p2_carry__1_n_0),
        .CO({icmp_ln1104_fu_226_p2,icmp_ln1104_fu_226_p2_carry__2_n_1,icmp_ln1104_fu_226_p2_carry__2_n_2,icmp_ln1104_fu_226_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1104_fu_226_p2_carry__2_i_1_n_0,icmp_ln1104_fu_226_p2_carry__2_i_2_n_0,icmp_ln1104_fu_226_p2_carry__2_i_3_n_0,icmp_ln1104_fu_226_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln1104_fu_226_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1104_fu_226_p2_carry__2_i_5_n_0,icmp_ln1104_fu_226_p2_carry__2_i_6_n_0,icmp_ln1104_fu_226_p2_carry__2_i_7_n_0,icmp_ln1104_fu_226_p2_carry__2_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__2_i_1
       (.I0(j_reg_131_reg[31]),
        .I1(cols_bound_per_npc_read_reg_747[31]),
        .I2(cols_bound_per_npc_read_reg_747[30]),
        .I3(j_reg_131_reg[30]),
        .O(icmp_ln1104_fu_226_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__2_i_2
       (.I0(cols_bound_per_npc_read_reg_747[29]),
        .I1(j_reg_131_reg[29]),
        .I2(cols_bound_per_npc_read_reg_747[28]),
        .I3(j_reg_131_reg[28]),
        .O(icmp_ln1104_fu_226_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__2_i_3
       (.I0(cols_bound_per_npc_read_reg_747[27]),
        .I1(j_reg_131_reg[27]),
        .I2(cols_bound_per_npc_read_reg_747[26]),
        .I3(j_reg_131_reg[26]),
        .O(icmp_ln1104_fu_226_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry__2_i_4
       (.I0(cols_bound_per_npc_read_reg_747[25]),
        .I1(j_reg_131_reg[25]),
        .I2(cols_bound_per_npc_read_reg_747[24]),
        .I3(j_reg_131_reg[24]),
        .O(icmp_ln1104_fu_226_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__2_i_5
       (.I0(cols_bound_per_npc_read_reg_747[31]),
        .I1(j_reg_131_reg[31]),
        .I2(j_reg_131_reg[30]),
        .I3(cols_bound_per_npc_read_reg_747[30]),
        .O(icmp_ln1104_fu_226_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__2_i_6
       (.I0(j_reg_131_reg[29]),
        .I1(cols_bound_per_npc_read_reg_747[29]),
        .I2(j_reg_131_reg[28]),
        .I3(cols_bound_per_npc_read_reg_747[28]),
        .O(icmp_ln1104_fu_226_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__2_i_7
       (.I0(j_reg_131_reg[27]),
        .I1(cols_bound_per_npc_read_reg_747[27]),
        .I2(j_reg_131_reg[26]),
        .I3(cols_bound_per_npc_read_reg_747[26]),
        .O(icmp_ln1104_fu_226_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry__2_i_8
       (.I0(j_reg_131_reg[25]),
        .I1(cols_bound_per_npc_read_reg_747[25]),
        .I2(j_reg_131_reg[24]),
        .I3(cols_bound_per_npc_read_reg_747[24]),
        .O(icmp_ln1104_fu_226_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry_i_1
       (.I0(cols_bound_per_npc_read_reg_747[7]),
        .I1(j_reg_131_reg[7]),
        .I2(cols_bound_per_npc_read_reg_747[6]),
        .I3(j_reg_131_reg[6]),
        .O(icmp_ln1104_fu_226_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry_i_2
       (.I0(cols_bound_per_npc_read_reg_747[5]),
        .I1(j_reg_131_reg[5]),
        .I2(cols_bound_per_npc_read_reg_747[4]),
        .I3(j_reg_131_reg[4]),
        .O(icmp_ln1104_fu_226_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry_i_3
       (.I0(cols_bound_per_npc_read_reg_747[3]),
        .I1(j_reg_131_reg[3]),
        .I2(cols_bound_per_npc_read_reg_747[2]),
        .I3(j_reg_131_reg[2]),
        .O(icmp_ln1104_fu_226_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1104_fu_226_p2_carry_i_4
       (.I0(cols_bound_per_npc_read_reg_747[1]),
        .I1(j_reg_131_reg[1]),
        .I2(cols_bound_per_npc_read_reg_747[0]),
        .I3(j_reg_131_reg[0]),
        .O(icmp_ln1104_fu_226_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry_i_5
       (.I0(j_reg_131_reg[7]),
        .I1(cols_bound_per_npc_read_reg_747[7]),
        .I2(j_reg_131_reg[6]),
        .I3(cols_bound_per_npc_read_reg_747[6]),
        .O(icmp_ln1104_fu_226_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry_i_6
       (.I0(j_reg_131_reg[5]),
        .I1(cols_bound_per_npc_read_reg_747[5]),
        .I2(j_reg_131_reg[4]),
        .I3(cols_bound_per_npc_read_reg_747[4]),
        .O(icmp_ln1104_fu_226_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry_i_7
       (.I0(j_reg_131_reg[3]),
        .I1(cols_bound_per_npc_read_reg_747[3]),
        .I2(j_reg_131_reg[2]),
        .I3(cols_bound_per_npc_read_reg_747[2]),
        .O(icmp_ln1104_fu_226_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1104_fu_226_p2_carry_i_8
       (.I0(j_reg_131_reg[1]),
        .I1(cols_bound_per_npc_read_reg_747[1]),
        .I2(j_reg_131_reg[0]),
        .I3(cols_bound_per_npc_read_reg_747[0]),
        .O(icmp_ln1104_fu_226_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hFBFF0800)) 
    \icmp_ln1104_reg_798[0]_i_1 
       (.I0(icmp_ln1104_fu_226_p2),
        .I1(icmp_ln1073_fu_216_p2),
        .I2(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(icmp_ln1104_reg_798),
        .O(\icmp_ln1104_reg_798[0]_i_1_n_0 ));
  FDRE \icmp_ln1104_reg_798_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_13_in),
        .D(icmp_ln1104_reg_798),
        .Q(icmp_ln1104_reg_798_pp0_iter1_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln1104_reg_798_pp0_iter2_reg[0]_i_1 
       (.I0(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .O(ap_block_pp0_stage0_subdone));
  FDRE \icmp_ln1104_reg_798_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1104_reg_798_pp0_iter1_reg),
        .Q(icmp_ln1104_reg_798_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln1104_reg_798_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln1104_reg_798_pp0_iter2_reg),
        .Q(icmp_ln1104_reg_798_pp0_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln1104_reg_798_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1104_reg_798[0]_i_1_n_0 ),
        .Q(icmp_ln1104_reg_798),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln414_fu_406_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln414_fu_406_p2_carry_n_0,icmp_ln414_fu_406_p2_carry_n_1,icmp_ln414_fu_406_p2_carry_n_2,icmp_ln414_fu_406_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_406_p2_carry_i_1_n_0,icmp_ln414_fu_406_p2_carry_i_2_n_0,icmp_ln414_fu_406_p2_carry_i_3_n_0,icmp_ln414_fu_406_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln414_fu_406_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_406_p2_carry_i_5_n_0,icmp_ln414_fu_406_p2_carry_i_6_n_0,icmp_ln414_fu_406_p2_carry_i_7_n_0,icmp_ln414_fu_406_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln414_fu_406_p2_carry__0
       (.CI(icmp_ln414_fu_406_p2_carry_n_0),
        .CO({icmp_ln414_fu_406_p2_carry__0_n_0,icmp_ln414_fu_406_p2_carry__0_n_1,icmp_ln414_fu_406_p2_carry__0_n_2,icmp_ln414_fu_406_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_406_p2_carry__0_i_1_n_0,icmp_ln414_fu_406_p2_carry__0_i_2_n_0,icmp_ln414_fu_406_p2_carry__0_i_3_n_0,icmp_ln414_fu_406_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln414_fu_406_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_406_p2_carry__0_i_5_n_0,icmp_ln414_fu_406_p2_carry__0_i_6_n_0,icmp_ln414_fu_406_p2_carry__0_i_7_n_0,icmp_ln414_fu_406_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry__0_i_1
       (.I0(\rem_fu_92_reg_n_0_[17] ),
        .I1(\rem_fu_92_reg_n_0_[16] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry__0_i_2
       (.I0(\rem_fu_92_reg_n_0_[15] ),
        .I1(\rem_fu_92_reg_n_0_[14] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry__0_i_3
       (.I0(\rem_fu_92_reg_n_0_[13] ),
        .I1(\rem_fu_92_reg_n_0_[12] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry__0_i_4
       (.I0(\rem_fu_92_reg_n_0_[11] ),
        .I1(\rem_fu_92_reg_n_0_[10] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_406_p2_carry__0_i_5
       (.I0(\rem_fu_92_reg_n_0_[17] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[16] ),
        .O(icmp_ln414_fu_406_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_406_p2_carry__0_i_6
       (.I0(\rem_fu_92_reg_n_0_[15] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[14] ),
        .O(icmp_ln414_fu_406_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_406_p2_carry__0_i_7
       (.I0(\rem_fu_92_reg_n_0_[13] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[12] ),
        .O(icmp_ln414_fu_406_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_406_p2_carry__0_i_8
       (.I0(\rem_fu_92_reg_n_0_[11] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[10] ),
        .O(icmp_ln414_fu_406_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln414_fu_406_p2_carry__1
       (.CI(icmp_ln414_fu_406_p2_carry__0_n_0),
        .CO({icmp_ln414_fu_406_p2_carry__1_n_0,icmp_ln414_fu_406_p2_carry__1_n_1,icmp_ln414_fu_406_p2_carry__1_n_2,icmp_ln414_fu_406_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln414_fu_406_p2_carry__1_i_1_n_0,icmp_ln414_fu_406_p2_carry__1_i_2_n_0,icmp_ln414_fu_406_p2_carry__1_i_3_n_0,icmp_ln414_fu_406_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln414_fu_406_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln414_fu_406_p2_carry__1_i_5_n_0,icmp_ln414_fu_406_p2_carry__1_i_6_n_0,icmp_ln414_fu_406_p2_carry__1_i_7_n_0,icmp_ln414_fu_406_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry__1_i_1
       (.I0(\rem_fu_92_reg_n_0_[25] ),
        .I1(\rem_fu_92_reg_n_0_[24] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry__1_i_2
       (.I0(\rem_fu_92_reg_n_0_[23] ),
        .I1(\rem_fu_92_reg_n_0_[22] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry__1_i_3
       (.I0(\rem_fu_92_reg_n_0_[21] ),
        .I1(\rem_fu_92_reg_n_0_[20] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry__1_i_4
       (.I0(\rem_fu_92_reg_n_0_[19] ),
        .I1(\rem_fu_92_reg_n_0_[18] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_406_p2_carry__1_i_5
       (.I0(\rem_fu_92_reg_n_0_[25] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[24] ),
        .O(icmp_ln414_fu_406_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_406_p2_carry__1_i_6
       (.I0(\rem_fu_92_reg_n_0_[23] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[22] ),
        .O(icmp_ln414_fu_406_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_406_p2_carry__1_i_7
       (.I0(\rem_fu_92_reg_n_0_[21] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[20] ),
        .O(icmp_ln414_fu_406_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_406_p2_carry__1_i_8
       (.I0(\rem_fu_92_reg_n_0_[19] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[18] ),
        .O(icmp_ln414_fu_406_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln414_fu_406_p2_carry__2
       (.CI(icmp_ln414_fu_406_p2_carry__1_n_0),
        .CO({NLW_icmp_ln414_fu_406_p2_carry__2_CO_UNCONNECTED[3],icmp_ln414_fu_406_p2,icmp_ln414_fu_406_p2_carry__2_n_2,icmp_ln414_fu_406_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln414_fu_406_p2_carry__2_i_1_n_0,icmp_ln414_fu_406_p2_carry__2_i_2_n_0,icmp_ln414_fu_406_p2_carry__2_i_3_n_0}),
        .O(NLW_icmp_ln414_fu_406_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln414_fu_406_p2_carry__2_i_4_n_0,icmp_ln414_fu_406_p2_carry__2_i_5_n_0,icmp_ln414_fu_406_p2_carry__2_i_6_n_0}));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry__2_i_1
       (.I0(\rem_fu_92_reg_n_0_[31] ),
        .I1(\rem_fu_92_reg_n_0_[30] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry__2_i_2
       (.I0(\rem_fu_92_reg_n_0_[29] ),
        .I1(\rem_fu_92_reg_n_0_[28] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln414_fu_406_p2_carry__2_i_3
       (.I0(last_blk_width_read_reg_754),
        .I1(bLast_reg_790),
        .I2(\rem_fu_92_reg_n_0_[27] ),
        .I3(\rem_fu_92_reg_n_0_[26] ),
        .O(icmp_ln414_fu_406_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln414_fu_406_p2_carry__2_i_4
       (.I0(bLast_reg_790),
        .I1(last_blk_width_read_reg_754),
        .I2(\rem_fu_92_reg_n_0_[30] ),
        .I3(\rem_fu_92_reg_n_0_[31] ),
        .O(icmp_ln414_fu_406_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_406_p2_carry__2_i_5
       (.I0(\rem_fu_92_reg_n_0_[29] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[28] ),
        .O(icmp_ln414_fu_406_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln414_fu_406_p2_carry__2_i_6
       (.I0(bLast_reg_790),
        .I1(last_blk_width_read_reg_754),
        .I2(\rem_fu_92_reg_n_0_[26] ),
        .I3(\rem_fu_92_reg_n_0_[27] ),
        .O(icmp_ln414_fu_406_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'hBBB0)) 
    icmp_ln414_fu_406_p2_carry_i_1
       (.I0(last_blk_width_read_reg_754),
        .I1(bLast_reg_790),
        .I2(\rem_fu_92_reg_n_0_[8] ),
        .I3(\rem_fu_92_reg_n_0_[9] ),
        .O(icmp_ln414_fu_406_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry_i_2
       (.I0(\rem_fu_92_reg_n_0_[7] ),
        .I1(\rem_fu_92_reg_n_0_[6] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hE0EE)) 
    icmp_ln414_fu_406_p2_carry_i_3
       (.I0(\rem_fu_92_reg_n_0_[4] ),
        .I1(\rem_fu_92_reg_n_0_[5] ),
        .I2(last_blk_width_read_reg_754),
        .I3(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry_i_3_n_0));
  LUT3 #(
    .INIT(8'h8A)) 
    icmp_ln414_fu_406_p2_carry_i_4
       (.I0(\rem_fu_92_reg_n_0_[3] ),
        .I1(last_blk_width_read_reg_754),
        .I2(bLast_reg_790),
        .O(icmp_ln414_fu_406_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln414_fu_406_p2_carry_i_5
       (.I0(bLast_reg_790),
        .I1(last_blk_width_read_reg_754),
        .I2(\rem_fu_92_reg_n_0_[9] ),
        .I3(\rem_fu_92_reg_n_0_[8] ),
        .O(icmp_ln414_fu_406_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h200D)) 
    icmp_ln414_fu_406_p2_carry_i_6
       (.I0(bLast_reg_790),
        .I1(last_blk_width_read_reg_754),
        .I2(\rem_fu_92_reg_n_0_[6] ),
        .I3(\rem_fu_92_reg_n_0_[7] ),
        .O(icmp_ln414_fu_406_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h0851)) 
    icmp_ln414_fu_406_p2_carry_i_7
       (.I0(\rem_fu_92_reg_n_0_[5] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[4] ),
        .O(icmp_ln414_fu_406_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h08A2)) 
    icmp_ln414_fu_406_p2_carry_i_8
       (.I0(\rem_fu_92_reg_n_0_[2] ),
        .I1(bLast_reg_790),
        .I2(last_blk_width_read_reg_754),
        .I3(\rem_fu_92_reg_n_0_[3] ),
        .O(icmp_ln414_fu_406_p2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    \icmp_ln414_reg_857[0]_i_1 
       (.I0(icmp_ln1084_fu_273_p2),
        .I1(icmp_ln1073_reg_786),
        .I2(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(add_ln674_1_reg_8520));
  FDRE \icmp_ln414_reg_857_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln414_reg_857),
        .Q(icmp_ln414_reg_857_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln414_reg_857_reg[0] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(icmp_ln414_fu_406_p2),
        .Q(icmp_ln414_reg_857),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln674_1_fu_295_p2_carry_n_0,icmp_ln674_1_fu_295_p2_carry_n_1,icmp_ln674_1_fu_295_p2_carry_n_2,icmp_ln674_1_fu_295_p2_carry_n_3}),
        .CYINIT(icmp_ln674_1_fu_295_p2_carry_i_1_n_0),
        .DI({icmp_ln674_1_fu_295_p2_carry_i_2_n_0,icmp_ln674_1_fu_295_p2_carry_i_3_n_0,icmp_ln674_1_fu_295_p2_carry_i_4_n_0,icmp_ln674_1_fu_295_p2_carry_i_5_n_0}),
        .O(NLW_icmp_ln674_1_fu_295_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_1_fu_295_p2_carry_i_6_n_0,icmp_ln674_1_fu_295_p2_carry_i_7_n_0,icmp_ln674_1_fu_295_p2_carry_i_8_n_0,icmp_ln674_1_fu_295_p2_carry_i_9_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__0
       (.CI(icmp_ln674_1_fu_295_p2_carry_n_0),
        .CO({icmp_ln674_1_fu_295_p2_carry__0_n_0,icmp_ln674_1_fu_295_p2_carry__0_n_1,icmp_ln674_1_fu_295_p2_carry__0_n_2,icmp_ln674_1_fu_295_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln674_1_fu_295_p2_carry__0_i_1_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_2_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_3_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln674_1_fu_295_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_1_fu_295_p2_carry__0_i_5_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_6_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_7_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_1
       (.I0(icmp_ln674_1_fu_295_p2_carry__0_i_9_n_7),
        .I1(icmp_ln674_1_fu_295_p2_carry__0_i_10_n_4),
        .I2(\icmp_ln674_reg_838_reg[0]_i_3_n_4 ),
        .I3(icmp_ln674_1_fu_295_p2_carry__0_i_10_n_5),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__0_i_10
       (.CI(icmp_ln674_1_fu_295_p2_carry__0_i_11_n_0),
        .CO({icmp_ln674_1_fu_295_p2_carry__0_i_10_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_10_n_1,icmp_ln674_1_fu_295_p2_carry__0_i_10_n_2,icmp_ln674_1_fu_295_p2_carry__0_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_295_p2_carry__0_i_10_n_4,icmp_ln674_1_fu_295_p2_carry__0_i_10_n_5,icmp_ln674_1_fu_295_p2_carry__0_i_10_n_6,icmp_ln674_1_fu_295_p2_carry__0_i_10_n_7}),
        .S({icmp_ln674_1_fu_295_p2_carry__0_i_16_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_17_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_18_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_19_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__0_i_11
       (.CI(icmp_ln674_1_fu_295_p2_carry_i_10_n_0),
        .CO({icmp_ln674_1_fu_295_p2_carry__0_i_11_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_11_n_1,icmp_ln674_1_fu_295_p2_carry__0_i_11_n_2,icmp_ln674_1_fu_295_p2_carry__0_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_295_p2_carry__0_i_11_n_4,icmp_ln674_1_fu_295_p2_carry__0_i_11_n_5,icmp_ln674_1_fu_295_p2_carry__0_i_11_n_6,icmp_ln674_1_fu_295_p2_carry__0_i_11_n_7}),
        .S({icmp_ln674_1_fu_295_p2_carry__0_i_20_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_21_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_22_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_23_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_12
       (.I0(\rem_fu_92_reg_n_0_[20] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_13
       (.I0(\rem_fu_92_reg_n_0_[19] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_14
       (.I0(\rem_fu_92_reg_n_0_[18] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_15
       (.I0(\rem_fu_92_reg_n_0_[17] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_16
       (.I0(\rem_fu_92_reg_n_0_[17] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_17
       (.I0(\rem_fu_92_reg_n_0_[16] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_18
       (.I0(\rem_fu_92_reg_n_0_[15] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_19
       (.I0(\rem_fu_92_reg_n_0_[14] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_19_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_2
       (.I0(\icmp_ln674_reg_838_reg[0]_i_3_n_5 ),
        .I1(icmp_ln674_1_fu_295_p2_carry__0_i_10_n_6),
        .I2(\icmp_ln674_reg_838_reg[0]_i_3_n_6 ),
        .I3(icmp_ln674_1_fu_295_p2_carry__0_i_10_n_7),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_20
       (.I0(\rem_fu_92_reg_n_0_[13] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_21
       (.I0(\rem_fu_92_reg_n_0_[12] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_22
       (.I0(\rem_fu_92_reg_n_0_[11] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_23
       (.I0(\rem_fu_92_reg_n_0_[10] ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_23_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_3
       (.I0(\icmp_ln674_reg_838_reg[0]_i_3_n_7 ),
        .I1(icmp_ln674_1_fu_295_p2_carry__0_i_11_n_4),
        .I2(\icmp_ln674_reg_838_reg[0]_i_2_n_4 ),
        .I3(icmp_ln674_1_fu_295_p2_carry__0_i_11_n_5),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_4
       (.I0(\icmp_ln674_reg_838_reg[0]_i_2_n_5 ),
        .I1(icmp_ln674_1_fu_295_p2_carry__0_i_11_n_6),
        .I2(\icmp_ln674_reg_838_reg[0]_i_2_n_6 ),
        .I3(icmp_ln674_1_fu_295_p2_carry__0_i_11_n_7),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_5
       (.I0(icmp_ln674_1_fu_295_p2_carry__0_i_10_n_4),
        .I1(icmp_ln674_1_fu_295_p2_carry__0_i_9_n_7),
        .I2(icmp_ln674_1_fu_295_p2_carry__0_i_10_n_5),
        .I3(\icmp_ln674_reg_838_reg[0]_i_3_n_4 ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_6
       (.I0(icmp_ln674_1_fu_295_p2_carry__0_i_10_n_6),
        .I1(\icmp_ln674_reg_838_reg[0]_i_3_n_5 ),
        .I2(icmp_ln674_1_fu_295_p2_carry__0_i_10_n_7),
        .I3(\icmp_ln674_reg_838_reg[0]_i_3_n_6 ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_7
       (.I0(icmp_ln674_1_fu_295_p2_carry__0_i_11_n_4),
        .I1(\icmp_ln674_reg_838_reg[0]_i_3_n_7 ),
        .I2(icmp_ln674_1_fu_295_p2_carry__0_i_11_n_5),
        .I3(\icmp_ln674_reg_838_reg[0]_i_2_n_4 ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__0_i_8
       (.I0(icmp_ln674_1_fu_295_p2_carry__0_i_11_n_6),
        .I1(\icmp_ln674_reg_838_reg[0]_i_2_n_5 ),
        .I2(icmp_ln674_1_fu_295_p2_carry__0_i_11_n_7),
        .I3(\icmp_ln674_reg_838_reg[0]_i_2_n_6 ),
        .O(icmp_ln674_1_fu_295_p2_carry__0_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__0_i_9
       (.CI(\icmp_ln674_reg_838_reg[0]_i_3_n_0 ),
        .CO({icmp_ln674_1_fu_295_p2_carry__0_i_9_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_9_n_1,icmp_ln674_1_fu_295_p2_carry__0_i_9_n_2,icmp_ln674_1_fu_295_p2_carry__0_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_295_p2_carry__0_i_9_n_4,icmp_ln674_1_fu_295_p2_carry__0_i_9_n_5,icmp_ln674_1_fu_295_p2_carry__0_i_9_n_6,icmp_ln674_1_fu_295_p2_carry__0_i_9_n_7}),
        .S({icmp_ln674_1_fu_295_p2_carry__0_i_12_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_13_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_14_n_0,icmp_ln674_1_fu_295_p2_carry__0_i_15_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__1
       (.CI(icmp_ln674_1_fu_295_p2_carry__0_n_0),
        .CO({icmp_ln674_1_fu_295_p2_carry__1_n_0,icmp_ln674_1_fu_295_p2_carry__1_n_1,icmp_ln674_1_fu_295_p2_carry__1_n_2,icmp_ln674_1_fu_295_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln674_1_fu_295_p2_carry__1_i_1_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_2_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_3_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln674_1_fu_295_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln674_1_fu_295_p2_carry__1_i_5_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_6_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_7_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_1
       (.I0(icmp_ln674_1_fu_295_p2_carry__1_i_9_n_7),
        .I1(icmp_ln674_1_fu_295_p2_carry__1_i_10_n_4),
        .I2(icmp_ln674_1_fu_295_p2_carry__1_i_11_n_4),
        .I3(icmp_ln674_1_fu_295_p2_carry__1_i_10_n_5),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__1_i_10
       (.CI(icmp_ln674_1_fu_295_p2_carry__1_i_12_n_0),
        .CO({icmp_ln674_1_fu_295_p2_carry__1_i_10_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_10_n_1,icmp_ln674_1_fu_295_p2_carry__1_i_10_n_2,icmp_ln674_1_fu_295_p2_carry__1_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_295_p2_carry__1_i_10_n_4,icmp_ln674_1_fu_295_p2_carry__1_i_10_n_5,icmp_ln674_1_fu_295_p2_carry__1_i_10_n_6,icmp_ln674_1_fu_295_p2_carry__1_i_10_n_7}),
        .S({icmp_ln674_1_fu_295_p2_carry__1_i_17_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_18_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_19_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_20_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__1_i_11
       (.CI(icmp_ln674_1_fu_295_p2_carry__0_i_9_n_0),
        .CO({icmp_ln674_1_fu_295_p2_carry__1_i_11_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_11_n_1,icmp_ln674_1_fu_295_p2_carry__1_i_11_n_2,icmp_ln674_1_fu_295_p2_carry__1_i_11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_295_p2_carry__1_i_11_n_4,icmp_ln674_1_fu_295_p2_carry__1_i_11_n_5,icmp_ln674_1_fu_295_p2_carry__1_i_11_n_6,icmp_ln674_1_fu_295_p2_carry__1_i_11_n_7}),
        .S({icmp_ln674_1_fu_295_p2_carry__1_i_21_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_22_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_23_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_24_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__1_i_12
       (.CI(icmp_ln674_1_fu_295_p2_carry__0_i_10_n_0),
        .CO({icmp_ln674_1_fu_295_p2_carry__1_i_12_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_12_n_1,icmp_ln674_1_fu_295_p2_carry__1_i_12_n_2,icmp_ln674_1_fu_295_p2_carry__1_i_12_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_295_p2_carry__1_i_12_n_4,icmp_ln674_1_fu_295_p2_carry__1_i_12_n_5,icmp_ln674_1_fu_295_p2_carry__1_i_12_n_6,icmp_ln674_1_fu_295_p2_carry__1_i_12_n_7}),
        .S({icmp_ln674_1_fu_295_p2_carry__1_i_25_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_26_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_27_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_28_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_13
       (.I0(\rem_fu_92_reg_n_0_[28] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_14
       (.I0(\rem_fu_92_reg_n_0_[27] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_15
       (.I0(\rem_fu_92_reg_n_0_[26] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_16
       (.I0(\rem_fu_92_reg_n_0_[25] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_17
       (.I0(\rem_fu_92_reg_n_0_[25] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_18
       (.I0(\rem_fu_92_reg_n_0_[24] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_18_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_19
       (.I0(\rem_fu_92_reg_n_0_[23] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_19_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_2
       (.I0(icmp_ln674_1_fu_295_p2_carry__1_i_11_n_5),
        .I1(icmp_ln674_1_fu_295_p2_carry__1_i_10_n_6),
        .I2(icmp_ln674_1_fu_295_p2_carry__1_i_11_n_6),
        .I3(icmp_ln674_1_fu_295_p2_carry__1_i_10_n_7),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_20
       (.I0(\rem_fu_92_reg_n_0_[22] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_20_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_21
       (.I0(\rem_fu_92_reg_n_0_[24] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_21_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_22
       (.I0(\rem_fu_92_reg_n_0_[23] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_22_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_23
       (.I0(\rem_fu_92_reg_n_0_[22] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_23_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_24
       (.I0(\rem_fu_92_reg_n_0_[21] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_24_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_25
       (.I0(\rem_fu_92_reg_n_0_[21] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_26
       (.I0(\rem_fu_92_reg_n_0_[20] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_26_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_27
       (.I0(\rem_fu_92_reg_n_0_[19] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_27_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_28
       (.I0(\rem_fu_92_reg_n_0_[18] ),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_28_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_3
       (.I0(icmp_ln674_1_fu_295_p2_carry__1_i_11_n_7),
        .I1(icmp_ln674_1_fu_295_p2_carry__1_i_12_n_4),
        .I2(icmp_ln674_1_fu_295_p2_carry__0_i_9_n_4),
        .I3(icmp_ln674_1_fu_295_p2_carry__1_i_12_n_5),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_4
       (.I0(icmp_ln674_1_fu_295_p2_carry__0_i_9_n_5),
        .I1(icmp_ln674_1_fu_295_p2_carry__1_i_12_n_6),
        .I2(icmp_ln674_1_fu_295_p2_carry__0_i_9_n_6),
        .I3(icmp_ln674_1_fu_295_p2_carry__1_i_12_n_7),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_5
       (.I0(icmp_ln674_1_fu_295_p2_carry__1_i_10_n_4),
        .I1(icmp_ln674_1_fu_295_p2_carry__1_i_9_n_7),
        .I2(icmp_ln674_1_fu_295_p2_carry__1_i_10_n_5),
        .I3(icmp_ln674_1_fu_295_p2_carry__1_i_11_n_4),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_6
       (.I0(icmp_ln674_1_fu_295_p2_carry__1_i_10_n_6),
        .I1(icmp_ln674_1_fu_295_p2_carry__1_i_11_n_5),
        .I2(icmp_ln674_1_fu_295_p2_carry__1_i_10_n_7),
        .I3(icmp_ln674_1_fu_295_p2_carry__1_i_11_n_6),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_7
       (.I0(icmp_ln674_1_fu_295_p2_carry__1_i_12_n_4),
        .I1(icmp_ln674_1_fu_295_p2_carry__1_i_11_n_7),
        .I2(icmp_ln674_1_fu_295_p2_carry__1_i_12_n_5),
        .I3(icmp_ln674_1_fu_295_p2_carry__0_i_9_n_4),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__1_i_8
       (.I0(icmp_ln674_1_fu_295_p2_carry__1_i_12_n_6),
        .I1(icmp_ln674_1_fu_295_p2_carry__0_i_9_n_5),
        .I2(icmp_ln674_1_fu_295_p2_carry__1_i_12_n_7),
        .I3(icmp_ln674_1_fu_295_p2_carry__0_i_9_n_6),
        .O(icmp_ln674_1_fu_295_p2_carry__1_i_8_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__1_i_9
       (.CI(icmp_ln674_1_fu_295_p2_carry__1_i_11_n_0),
        .CO({icmp_ln674_1_fu_295_p2_carry__1_i_9_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_9_n_1,icmp_ln674_1_fu_295_p2_carry__1_i_9_n_2,icmp_ln674_1_fu_295_p2_carry__1_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_295_p2_carry__1_i_9_n_4,icmp_ln674_1_fu_295_p2_carry__1_i_9_n_5,icmp_ln674_1_fu_295_p2_carry__1_i_9_n_6,icmp_ln674_1_fu_295_p2_carry__1_i_9_n_7}),
        .S({icmp_ln674_1_fu_295_p2_carry__1_i_13_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_14_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_15_n_0,icmp_ln674_1_fu_295_p2_carry__1_i_16_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__2
       (.CI(icmp_ln674_1_fu_295_p2_carry__1_n_0),
        .CO({NLW_icmp_ln674_1_fu_295_p2_carry__2_CO_UNCONNECTED[3],icmp_ln674_1_fu_295_p2_carry__2_n_1,icmp_ln674_1_fu_295_p2_carry__2_n_2,icmp_ln674_1_fu_295_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,icmp_ln674_1_fu_295_p2_carry__2_i_1_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_2_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_3_n_0}),
        .O(NLW_icmp_ln674_1_fu_295_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln674_1_fu_295_p2_carry__2_i_4_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_5_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_6_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_1
       (.I0(icmp_ln674_1_fu_295_p2_carry__2_i_7_n_5),
        .I1(icmp_ln674_1_fu_295_p2_carry__2_i_8_n_6),
        .I2(icmp_ln674_1_fu_295_p2_carry__2_i_7_n_6),
        .I3(icmp_ln674_1_fu_295_p2_carry__2_i_8_n_7),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_10
       (.I0(\rem_fu_92_reg_n_0_[31] ),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_10_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_11
       (.I0(\rem_fu_92_reg_n_0_[30] ),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_12
       (.I0(\rem_fu_92_reg_n_0_[29] ),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_13
       (.I0(\rem_fu_92_reg_n_0_[31] ),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_14
       (.I0(\rem_fu_92_reg_n_0_[30] ),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_14_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_15
       (.I0(\rem_fu_92_reg_n_0_[29] ),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_15_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_16
       (.I0(\rem_fu_92_reg_n_0_[28] ),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_16_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_17
       (.I0(\rem_fu_92_reg_n_0_[27] ),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_17_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_18
       (.I0(\rem_fu_92_reg_n_0_[26] ),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_18_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_2
       (.I0(icmp_ln674_1_fu_295_p2_carry__2_i_7_n_7),
        .I1(icmp_ln674_1_fu_295_p2_carry__2_i_9_n_4),
        .I2(icmp_ln674_1_fu_295_p2_carry__1_i_9_n_4),
        .I3(icmp_ln674_1_fu_295_p2_carry__2_i_9_n_5),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_3
       (.I0(icmp_ln674_1_fu_295_p2_carry__1_i_9_n_5),
        .I1(icmp_ln674_1_fu_295_p2_carry__2_i_9_n_6),
        .I2(icmp_ln674_1_fu_295_p2_carry__1_i_9_n_6),
        .I3(icmp_ln674_1_fu_295_p2_carry__2_i_9_n_7),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_4
       (.I0(icmp_ln674_1_fu_295_p2_carry__2_i_8_n_6),
        .I1(icmp_ln674_1_fu_295_p2_carry__2_i_7_n_5),
        .I2(icmp_ln674_1_fu_295_p2_carry__2_i_8_n_7),
        .I3(icmp_ln674_1_fu_295_p2_carry__2_i_7_n_6),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_5
       (.I0(icmp_ln674_1_fu_295_p2_carry__2_i_9_n_4),
        .I1(icmp_ln674_1_fu_295_p2_carry__2_i_7_n_7),
        .I2(icmp_ln674_1_fu_295_p2_carry__2_i_9_n_5),
        .I3(icmp_ln674_1_fu_295_p2_carry__1_i_9_n_4),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry__2_i_6
       (.I0(icmp_ln674_1_fu_295_p2_carry__2_i_9_n_6),
        .I1(icmp_ln674_1_fu_295_p2_carry__1_i_9_n_5),
        .I2(icmp_ln674_1_fu_295_p2_carry__2_i_9_n_7),
        .I3(icmp_ln674_1_fu_295_p2_carry__1_i_9_n_6),
        .O(icmp_ln674_1_fu_295_p2_carry__2_i_6_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__2_i_7
       (.CI(icmp_ln674_1_fu_295_p2_carry__1_i_9_n_0),
        .CO({NLW_icmp_ln674_1_fu_295_p2_carry__2_i_7_CO_UNCONNECTED[3:2],icmp_ln674_1_fu_295_p2_carry__2_i_7_n_2,icmp_ln674_1_fu_295_p2_carry__2_i_7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_icmp_ln674_1_fu_295_p2_carry__2_i_7_O_UNCONNECTED[3],icmp_ln674_1_fu_295_p2_carry__2_i_7_n_5,icmp_ln674_1_fu_295_p2_carry__2_i_7_n_6,icmp_ln674_1_fu_295_p2_carry__2_i_7_n_7}),
        .S({1'b0,icmp_ln674_1_fu_295_p2_carry__2_i_10_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_11_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_12_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__2_i_8
       (.CI(icmp_ln674_1_fu_295_p2_carry__2_i_9_n_0),
        .CO({NLW_icmp_ln674_1_fu_295_p2_carry__2_i_8_CO_UNCONNECTED[3:1],icmp_ln674_1_fu_295_p2_carry__2_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_icmp_ln674_1_fu_295_p2_carry__2_i_8_O_UNCONNECTED[3:2],icmp_ln674_1_fu_295_p2_carry__2_i_8_n_6,icmp_ln674_1_fu_295_p2_carry__2_i_8_n_7}),
        .S({1'b0,1'b0,icmp_ln674_1_fu_295_p2_carry__2_i_13_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_14_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry__2_i_9
       (.CI(icmp_ln674_1_fu_295_p2_carry__1_i_10_n_0),
        .CO({icmp_ln674_1_fu_295_p2_carry__2_i_9_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_9_n_1,icmp_ln674_1_fu_295_p2_carry__2_i_9_n_2,icmp_ln674_1_fu_295_p2_carry__2_i_9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_295_p2_carry__2_i_9_n_4,icmp_ln674_1_fu_295_p2_carry__2_i_9_n_5,icmp_ln674_1_fu_295_p2_carry__2_i_9_n_6,icmp_ln674_1_fu_295_p2_carry__2_i_9_n_7}),
        .S({icmp_ln674_1_fu_295_p2_carry__2_i_15_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_16_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_17_n_0,icmp_ln674_1_fu_295_p2_carry__2_i_18_n_0}));
  LUT3 #(
    .INIT(8'hE8)) 
    icmp_ln674_1_fu_295_p2_carry_i_1
       (.I0(\rem_fu_92_reg_n_0_[0] ),
        .I1(\rem_fu_92_reg_n_0_[1] ),
        .I2(\trunc_ln674_reg_845_reg[3]_i_1_n_7 ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_1_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 icmp_ln674_1_fu_295_p2_carry_i_10
       (.CI(\sub_ln674_7_reg_823_reg[3]_i_2_n_0 ),
        .CO({icmp_ln674_1_fu_295_p2_carry_i_10_n_0,icmp_ln674_1_fu_295_p2_carry_i_10_n_1,icmp_ln674_1_fu_295_p2_carry_i_10_n_2,icmp_ln674_1_fu_295_p2_carry_i_10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({icmp_ln674_1_fu_295_p2_carry_i_10_n_4,icmp_ln674_1_fu_295_p2_carry_i_10_n_5,icmp_ln674_1_fu_295_p2_carry_i_10_n_6,icmp_ln674_1_fu_295_p2_carry_i_10_n_7}),
        .S({icmp_ln674_1_fu_295_p2_carry_i_11_n_0,icmp_ln674_1_fu_295_p2_carry_i_12_n_0,icmp_ln674_1_fu_295_p2_carry_i_13_n_0,icmp_ln674_1_fu_295_p2_carry_i_14_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry_i_11
       (.I0(\rem_fu_92_reg_n_0_[9] ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_11_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry_i_12
       (.I0(\rem_fu_92_reg_n_0_[8] ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_12_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry_i_13
       (.I0(\rem_fu_92_reg_n_0_[7] ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_13_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln674_1_fu_295_p2_carry_i_14
       (.I0(\rem_fu_92_reg_n_0_[6] ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_14_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry_i_2
       (.I0(\icmp_ln674_reg_838_reg[0]_i_2_n_7 ),
        .I1(icmp_ln674_1_fu_295_p2_carry_i_10_n_4),
        .I2(\icmp_ln674_reg_838_reg[0]_i_4_n_4 ),
        .I3(icmp_ln674_1_fu_295_p2_carry_i_10_n_5),
        .O(icmp_ln674_1_fu_295_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry_i_3
       (.I0(\icmp_ln674_reg_838_reg[0]_i_4_n_5 ),
        .I1(icmp_ln674_1_fu_295_p2_carry_i_10_n_6),
        .I2(\icmp_ln674_reg_838_reg[0]_i_4_n_6 ),
        .I3(icmp_ln674_1_fu_295_p2_carry_i_10_n_7),
        .O(icmp_ln674_1_fu_295_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry_i_4
       (.I0(\icmp_ln674_reg_838_reg[0]_i_4_n_7 ),
        .I1(\sub_ln674_7_reg_823_reg[3]_i_2_n_4 ),
        .I2(\trunc_ln674_reg_845_reg[3]_i_1_n_4 ),
        .I3(\sub_ln674_7_reg_823_reg[3]_i_2_n_5 ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln674_1_fu_295_p2_carry_i_5
       (.I0(\trunc_ln674_reg_845_reg[3]_i_1_n_5 ),
        .I1(\sub_ln674_7_reg_823_reg[3]_i_2_n_6 ),
        .I2(\trunc_ln674_reg_845_reg[3]_i_1_n_6 ),
        .I3(\sub_ln674_7_reg_823_reg[3]_i_2_n_7 ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry_i_6
       (.I0(icmp_ln674_1_fu_295_p2_carry_i_10_n_4),
        .I1(\icmp_ln674_reg_838_reg[0]_i_2_n_7 ),
        .I2(icmp_ln674_1_fu_295_p2_carry_i_10_n_5),
        .I3(\icmp_ln674_reg_838_reg[0]_i_4_n_4 ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry_i_7
       (.I0(icmp_ln674_1_fu_295_p2_carry_i_10_n_6),
        .I1(\icmp_ln674_reg_838_reg[0]_i_4_n_5 ),
        .I2(icmp_ln674_1_fu_295_p2_carry_i_10_n_7),
        .I3(\icmp_ln674_reg_838_reg[0]_i_4_n_6 ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry_i_8
       (.I0(\sub_ln674_7_reg_823_reg[3]_i_2_n_4 ),
        .I1(\icmp_ln674_reg_838_reg[0]_i_4_n_7 ),
        .I2(\sub_ln674_7_reg_823_reg[3]_i_2_n_5 ),
        .I3(\trunc_ln674_reg_845_reg[3]_i_1_n_4 ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln674_1_fu_295_p2_carry_i_9
       (.I0(\sub_ln674_7_reg_823_reg[3]_i_2_n_7 ),
        .I1(\trunc_ln674_reg_845_reg[3]_i_1_n_6 ),
        .I2(\sub_ln674_7_reg_823_reg[3]_i_2_n_6 ),
        .I3(\trunc_ln674_reg_845_reg[3]_i_1_n_5 ),
        .O(icmp_ln674_1_fu_295_p2_carry_i_9_n_0));
  LUT4 #(
    .INIT(16'h0400)) 
    \icmp_ln674_1_reg_811[0]_i_1 
       (.I0(icmp_ln1084_fu_273_p2),
        .I1(icmp_ln1073_reg_786),
        .I2(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(icmp_ln674_1_reg_8110));
  FDRE \icmp_ln674_1_reg_811_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8110),
        .D(icmp_ln674_1_fu_295_p2_carry__2_n_1),
        .Q(icmp_ln674_1_reg_811),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln674_reg_838[0]_i_1 
       (.I0(\icmp_ln674_reg_838_reg[0]_i_2_n_4 ),
        .I1(\icmp_ln674_reg_838_reg[0]_i_3_n_5 ),
        .I2(\icmp_ln674_reg_838_reg[0]_i_4_n_7 ),
        .I3(\icmp_ln674_reg_838[0]_i_5_n_0 ),
        .I4(\icmp_ln674_reg_838[0]_i_6_n_0 ),
        .I5(\icmp_ln674_reg_838[0]_i_7_n_0 ),
        .O(icmp_ln674_fu_366_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_838[0]_i_10 
       (.I0(\rem_fu_92_reg_n_0_[10] ),
        .O(\icmp_ln674_reg_838[0]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_838[0]_i_11 
       (.I0(\rem_fu_92_reg_n_0_[9] ),
        .O(\icmp_ln674_reg_838[0]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_838[0]_i_12 
       (.I0(\rem_fu_92_reg_n_0_[16] ),
        .O(\icmp_ln674_reg_838[0]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_838[0]_i_13 
       (.I0(\rem_fu_92_reg_n_0_[15] ),
        .O(\icmp_ln674_reg_838[0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_838[0]_i_14 
       (.I0(\rem_fu_92_reg_n_0_[14] ),
        .O(\icmp_ln674_reg_838[0]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_838[0]_i_15 
       (.I0(\rem_fu_92_reg_n_0_[13] ),
        .O(\icmp_ln674_reg_838[0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_838[0]_i_16 
       (.I0(\rem_fu_92_reg_n_0_[8] ),
        .O(\icmp_ln674_reg_838[0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_838[0]_i_17 
       (.I0(\rem_fu_92_reg_n_0_[7] ),
        .O(\icmp_ln674_reg_838[0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_838[0]_i_18 
       (.I0(\rem_fu_92_reg_n_0_[6] ),
        .O(\icmp_ln674_reg_838[0]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_838[0]_i_19 
       (.I0(\rem_fu_92_reg_n_0_[5] ),
        .O(\icmp_ln674_reg_838[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_838[0]_i_20 
       (.I0(icmp_ln674_1_fu_295_p2_carry__1_i_11_n_4),
        .I1(\icmp_ln674_reg_838_reg[0]_i_2_n_6 ),
        .I2(icmp_ln674_1_fu_295_p2_carry__0_i_9_n_4),
        .I3(\icmp_ln674_reg_838_reg[0]_i_4_n_6 ),
        .O(\icmp_ln674_reg_838[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln674_reg_838[0]_i_21 
       (.I0(\icmp_ln674_reg_838_reg[0]_i_4_n_4 ),
        .I1(\icmp_ln674_reg_838_reg[0]_i_4_n_5 ),
        .I2(\trunc_ln674_reg_845_reg[3]_i_1_n_4 ),
        .I3(\icmp_ln674_reg_838_reg[0]_i_2_n_7 ),
        .I4(\icmp_ln674_reg_838_reg[0]_i_2_n_5 ),
        .I5(icmp_ln674_1_fu_295_p2_carry__2_i_7_n_7),
        .O(\icmp_ln674_reg_838[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_838[0]_i_22 
       (.I0(icmp_ln674_1_fu_295_p2_carry__1_i_11_n_5),
        .I1(icmp_ln674_1_fu_295_p2_carry__1_i_11_n_7),
        .I2(icmp_ln674_1_fu_295_p2_carry__0_i_9_n_7),
        .I3(\icmp_ln674_reg_838_reg[0]_i_3_n_7 ),
        .O(\icmp_ln674_reg_838[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_ln674_reg_838[0]_i_5 
       (.I0(icmp_ln674_1_fu_295_p2_carry__0_i_9_n_5),
        .I1(\trunc_ln674_reg_845_reg[3]_i_1_n_5 ),
        .I2(\icmp_ln674_reg_838_reg[0]_i_3_n_4 ),
        .I3(\icmp_ln674_reg_838_reg[0]_i_3_n_6 ),
        .O(\icmp_ln674_reg_838[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_ln674_reg_838[0]_i_6 
       (.I0(icmp_ln674_1_fu_295_p2_carry__0_i_9_n_6),
        .I1(icmp_ln674_1_fu_295_p2_carry__1_i_9_n_5),
        .I2(icmp_ln674_1_fu_295_p2_carry__1_i_11_n_6),
        .I3(icmp_ln674_1_fu_295_p2_carry__1_i_9_n_4),
        .I4(\icmp_ln674_reg_838[0]_i_20_n_0 ),
        .O(\icmp_ln674_reg_838[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_ln674_reg_838[0]_i_7 
       (.I0(\icmp_ln674_reg_838[0]_i_21_n_0 ),
        .I1(\icmp_ln674_reg_838[0]_i_22_n_0 ),
        .I2(icmp_ln674_1_fu_295_p2_carry__1_i_9_n_6),
        .I3(icmp_ln674_1_fu_295_p2_carry__1_i_9_n_7),
        .I4(icmp_ln674_1_fu_295_p2_carry__2_i_7_n_5),
        .I5(icmp_ln674_1_fu_295_p2_carry__2_i_7_n_6),
        .O(\icmp_ln674_reg_838[0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_838[0]_i_8 
       (.I0(\rem_fu_92_reg_n_0_[12] ),
        .O(\icmp_ln674_reg_838[0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln674_reg_838[0]_i_9 
       (.I0(\rem_fu_92_reg_n_0_[11] ),
        .O(\icmp_ln674_reg_838[0]_i_9_n_0 ));
  FDRE \icmp_ln674_reg_838_reg[0] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(icmp_ln674_fu_366_p2),
        .Q(icmp_ln674_reg_838),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln674_reg_838_reg[0]_i_2 
       (.CI(\icmp_ln674_reg_838_reg[0]_i_4_n_0 ),
        .CO({\icmp_ln674_reg_838_reg[0]_i_2_n_0 ,\icmp_ln674_reg_838_reg[0]_i_2_n_1 ,\icmp_ln674_reg_838_reg[0]_i_2_n_2 ,\icmp_ln674_reg_838_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\icmp_ln674_reg_838_reg[0]_i_2_n_4 ,\icmp_ln674_reg_838_reg[0]_i_2_n_5 ,\icmp_ln674_reg_838_reg[0]_i_2_n_6 ,\icmp_ln674_reg_838_reg[0]_i_2_n_7 }),
        .S({\icmp_ln674_reg_838[0]_i_8_n_0 ,\icmp_ln674_reg_838[0]_i_9_n_0 ,\icmp_ln674_reg_838[0]_i_10_n_0 ,\icmp_ln674_reg_838[0]_i_11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln674_reg_838_reg[0]_i_3 
       (.CI(\icmp_ln674_reg_838_reg[0]_i_2_n_0 ),
        .CO({\icmp_ln674_reg_838_reg[0]_i_3_n_0 ,\icmp_ln674_reg_838_reg[0]_i_3_n_1 ,\icmp_ln674_reg_838_reg[0]_i_3_n_2 ,\icmp_ln674_reg_838_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\icmp_ln674_reg_838_reg[0]_i_3_n_4 ,\icmp_ln674_reg_838_reg[0]_i_3_n_5 ,\icmp_ln674_reg_838_reg[0]_i_3_n_6 ,\icmp_ln674_reg_838_reg[0]_i_3_n_7 }),
        .S({\icmp_ln674_reg_838[0]_i_12_n_0 ,\icmp_ln674_reg_838[0]_i_13_n_0 ,\icmp_ln674_reg_838[0]_i_14_n_0 ,\icmp_ln674_reg_838[0]_i_15_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \icmp_ln674_reg_838_reg[0]_i_4 
       (.CI(\trunc_ln674_reg_845_reg[3]_i_1_n_0 ),
        .CO({\icmp_ln674_reg_838_reg[0]_i_4_n_0 ,\icmp_ln674_reg_838_reg[0]_i_4_n_1 ,\icmp_ln674_reg_838_reg[0]_i_4_n_2 ,\icmp_ln674_reg_838_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\icmp_ln674_reg_838_reg[0]_i_4_n_4 ,\icmp_ln674_reg_838_reg[0]_i_4_n_5 ,\icmp_ln674_reg_838_reg[0]_i_4_n_6 ,\icmp_ln674_reg_838_reg[0]_i_4_n_7 }),
        .S({\icmp_ln674_reg_838[0]_i_16_n_0 ,\icmp_ln674_reg_838[0]_i_17_n_0 ,\icmp_ln674_reg_838[0]_i_18_n_0 ,\icmp_ln674_reg_838[0]_i_19_n_0 }));
  LUT6 #(
    .INIT(64'hEEEEEEE000000000)) 
    int_ap_ready_i_4
       (.I0(grp_Axi2Mat_fu_82_ap_ready),
        .I1(ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready_reg_0),
        .I2(ap_sync_reg_grp_Axi2Mat_fu_82_ap_done),
        .I3(Q),
        .I4(ap_done_reg),
        .I5(\SRL_SIG_reg[0][0] [1]),
        .O(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg));
  LUT6 #(
    .INIT(64'hFFFFF7FF08000000)) 
    \j_reg_131[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(icmp_ln1073_fu_216_p2),
        .I2(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(bLast_fu_221_p2_carry__1_n_1),
        .I5(ap_CS_fsm_state3),
        .O(\j_reg_131[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \j_reg_131[0]_i_3 
       (.I0(j_reg_131_reg[0]),
        .O(\j_reg_131[0]_i_3_n_0 ));
  FDRE \j_reg_131_reg[0] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[0]_i_2_n_7 ),
        .Q(j_reg_131_reg[0]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_131_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\j_reg_131_reg[0]_i_2_n_0 ,\j_reg_131_reg[0]_i_2_n_1 ,\j_reg_131_reg[0]_i_2_n_2 ,\j_reg_131_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_reg_131_reg[0]_i_2_n_4 ,\j_reg_131_reg[0]_i_2_n_5 ,\j_reg_131_reg[0]_i_2_n_6 ,\j_reg_131_reg[0]_i_2_n_7 }),
        .S({j_reg_131_reg[3:1],\j_reg_131[0]_i_3_n_0 }));
  FDRE \j_reg_131_reg[10] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[8]_i_1_n_5 ),
        .Q(j_reg_131_reg[10]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[11] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[8]_i_1_n_4 ),
        .Q(j_reg_131_reg[11]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[12] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[12]_i_1_n_7 ),
        .Q(j_reg_131_reg[12]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_131_reg[12]_i_1 
       (.CI(\j_reg_131_reg[8]_i_1_n_0 ),
        .CO({\j_reg_131_reg[12]_i_1_n_0 ,\j_reg_131_reg[12]_i_1_n_1 ,\j_reg_131_reg[12]_i_1_n_2 ,\j_reg_131_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_131_reg[12]_i_1_n_4 ,\j_reg_131_reg[12]_i_1_n_5 ,\j_reg_131_reg[12]_i_1_n_6 ,\j_reg_131_reg[12]_i_1_n_7 }),
        .S(j_reg_131_reg[15:12]));
  FDRE \j_reg_131_reg[13] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[12]_i_1_n_6 ),
        .Q(j_reg_131_reg[13]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[14] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[12]_i_1_n_5 ),
        .Q(j_reg_131_reg[14]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[15] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[12]_i_1_n_4 ),
        .Q(j_reg_131_reg[15]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[16] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[16]_i_1_n_7 ),
        .Q(j_reg_131_reg[16]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_131_reg[16]_i_1 
       (.CI(\j_reg_131_reg[12]_i_1_n_0 ),
        .CO({\j_reg_131_reg[16]_i_1_n_0 ,\j_reg_131_reg[16]_i_1_n_1 ,\j_reg_131_reg[16]_i_1_n_2 ,\j_reg_131_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_131_reg[16]_i_1_n_4 ,\j_reg_131_reg[16]_i_1_n_5 ,\j_reg_131_reg[16]_i_1_n_6 ,\j_reg_131_reg[16]_i_1_n_7 }),
        .S(j_reg_131_reg[19:16]));
  FDRE \j_reg_131_reg[17] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[16]_i_1_n_6 ),
        .Q(j_reg_131_reg[17]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[18] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[16]_i_1_n_5 ),
        .Q(j_reg_131_reg[18]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[19] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[16]_i_1_n_4 ),
        .Q(j_reg_131_reg[19]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[1] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[0]_i_2_n_6 ),
        .Q(j_reg_131_reg[1]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[20] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[20]_i_1_n_7 ),
        .Q(j_reg_131_reg[20]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_131_reg[20]_i_1 
       (.CI(\j_reg_131_reg[16]_i_1_n_0 ),
        .CO({\j_reg_131_reg[20]_i_1_n_0 ,\j_reg_131_reg[20]_i_1_n_1 ,\j_reg_131_reg[20]_i_1_n_2 ,\j_reg_131_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_131_reg[20]_i_1_n_4 ,\j_reg_131_reg[20]_i_1_n_5 ,\j_reg_131_reg[20]_i_1_n_6 ,\j_reg_131_reg[20]_i_1_n_7 }),
        .S(j_reg_131_reg[23:20]));
  FDRE \j_reg_131_reg[21] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[20]_i_1_n_6 ),
        .Q(j_reg_131_reg[21]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[22] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[20]_i_1_n_5 ),
        .Q(j_reg_131_reg[22]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[23] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[20]_i_1_n_4 ),
        .Q(j_reg_131_reg[23]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[24] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[24]_i_1_n_7 ),
        .Q(j_reg_131_reg[24]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_131_reg[24]_i_1 
       (.CI(\j_reg_131_reg[20]_i_1_n_0 ),
        .CO({\j_reg_131_reg[24]_i_1_n_0 ,\j_reg_131_reg[24]_i_1_n_1 ,\j_reg_131_reg[24]_i_1_n_2 ,\j_reg_131_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_131_reg[24]_i_1_n_4 ,\j_reg_131_reg[24]_i_1_n_5 ,\j_reg_131_reg[24]_i_1_n_6 ,\j_reg_131_reg[24]_i_1_n_7 }),
        .S(j_reg_131_reg[27:24]));
  FDRE \j_reg_131_reg[25] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[24]_i_1_n_6 ),
        .Q(j_reg_131_reg[25]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[26] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[24]_i_1_n_5 ),
        .Q(j_reg_131_reg[26]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[27] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[24]_i_1_n_4 ),
        .Q(j_reg_131_reg[27]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[28] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[28]_i_1_n_7 ),
        .Q(j_reg_131_reg[28]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_131_reg[28]_i_1 
       (.CI(\j_reg_131_reg[24]_i_1_n_0 ),
        .CO({\NLW_j_reg_131_reg[28]_i_1_CO_UNCONNECTED [3],\j_reg_131_reg[28]_i_1_n_1 ,\j_reg_131_reg[28]_i_1_n_2 ,\j_reg_131_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_131_reg[28]_i_1_n_4 ,\j_reg_131_reg[28]_i_1_n_5 ,\j_reg_131_reg[28]_i_1_n_6 ,\j_reg_131_reg[28]_i_1_n_7 }),
        .S(j_reg_131_reg[31:28]));
  FDRE \j_reg_131_reg[29] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[28]_i_1_n_6 ),
        .Q(j_reg_131_reg[29]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[2] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[0]_i_2_n_5 ),
        .Q(j_reg_131_reg[2]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[30] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[28]_i_1_n_5 ),
        .Q(j_reg_131_reg[30]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[31] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[28]_i_1_n_4 ),
        .Q(j_reg_131_reg[31]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[3] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[0]_i_2_n_4 ),
        .Q(j_reg_131_reg[3]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[4] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[4]_i_1_n_7 ),
        .Q(j_reg_131_reg[4]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_131_reg[4]_i_1 
       (.CI(\j_reg_131_reg[0]_i_2_n_0 ),
        .CO({\j_reg_131_reg[4]_i_1_n_0 ,\j_reg_131_reg[4]_i_1_n_1 ,\j_reg_131_reg[4]_i_1_n_2 ,\j_reg_131_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_131_reg[4]_i_1_n_4 ,\j_reg_131_reg[4]_i_1_n_5 ,\j_reg_131_reg[4]_i_1_n_6 ,\j_reg_131_reg[4]_i_1_n_7 }),
        .S(j_reg_131_reg[7:4]));
  FDRE \j_reg_131_reg[5] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[4]_i_1_n_6 ),
        .Q(j_reg_131_reg[5]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[6] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[4]_i_1_n_5 ),
        .Q(j_reg_131_reg[6]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[7] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[4]_i_1_n_4 ),
        .Q(j_reg_131_reg[7]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \j_reg_131_reg[8] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[8]_i_1_n_7 ),
        .Q(j_reg_131_reg[8]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_reg_131_reg[8]_i_1 
       (.CI(\j_reg_131_reg[4]_i_1_n_0 ),
        .CO({\j_reg_131_reg[8]_i_1_n_0 ,\j_reg_131_reg[8]_i_1_n_1 ,\j_reg_131_reg[8]_i_1_n_2 ,\j_reg_131_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_reg_131_reg[8]_i_1_n_4 ,\j_reg_131_reg[8]_i_1_n_5 ,\j_reg_131_reg[8]_i_1_n_6 ,\j_reg_131_reg[8]_i_1_n_7 }),
        .S(j_reg_131_reg[11:8]));
  FDRE \j_reg_131_reg[9] 
       (.C(ap_clk),
        .CE(i_reg_1420),
        .D(\j_reg_131_reg[8]_i_1_n_6 ),
        .Q(j_reg_131_reg[9]),
        .R(\j_reg_131[0]_i_1_n_0 ));
  FDRE \last_blk_width_read_reg_754_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(last_blk_width_c_dout),
        .Q(last_blk_width_read_reg_754),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \lshr_ln674_3_reg_879[0]_i_1 
       (.I0(\lshr_ln674_3_reg_879[0]_i_2_n_0 ),
        .I1(\lshr_ln674_3_reg_879[0]_i_3_n_0 ),
        .I2(\lshr_ln674_3_reg_879[0]_i_4_n_0 ),
        .I3(\lshr_ln674_3_reg_879[0]_i_5_n_0 ),
        .I4(\lshr_ln674_3_reg_879[1]_i_2_n_0 ),
        .I5(trunc_ln674_1_reg_817[3]),
        .O(lshr_ln674_3_fu_466_p2[0]));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_879[0]_i_2 
       (.I0(tmp_2_fu_472_p4[4]),
        .I1(tmp_2_fu_472_p4[3]),
        .I2(trunc_ln674_1_reg_817[2]),
        .I3(icmp_ln674_1_reg_811),
        .I4(tmp_2_fu_472_p4[0]),
        .I5(tmp_2_fu_472_p4[7]),
        .O(\lshr_ln674_3_reg_879[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln674_3_reg_879[0]_i_3 
       (.I0(trunc_ln674_1_reg_817[1]),
        .I1(icmp_ln674_1_reg_811),
        .O(\lshr_ln674_3_reg_879[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_879[0]_i_4 
       (.I0(tmp_2_fu_472_p4[6]),
        .I1(tmp_2_fu_472_p4[1]),
        .I2(trunc_ln674_1_reg_817[2]),
        .I3(icmp_ln674_1_reg_811),
        .I4(tmp_2_fu_472_p4[2]),
        .I5(tmp_2_fu_472_p4[5]),
        .O(\lshr_ln674_3_reg_879[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln674_3_reg_879[0]_i_5 
       (.I0(trunc_ln674_1_reg_817[0]),
        .I1(icmp_ln674_1_reg_811),
        .O(\lshr_ln674_3_reg_879[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h23322002)) 
    \lshr_ln674_3_reg_879[1]_i_1 
       (.I0(\lshr_ln674_3_reg_879[1]_i_2_n_0 ),
        .I1(trunc_ln674_1_reg_817[3]),
        .I2(icmp_ln674_1_reg_811),
        .I3(trunc_ln674_1_reg_817[0]),
        .I4(\lshr_ln674_3_reg_879[2]_i_2_n_0 ),
        .O(lshr_ln674_3_fu_466_p2[1]));
  LUT4 #(
    .INIT(16'hEB28)) 
    \lshr_ln674_3_reg_879[1]_i_2 
       (.I0(\lshr_ln674_3_reg_879[3]_i_3_n_0 ),
        .I1(trunc_ln674_1_reg_817[1]),
        .I2(icmp_ln674_1_reg_811),
        .I3(\lshr_ln674_3_reg_879[1]_i_3_n_0 ),
        .O(\lshr_ln674_3_reg_879[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_879[1]_i_3 
       (.I0(tmp_2_fu_472_p4[5]),
        .I1(tmp_2_fu_472_p4[2]),
        .I2(trunc_ln674_1_reg_817[2]),
        .I3(icmp_ln674_1_reg_811),
        .I4(tmp_2_fu_472_p4[1]),
        .I5(tmp_2_fu_472_p4[6]),
        .O(\lshr_ln674_3_reg_879[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h23322002)) 
    \lshr_ln674_3_reg_879[2]_i_1 
       (.I0(\lshr_ln674_3_reg_879[2]_i_2_n_0 ),
        .I1(trunc_ln674_1_reg_817[3]),
        .I2(icmp_ln674_1_reg_811),
        .I3(trunc_ln674_1_reg_817[0]),
        .I4(\lshr_ln674_3_reg_879[3]_i_2_n_0 ),
        .O(lshr_ln674_3_fu_466_p2[2]));
  LUT6 #(
    .INIT(64'hFFC00AFF00C00A00)) 
    \lshr_ln674_3_reg_879[2]_i_2 
       (.I0(tmp_2_fu_472_p4[3]),
        .I1(tmp_2_fu_472_p4[4]),
        .I2(trunc_ln674_1_reg_817[2]),
        .I3(trunc_ln674_1_reg_817[1]),
        .I4(icmp_ln674_1_reg_811),
        .I5(\lshr_ln674_3_reg_879[0]_i_4_n_0 ),
        .O(\lshr_ln674_3_reg_879[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h23322002)) 
    \lshr_ln674_3_reg_879[3]_i_1 
       (.I0(\lshr_ln674_3_reg_879[3]_i_2_n_0 ),
        .I1(trunc_ln674_1_reg_817[3]),
        .I2(icmp_ln674_1_reg_811),
        .I3(trunc_ln674_1_reg_817[0]),
        .I4(\lshr_ln674_3_reg_879[4]_i_2_n_0 ),
        .O(lshr_ln674_3_fu_466_p2[3]));
  LUT6 #(
    .INIT(64'hFFC00AFF00C00A00)) 
    \lshr_ln674_3_reg_879[3]_i_2 
       (.I0(tmp_2_fu_472_p4[2]),
        .I1(tmp_2_fu_472_p4[5]),
        .I2(trunc_ln674_1_reg_817[2]),
        .I3(trunc_ln674_1_reg_817[1]),
        .I4(icmp_ln674_1_reg_811),
        .I5(\lshr_ln674_3_reg_879[3]_i_3_n_0 ),
        .O(\lshr_ln674_3_reg_879[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFACF0ACFFAC00AC0)) 
    \lshr_ln674_3_reg_879[3]_i_3 
       (.I0(tmp_2_fu_472_p4[7]),
        .I1(tmp_2_fu_472_p4[0]),
        .I2(trunc_ln674_1_reg_817[2]),
        .I3(icmp_ln674_1_reg_811),
        .I4(tmp_2_fu_472_p4[3]),
        .I5(tmp_2_fu_472_p4[4]),
        .O(\lshr_ln674_3_reg_879[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h23322002)) 
    \lshr_ln674_3_reg_879[4]_i_1 
       (.I0(\lshr_ln674_3_reg_879[4]_i_2_n_0 ),
        .I1(trunc_ln674_1_reg_817[3]),
        .I2(icmp_ln674_1_reg_811),
        .I3(trunc_ln674_1_reg_817[0]),
        .I4(\lshr_ln674_3_reg_879[5]_i_2_n_0 ),
        .O(lshr_ln674_3_fu_466_p2[4]));
  LUT6 #(
    .INIT(64'hFFC00AFF00C00A00)) 
    \lshr_ln674_3_reg_879[4]_i_2 
       (.I0(tmp_2_fu_472_p4[1]),
        .I1(tmp_2_fu_472_p4[6]),
        .I2(trunc_ln674_1_reg_817[2]),
        .I3(trunc_ln674_1_reg_817[1]),
        .I4(icmp_ln674_1_reg_811),
        .I5(\lshr_ln674_3_reg_879[4]_i_3_n_0 ),
        .O(\lshr_ln674_3_reg_879[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hC00A)) 
    \lshr_ln674_3_reg_879[4]_i_3 
       (.I0(tmp_2_fu_472_p4[3]),
        .I1(tmp_2_fu_472_p4[4]),
        .I2(icmp_ln674_1_reg_811),
        .I3(trunc_ln674_1_reg_817[2]),
        .O(\lshr_ln674_3_reg_879[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000082BE)) 
    \lshr_ln674_3_reg_879[5]_i_1 
       (.I0(\lshr_ln674_3_reg_879[5]_i_2_n_0 ),
        .I1(icmp_ln674_1_reg_811),
        .I2(trunc_ln674_1_reg_817[0]),
        .I3(\lshr_ln674_3_reg_879[6]_i_2_n_0 ),
        .I4(trunc_ln674_1_reg_817[3]),
        .O(lshr_ln674_3_fu_466_p2[5]));
  LUT6 #(
    .INIT(64'hFFC00AFF00C00A00)) 
    \lshr_ln674_3_reg_879[5]_i_2 
       (.I0(tmp_2_fu_472_p4[0]),
        .I1(tmp_2_fu_472_p4[7]),
        .I2(trunc_ln674_1_reg_817[2]),
        .I3(trunc_ln674_1_reg_817[1]),
        .I4(icmp_ln674_1_reg_811),
        .I5(\lshr_ln674_3_reg_879[5]_i_3_n_0 ),
        .O(\lshr_ln674_3_reg_879[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hC00A)) 
    \lshr_ln674_3_reg_879[5]_i_3 
       (.I0(tmp_2_fu_472_p4[2]),
        .I1(tmp_2_fu_472_p4[5]),
        .I2(icmp_ln674_1_reg_811),
        .I3(trunc_ln674_1_reg_817[2]),
        .O(\lshr_ln674_3_reg_879[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h10011551)) 
    \lshr_ln674_3_reg_879[6]_i_1__0 
       (.I0(trunc_ln674_1_reg_817[3]),
        .I1(\lshr_ln674_3_reg_879[6]_i_2_n_0 ),
        .I2(icmp_ln674_1_reg_811),
        .I3(trunc_ln674_1_reg_817[0]),
        .I4(\lshr_ln674_3_reg_879[6]_i_3_n_0 ),
        .O(\lshr_ln674_3_reg_879[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h7EFE7FFF)) 
    \lshr_ln674_3_reg_879[6]_i_2 
       (.I0(trunc_ln674_1_reg_817[1]),
        .I1(trunc_ln674_1_reg_817[2]),
        .I2(icmp_ln674_1_reg_811),
        .I3(tmp_2_fu_472_p4[6]),
        .I4(tmp_2_fu_472_p4[1]),
        .O(\lshr_ln674_3_reg_879[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7EFE7FFF)) 
    \lshr_ln674_3_reg_879[6]_i_3 
       (.I0(trunc_ln674_1_reg_817[1]),
        .I1(trunc_ln674_1_reg_817[2]),
        .I2(icmp_ln674_1_reg_811),
        .I3(tmp_2_fu_472_p4[7]),
        .I4(tmp_2_fu_472_p4[0]),
        .O(\lshr_ln674_3_reg_879[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h44440444)) 
    \lshr_ln674_3_reg_879[7]_i_1 
       (.I0(icmp_ln1084_reg_807),
        .I1(icmp_ln1073_reg_786_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_0),
        .I3(icmp_ln1104_reg_798_pp0_iter3_reg),
        .I4(imgInput1_data_full_n),
        .O(lshr_ln674_3_reg_8790));
  LUT6 #(
    .INIT(64'hA000000000000088)) 
    \lshr_ln674_3_reg_879[7]_i_2 
       (.I0(\lshr_ln674_3_reg_879[7]_i_3__0_n_0 ),
        .I1(tmp_2_fu_472_p4[0]),
        .I2(tmp_2_fu_472_p4[7]),
        .I3(icmp_ln674_1_reg_811),
        .I4(trunc_ln674_1_reg_817[2]),
        .I5(trunc_ln674_1_reg_817[1]),
        .O(lshr_ln674_3_fu_466_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \lshr_ln674_3_reg_879[7]_i_3__0 
       (.I0(trunc_ln674_1_reg_817[3]),
        .I1(icmp_ln674_1_reg_811),
        .I2(trunc_ln674_1_reg_817[0]),
        .O(\lshr_ln674_3_reg_879[7]_i_3__0_n_0 ));
  FDRE \lshr_ln674_3_reg_879_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8790),
        .D(lshr_ln674_3_fu_466_p2[0]),
        .Q(lshr_ln674_3_reg_879[0]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_879_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8790),
        .D(lshr_ln674_3_fu_466_p2[1]),
        .Q(lshr_ln674_3_reg_879[1]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_879_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8790),
        .D(lshr_ln674_3_fu_466_p2[2]),
        .Q(lshr_ln674_3_reg_879[2]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_879_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8790),
        .D(lshr_ln674_3_fu_466_p2[3]),
        .Q(lshr_ln674_3_reg_879[3]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_879_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8790),
        .D(lshr_ln674_3_fu_466_p2[4]),
        .Q(lshr_ln674_3_reg_879[4]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_879_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8790),
        .D(lshr_ln674_3_fu_466_p2[5]),
        .Q(lshr_ln674_3_reg_879[5]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_879_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8790),
        .D(\lshr_ln674_3_reg_879[6]_i_1__0_n_0 ),
        .Q(lshr_ln674_3_reg_879[6]),
        .R(1'b0));
  FDRE \lshr_ln674_3_reg_879_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln674_3_reg_8790),
        .D(lshr_ln674_3_fu_466_p2[7]),
        .Q(lshr_ln674_3_reg_879[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    \lshr_ln674_reg_889[0]_i_1 
       (.I0(\lshr_ln674_reg_889[0]_i_2_n_0 ),
        .I1(\lshr_ln674_reg_889[0]_i_3_n_0 ),
        .I2(\lshr_ln674_reg_889[0]_i_4_n_0 ),
        .I3(\lshr_ln674_reg_889[0]_i_5_n_0 ),
        .I4(\lshr_ln674_reg_889[1]_i_2_n_0 ),
        .I5(trunc_ln674_reg_845[3]),
        .O(lshr_ln674_fu_517_p2[0]));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_889[0]_i_2 
       (.I0(tmp_2_fu_472_p4[4]),
        .I1(tmp_2_fu_472_p4[3]),
        .I2(icmp_ln674_reg_838),
        .I3(trunc_ln674_reg_845[2]),
        .I4(tmp_2_fu_472_p4[0]),
        .I5(tmp_2_fu_472_p4[7]),
        .O(\lshr_ln674_reg_889[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln674_reg_889[0]_i_3 
       (.I0(icmp_ln674_reg_838),
        .I1(trunc_ln674_reg_845[1]),
        .O(\lshr_ln674_reg_889[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_889[0]_i_4 
       (.I0(tmp_2_fu_472_p4[6]),
        .I1(tmp_2_fu_472_p4[1]),
        .I2(icmp_ln674_reg_838),
        .I3(trunc_ln674_reg_845[2]),
        .I4(tmp_2_fu_472_p4[2]),
        .I5(tmp_2_fu_472_p4[5]),
        .O(\lshr_ln674_reg_889[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \lshr_ln674_reg_889[0]_i_5 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I1(icmp_ln674_reg_838),
        .O(\lshr_ln674_reg_889[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'h23322002)) 
    \lshr_ln674_reg_889[1]_i_1 
       (.I0(\lshr_ln674_reg_889[1]_i_2_n_0 ),
        .I1(trunc_ln674_reg_845[3]),
        .I2(icmp_ln674_reg_838),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(\lshr_ln674_reg_889[2]_i_2_n_0 ),
        .O(lshr_ln674_fu_517_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hEB28)) 
    \lshr_ln674_reg_889[1]_i_2 
       (.I0(\lshr_ln674_reg_889[3]_i_3_n_0 ),
        .I1(icmp_ln674_reg_838),
        .I2(trunc_ln674_reg_845[1]),
        .I3(\lshr_ln674_reg_889[1]_i_3_n_0 ),
        .O(\lshr_ln674_reg_889[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_889[1]_i_3 
       (.I0(tmp_2_fu_472_p4[5]),
        .I1(tmp_2_fu_472_p4[2]),
        .I2(icmp_ln674_reg_838),
        .I3(trunc_ln674_reg_845[2]),
        .I4(tmp_2_fu_472_p4[1]),
        .I5(tmp_2_fu_472_p4[6]),
        .O(\lshr_ln674_reg_889[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h23322002)) 
    \lshr_ln674_reg_889[2]_i_1 
       (.I0(\lshr_ln674_reg_889[2]_i_2_n_0 ),
        .I1(trunc_ln674_reg_845[3]),
        .I2(icmp_ln674_reg_838),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(\lshr_ln674_reg_889[3]_i_2_n_0 ),
        .O(lshr_ln674_fu_517_p2[2]));
  LUT6 #(
    .INIT(64'hFF0AC0FF000AC000)) 
    \lshr_ln674_reg_889[2]_i_2 
       (.I0(tmp_2_fu_472_p4[3]),
        .I1(tmp_2_fu_472_p4[4]),
        .I2(trunc_ln674_reg_845[2]),
        .I3(icmp_ln674_reg_838),
        .I4(trunc_ln674_reg_845[1]),
        .I5(\lshr_ln674_reg_889[0]_i_4_n_0 ),
        .O(\lshr_ln674_reg_889[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h23322002)) 
    \lshr_ln674_reg_889[3]_i_1 
       (.I0(\lshr_ln674_reg_889[3]_i_2_n_0 ),
        .I1(trunc_ln674_reg_845[3]),
        .I2(icmp_ln674_reg_838),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(\lshr_ln674_reg_889[4]_i_2_n_0 ),
        .O(lshr_ln674_fu_517_p2[3]));
  LUT6 #(
    .INIT(64'hFF0AC0FF000AC000)) 
    \lshr_ln674_reg_889[3]_i_2 
       (.I0(tmp_2_fu_472_p4[2]),
        .I1(tmp_2_fu_472_p4[5]),
        .I2(trunc_ln674_reg_845[2]),
        .I3(icmp_ln674_reg_838),
        .I4(trunc_ln674_reg_845[1]),
        .I5(\lshr_ln674_reg_889[3]_i_3_n_0 ),
        .O(\lshr_ln674_reg_889[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFCAF0CAFFCA00CA0)) 
    \lshr_ln674_reg_889[3]_i_3 
       (.I0(tmp_2_fu_472_p4[7]),
        .I1(tmp_2_fu_472_p4[0]),
        .I2(icmp_ln674_reg_838),
        .I3(trunc_ln674_reg_845[2]),
        .I4(tmp_2_fu_472_p4[3]),
        .I5(tmp_2_fu_472_p4[4]),
        .O(\lshr_ln674_reg_889[3]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h23322002)) 
    \lshr_ln674_reg_889[4]_i_1 
       (.I0(\lshr_ln674_reg_889[4]_i_2_n_0 ),
        .I1(trunc_ln674_reg_845[3]),
        .I2(icmp_ln674_reg_838),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(\lshr_ln674_reg_889[5]_i_2_n_0 ),
        .O(lshr_ln674_fu_517_p2[4]));
  LUT6 #(
    .INIT(64'hFF0AC0FF000AC000)) 
    \lshr_ln674_reg_889[4]_i_2 
       (.I0(tmp_2_fu_472_p4[1]),
        .I1(tmp_2_fu_472_p4[6]),
        .I2(trunc_ln674_reg_845[2]),
        .I3(icmp_ln674_reg_838),
        .I4(trunc_ln674_reg_845[1]),
        .I5(\lshr_ln674_reg_889[4]_i_3_n_0 ),
        .O(\lshr_ln674_reg_889[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hC00A)) 
    \lshr_ln674_reg_889[4]_i_3 
       (.I0(tmp_2_fu_472_p4[3]),
        .I1(tmp_2_fu_472_p4[4]),
        .I2(trunc_ln674_reg_845[2]),
        .I3(icmp_ln674_reg_838),
        .O(\lshr_ln674_reg_889[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h000082BE)) 
    \lshr_ln674_reg_889[5]_i_1 
       (.I0(\lshr_ln674_reg_889[5]_i_2_n_0 ),
        .I1(icmp_ln674_reg_838),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I3(\lshr_ln674_reg_889[6]_i_2_n_0 ),
        .I4(trunc_ln674_reg_845[3]),
        .O(lshr_ln674_fu_517_p2[5]));
  LUT6 #(
    .INIT(64'hFF0AC0FF000AC000)) 
    \lshr_ln674_reg_889[5]_i_2 
       (.I0(tmp_2_fu_472_p4[0]),
        .I1(tmp_2_fu_472_p4[7]),
        .I2(trunc_ln674_reg_845[2]),
        .I3(icmp_ln674_reg_838),
        .I4(trunc_ln674_reg_845[1]),
        .I5(\lshr_ln674_reg_889[5]_i_3_n_0 ),
        .O(\lshr_ln674_reg_889[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hC00A)) 
    \lshr_ln674_reg_889[5]_i_3 
       (.I0(tmp_2_fu_472_p4[2]),
        .I1(tmp_2_fu_472_p4[5]),
        .I2(trunc_ln674_reg_845[2]),
        .I3(icmp_ln674_reg_838),
        .O(\lshr_ln674_reg_889[5]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h10011551)) 
    \lshr_ln674_reg_889[6]_i_1 
       (.I0(trunc_ln674_reg_845[3]),
        .I1(\lshr_ln674_reg_889[6]_i_2_n_0 ),
        .I2(icmp_ln674_reg_838),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(\lshr_ln674_reg_889[6]_i_3_n_0 ),
        .O(\lshr_ln674_reg_889[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h7EFE7FFF)) 
    \lshr_ln674_reg_889[6]_i_2 
       (.I0(trunc_ln674_reg_845[1]),
        .I1(icmp_ln674_reg_838),
        .I2(trunc_ln674_reg_845[2]),
        .I3(tmp_2_fu_472_p4[6]),
        .I4(tmp_2_fu_472_p4[1]),
        .O(\lshr_ln674_reg_889[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7EFE7FFF)) 
    \lshr_ln674_reg_889[6]_i_3 
       (.I0(trunc_ln674_reg_845[1]),
        .I1(icmp_ln674_reg_838),
        .I2(trunc_ln674_reg_845[2]),
        .I3(tmp_2_fu_472_p4[7]),
        .I4(tmp_2_fu_472_p4[0]),
        .O(\lshr_ln674_reg_889[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA000000000000088)) 
    \lshr_ln674_reg_889[7]_i_1 
       (.I0(\lshr_ln674_reg_889[7]_i_2_n_0 ),
        .I1(tmp_2_fu_472_p4[0]),
        .I2(tmp_2_fu_472_p4[7]),
        .I3(trunc_ln674_reg_845[2]),
        .I4(icmp_ln674_reg_838),
        .I5(trunc_ln674_reg_845[1]),
        .O(lshr_ln674_fu_517_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \lshr_ln674_reg_889[7]_i_2 
       (.I0(trunc_ln674_reg_845[3]),
        .I1(icmp_ln674_reg_838),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .O(\lshr_ln674_reg_889[7]_i_2_n_0 ));
  FDRE \lshr_ln674_reg_889_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(lshr_ln674_fu_517_p2[0]),
        .Q(lshr_ln674_reg_889[0]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_889_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(lshr_ln674_fu_517_p2[1]),
        .Q(lshr_ln674_reg_889[1]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_889_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(lshr_ln674_fu_517_p2[2]),
        .Q(lshr_ln674_reg_889[2]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_889_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(lshr_ln674_fu_517_p2[3]),
        .Q(lshr_ln674_reg_889[3]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_889_reg[4] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(lshr_ln674_fu_517_p2[4]),
        .Q(lshr_ln674_reg_889[4]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_889_reg[5] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(lshr_ln674_fu_517_p2[5]),
        .Q(lshr_ln674_reg_889[5]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_889_reg[6] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(\lshr_ln674_reg_889[6]_i_1_n_0 ),
        .Q(lshr_ln674_reg_889[6]),
        .R(1'b0));
  FDRE \lshr_ln674_reg_889_reg[7] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(lshr_ln674_fu_517_p2[7]),
        .Q(lshr_ln674_reg_889[7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    \mOutPtr[1]_i_2__12 
       (.I0(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .I1(\SRL_SIG_reg[0][0] [1]),
        .I2(icmp_ln1104_reg_798_pp0_iter3_reg),
        .I3(ap_enable_reg_pp0_iter4_reg_n_0),
        .I4(imgInput1_data_full_n),
        .O(\ap_CS_fsm_reg[1]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_32s_32s_32_2_1_77 mul_32s_32s_32_2_1_U38
       (.D({\arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 ,mul_32s_32s_32_2_1_U38_n_16,mul_32s_32s_32_2_1_U38_n_17,mul_32s_32s_32_2_1_U38_n_18,mul_32s_32s_32_2_1_U38_n_19,mul_32s_32s_32_2_1_U38_n_20,mul_32s_32s_32_2_1_U38_n_21,mul_32s_32s_32_2_1_U38_n_22,mul_32s_32s_32_2_1_U38_n_23,mul_32s_32s_32_2_1_U38_n_24,mul_32s_32s_32_2_1_U38_n_25,mul_32s_32s_32_2_1_U38_n_26,mul_32s_32s_32_2_1_U38_n_27,mul_32s_32s_32_2_1_U38_n_28,mul_32s_32s_32_2_1_U38_n_29,mul_32s_32s_32_2_1_U38_n_30,mul_32s_32s_32_2_1_U38_n_31}),
        .Q(ap_CS_fsm_state1),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg__0(p_reg__0));
  LUT4 #(
    .INIT(16'h0080)) 
    \p_Val2_s_fu_96[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln1073_reg_786_pp0_iter1_reg),
        .I2(icmp_ln1084_reg_807),
        .I3(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .O(p_Val2_s_fu_960));
  FDRE \p_Val2_s_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_960),
        .D(D[0]),
        .Q(tmp_2_fu_472_p4[7]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_960),
        .D(D[1]),
        .Q(tmp_2_fu_472_p4[6]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_960),
        .D(D[2]),
        .Q(tmp_2_fu_472_p4[5]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_960),
        .D(D[3]),
        .Q(tmp_2_fu_472_p4[4]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_960),
        .D(D[4]),
        .Q(tmp_2_fu_472_p4[3]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_960),
        .D(D[5]),
        .Q(tmp_2_fu_472_p4[2]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_960),
        .D(D[6]),
        .Q(tmp_2_fu_472_p4[1]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \p_Val2_s_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_s_fu_960),
        .D(D[7]),
        .Q(tmp_2_fu_472_p4[0]),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_fu_920_inferred__0/i___2_carry 
       (.CI(1'b0),
        .CO({\rem_fu_920_inferred__0/i___2_carry_n_0 ,\rem_fu_920_inferred__0/i___2_carry_n_1 ,\rem_fu_920_inferred__0/i___2_carry_n_2 ,\rem_fu_920_inferred__0/i___2_carry_n_3 }),
        .CYINIT(1'b0),
        .DI({i___2_carry_i_1_n_0,i___2_carry_i_2_n_0,i___2_carry_i_3_n_0,1'b0}),
        .O({\rem_fu_920_inferred__0/i___2_carry_n_4 ,\rem_fu_920_inferred__0/i___2_carry_n_5 ,\rem_fu_920_inferred__0/i___2_carry_n_6 ,\rem_fu_920_inferred__0/i___2_carry_n_7 }),
        .S({i___2_carry_i_4_n_0,i___2_carry_i_5_n_0,i___2_carry_i_6_n_0,i___2_carry_i_7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_fu_920_inferred__0/i___2_carry__0 
       (.CI(\rem_fu_920_inferred__0/i___2_carry_n_0 ),
        .CO({\rem_fu_920_inferred__0/i___2_carry__0_n_0 ,\rem_fu_920_inferred__0/i___2_carry__0_n_1 ,\rem_fu_920_inferred__0/i___2_carry__0_n_2 ,\rem_fu_920_inferred__0/i___2_carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({i___2_carry__0_i_1_n_0,i___2_carry__0_i_2_n_0,1'b0,i___2_carry__0_i_3_n_0}),
        .O({\rem_fu_920_inferred__0/i___2_carry__0_n_4 ,\rem_fu_920_inferred__0/i___2_carry__0_n_5 ,\rem_fu_920_inferred__0/i___2_carry__0_n_6 ,\rem_fu_920_inferred__0/i___2_carry__0_n_7 }),
        .S({i___2_carry__0_i_4_n_0,i___2_carry__0_i_5_n_0,i___2_carry__0_i_6_n_0,i___2_carry__0_i_7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_fu_920_inferred__0/i___2_carry__1 
       (.CI(\rem_fu_920_inferred__0/i___2_carry__0_n_0 ),
        .CO({\rem_fu_920_inferred__0/i___2_carry__1_n_0 ,\rem_fu_920_inferred__0/i___2_carry__1_n_1 ,\rem_fu_920_inferred__0/i___2_carry__1_n_2 ,\rem_fu_920_inferred__0/i___2_carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\rem_fu_92_reg_n_0_[10] ,i___2_carry__1_i_1_n_0,i___2_carry__1_i_2_n_0,i___2_carry__1_i_3_n_0}),
        .O({\rem_fu_920_inferred__0/i___2_carry__1_n_4 ,\rem_fu_920_inferred__0/i___2_carry__1_n_5 ,\rem_fu_920_inferred__0/i___2_carry__1_n_6 ,\rem_fu_920_inferred__0/i___2_carry__1_n_7 }),
        .S({i___2_carry__1_i_4_n_0,i___2_carry__1_i_5_n_0,i___2_carry__1_i_6_n_0,i___2_carry__1_i_7_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_fu_920_inferred__0/i___2_carry__2 
       (.CI(\rem_fu_920_inferred__0/i___2_carry__1_n_0 ),
        .CO({\rem_fu_920_inferred__0/i___2_carry__2_n_0 ,\rem_fu_920_inferred__0/i___2_carry__2_n_1 ,\rem_fu_920_inferred__0/i___2_carry__2_n_2 ,\rem_fu_920_inferred__0/i___2_carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\rem_fu_92_reg_n_0_[14] ,\rem_fu_92_reg_n_0_[13] ,\rem_fu_92_reg_n_0_[12] ,\rem_fu_92_reg_n_0_[11] }),
        .O({\rem_fu_920_inferred__0/i___2_carry__2_n_4 ,\rem_fu_920_inferred__0/i___2_carry__2_n_5 ,\rem_fu_920_inferred__0/i___2_carry__2_n_6 ,\rem_fu_920_inferred__0/i___2_carry__2_n_7 }),
        .S({i___2_carry__2_i_1_n_0,i___2_carry__2_i_2_n_0,i___2_carry__2_i_3_n_0,i___2_carry__2_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_fu_920_inferred__0/i___2_carry__3 
       (.CI(\rem_fu_920_inferred__0/i___2_carry__2_n_0 ),
        .CO({\rem_fu_920_inferred__0/i___2_carry__3_n_0 ,\rem_fu_920_inferred__0/i___2_carry__3_n_1 ,\rem_fu_920_inferred__0/i___2_carry__3_n_2 ,\rem_fu_920_inferred__0/i___2_carry__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\rem_fu_92_reg_n_0_[18] ,\rem_fu_92_reg_n_0_[17] ,\rem_fu_92_reg_n_0_[16] ,\rem_fu_92_reg_n_0_[15] }),
        .O({\rem_fu_920_inferred__0/i___2_carry__3_n_4 ,\rem_fu_920_inferred__0/i___2_carry__3_n_5 ,\rem_fu_920_inferred__0/i___2_carry__3_n_6 ,\rem_fu_920_inferred__0/i___2_carry__3_n_7 }),
        .S({i___2_carry__3_i_1_n_0,i___2_carry__3_i_2_n_0,i___2_carry__3_i_3_n_0,i___2_carry__3_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_fu_920_inferred__0/i___2_carry__4 
       (.CI(\rem_fu_920_inferred__0/i___2_carry__3_n_0 ),
        .CO({\rem_fu_920_inferred__0/i___2_carry__4_n_0 ,\rem_fu_920_inferred__0/i___2_carry__4_n_1 ,\rem_fu_920_inferred__0/i___2_carry__4_n_2 ,\rem_fu_920_inferred__0/i___2_carry__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\rem_fu_92_reg_n_0_[22] ,\rem_fu_92_reg_n_0_[21] ,\rem_fu_92_reg_n_0_[20] ,\rem_fu_92_reg_n_0_[19] }),
        .O({\rem_fu_920_inferred__0/i___2_carry__4_n_4 ,\rem_fu_920_inferred__0/i___2_carry__4_n_5 ,\rem_fu_920_inferred__0/i___2_carry__4_n_6 ,\rem_fu_920_inferred__0/i___2_carry__4_n_7 }),
        .S({i___2_carry__4_i_1_n_0,i___2_carry__4_i_2_n_0,i___2_carry__4_i_3_n_0,i___2_carry__4_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_fu_920_inferred__0/i___2_carry__5 
       (.CI(\rem_fu_920_inferred__0/i___2_carry__4_n_0 ),
        .CO({\rem_fu_920_inferred__0/i___2_carry__5_n_0 ,\rem_fu_920_inferred__0/i___2_carry__5_n_1 ,\rem_fu_920_inferred__0/i___2_carry__5_n_2 ,\rem_fu_920_inferred__0/i___2_carry__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\rem_fu_92_reg_n_0_[26] ,\rem_fu_92_reg_n_0_[25] ,\rem_fu_92_reg_n_0_[24] ,\rem_fu_92_reg_n_0_[23] }),
        .O({\rem_fu_920_inferred__0/i___2_carry__5_n_4 ,\rem_fu_920_inferred__0/i___2_carry__5_n_5 ,\rem_fu_920_inferred__0/i___2_carry__5_n_6 ,\rem_fu_920_inferred__0/i___2_carry__5_n_7 }),
        .S({i___2_carry__5_i_1_n_0,i___2_carry__5_i_2_n_0,i___2_carry__5_i_3_n_0,i___2_carry__5_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \rem_fu_920_inferred__0/i___2_carry__6 
       (.CI(\rem_fu_920_inferred__0/i___2_carry__5_n_0 ),
        .CO({\NLW_rem_fu_920_inferred__0/i___2_carry__6_CO_UNCONNECTED [3],\rem_fu_920_inferred__0/i___2_carry__6_n_1 ,\rem_fu_920_inferred__0/i___2_carry__6_n_2 ,\rem_fu_920_inferred__0/i___2_carry__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\rem_fu_92_reg_n_0_[29] ,\rem_fu_92_reg_n_0_[28] ,\rem_fu_92_reg_n_0_[27] }),
        .O({\rem_fu_920_inferred__0/i___2_carry__6_n_4 ,\rem_fu_920_inferred__0/i___2_carry__6_n_5 ,\rem_fu_920_inferred__0/i___2_carry__6_n_6 ,\rem_fu_920_inferred__0/i___2_carry__6_n_7 }),
        .S({i___2_carry__6_i_1_n_0,i___2_carry__6_i_2_n_0,i___2_carry__6_i_3_n_0,i___2_carry__6_i_4_n_0}));
  LUT6 #(
    .INIT(64'h4000000000000000)) 
    \rem_fu_92[31]_i_1 
       (.I0(ap_done_reg),
        .I1(ap_CS_fsm_state1),
        .I2(cols_c14_empty_n),
        .I3(AxiStream2MatStream_U0_ap_start),
        .I4(rows_c13_empty_n),
        .I5(last_blk_width_c_empty_n),
        .O(AxiStream2MatStream_U0_last_blk_width_read));
  LUT4 #(
    .INIT(16'h0800)) 
    \rem_fu_92[31]_i_2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(icmp_ln1073_reg_786),
        .I2(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(\rem_fu_92[31]_i_2_n_0 ));
  FDRE \rem_fu_92_reg[0] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry_n_7 ),
        .Q(\rem_fu_92_reg_n_0_[0] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[10] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__1_n_5 ),
        .Q(\rem_fu_92_reg_n_0_[10] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[11] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__1_n_4 ),
        .Q(\rem_fu_92_reg_n_0_[11] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[12] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__2_n_7 ),
        .Q(\rem_fu_92_reg_n_0_[12] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[13] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__2_n_6 ),
        .Q(\rem_fu_92_reg_n_0_[13] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[14] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__2_n_5 ),
        .Q(\rem_fu_92_reg_n_0_[14] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[15] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__2_n_4 ),
        .Q(\rem_fu_92_reg_n_0_[15] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[16] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__3_n_7 ),
        .Q(\rem_fu_92_reg_n_0_[16] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[17] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__3_n_6 ),
        .Q(\rem_fu_92_reg_n_0_[17] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[18] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__3_n_5 ),
        .Q(\rem_fu_92_reg_n_0_[18] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[19] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__3_n_4 ),
        .Q(\rem_fu_92_reg_n_0_[19] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[1] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry_n_6 ),
        .Q(\rem_fu_92_reg_n_0_[1] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[20] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__4_n_7 ),
        .Q(\rem_fu_92_reg_n_0_[20] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[21] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__4_n_6 ),
        .Q(\rem_fu_92_reg_n_0_[21] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[22] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__4_n_5 ),
        .Q(\rem_fu_92_reg_n_0_[22] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[23] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__4_n_4 ),
        .Q(\rem_fu_92_reg_n_0_[23] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[24] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__5_n_7 ),
        .Q(\rem_fu_92_reg_n_0_[24] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[25] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__5_n_6 ),
        .Q(\rem_fu_92_reg_n_0_[25] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[26] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__5_n_5 ),
        .Q(\rem_fu_92_reg_n_0_[26] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[27] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__5_n_4 ),
        .Q(\rem_fu_92_reg_n_0_[27] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[28] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__6_n_7 ),
        .Q(\rem_fu_92_reg_n_0_[28] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[29] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__6_n_6 ),
        .Q(\rem_fu_92_reg_n_0_[29] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[2] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry_n_5 ),
        .Q(\rem_fu_92_reg_n_0_[2] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[30] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__6_n_5 ),
        .Q(\rem_fu_92_reg_n_0_[30] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[31] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__6_n_4 ),
        .Q(\rem_fu_92_reg_n_0_[31] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[3] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry_n_4 ),
        .Q(\rem_fu_92_reg_n_0_[3] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[4] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__0_n_7 ),
        .Q(\rem_fu_92_reg_n_0_[4] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[5] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__0_n_6 ),
        .Q(\rem_fu_92_reg_n_0_[5] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[6] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__0_n_5 ),
        .Q(\rem_fu_92_reg_n_0_[6] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[7] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__0_n_4 ),
        .Q(\rem_fu_92_reg_n_0_[7] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[8] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__1_n_7 ),
        .Q(\rem_fu_92_reg_n_0_[8] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  FDRE \rem_fu_92_reg[9] 
       (.C(ap_clk),
        .CE(\rem_fu_92[31]_i_2_n_0 ),
        .D(\rem_fu_920_inferred__0/i___2_carry__1_n_6 ),
        .Q(\rem_fu_92_reg_n_0_[9] ),
        .R(AxiStream2MatStream_U0_last_blk_width_read));
  LUT6 #(
    .INIT(64'h0000200000000001)) 
    \shl_ln414_reg_894[0]_i_1 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I1(trunc_ln414_reg_865),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I3(icmp_ln414_reg_857),
        .I4(\shl_ln414_reg_894_reg[0]_0 ),
        .I5(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .O(shl_ln414_fu_577_p2[0]));
  LUT6 #(
    .INIT(64'h000F00220011000F)) 
    \shl_ln414_reg_894[1]_i_1 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I1(\shl_ln414_reg_894[1]_i_2_n_0 ),
        .I2(\shl_ln414_reg_894[2]_i_2_n_0 ),
        .I3(trunc_ln414_reg_865),
        .I4(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I5(icmp_ln414_reg_857),
        .O(shl_ln414_fu_577_p2[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFF6F666FFF)) 
    \shl_ln414_reg_894[1]_i_2 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I1(icmp_ln414_reg_857),
        .I2(\shl_ln414_reg_894[7]_i_3_1 [0]),
        .I3(\shl_ln414_reg_894_reg[1]_0 ),
        .I4(\shl_ln414_reg_894[7]_i_3_0 [0]),
        .I5(add_ln674_1_reg_852),
        .O(\shl_ln414_reg_894[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h03050503)) 
    \shl_ln414_reg_894[2]_i_1 
       (.I0(\shl_ln414_reg_894[2]_i_2_n_0 ),
        .I1(\shl_ln414_reg_894[3]_i_2_n_0 ),
        .I2(trunc_ln414_reg_865),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(icmp_ln414_reg_857),
        .O(shl_ln414_fu_577_p2[2]));
  LUT6 #(
    .INIT(64'hFFFFFFBFFFFFFEFE)) 
    \shl_ln414_reg_894[2]_i_2 
       (.I0(\shl_ln414_reg_894_reg[7]_0 ),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(add_ln674_1_reg_852),
        .I5(icmp_ln414_reg_857),
        .O(\shl_ln414_reg_894[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h03050503)) 
    \shl_ln414_reg_894[3]_i_1 
       (.I0(\shl_ln414_reg_894[3]_i_2_n_0 ),
        .I1(\shl_ln414_reg_894[4]_i_2_n_0 ),
        .I2(trunc_ln414_reg_865),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(icmp_ln414_reg_857),
        .O(shl_ln414_fu_577_p2[3]));
  LUT6 #(
    .INIT(64'hFBFBFBFBEFEFECEF)) 
    \shl_ln414_reg_894[3]_i_2 
       (.I0(\shl_ln414_reg_894_reg[0]_0 ),
        .I1(icmp_ln414_reg_857),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I3(D[2]),
        .I4(add_ln674_1_reg_852),
        .I5(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .O(\shl_ln414_reg_894[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h03050503)) 
    \shl_ln414_reg_894[4]_i_1 
       (.I0(\shl_ln414_reg_894[4]_i_2_n_0 ),
        .I1(\shl_ln414_reg_894[5]_i_2_n_0 ),
        .I2(trunc_ln414_reg_865),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(icmp_ln414_reg_857),
        .O(shl_ln414_fu_577_p2[4]));
  LUT5 #(
    .INIT(32'hFBEF3BEC)) 
    \shl_ln414_reg_894[4]_i_2 
       (.I0(\shl_ln414_reg_894_reg[4]_0 ),
        .I1(icmp_ln414_reg_857),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I4(\shl_ln414_reg_894_reg[6]_0 ),
        .O(\shl_ln414_reg_894[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h03050503)) 
    \shl_ln414_reg_894[5]_i_1 
       (.I0(\shl_ln414_reg_894[5]_i_2_n_0 ),
        .I1(\shl_ln414_reg_894[6]_i_2_n_0 ),
        .I2(trunc_ln414_reg_865),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(icmp_ln414_reg_857),
        .O(shl_ln414_fu_577_p2[5]));
  LUT6 #(
    .INIT(64'hFFFDDFFF00FDDF00)) 
    \shl_ln414_reg_894[5]_i_2 
       (.I0(D[2]),
        .I1(add_ln674_1_reg_852),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I3(icmp_ln414_reg_857),
        .I4(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I5(\shl_ln414_reg_894_reg[4]_1 ),
        .O(\shl_ln414_reg_894[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h31130110)) 
    \shl_ln414_reg_894[6]_i_1 
       (.I0(\shl_ln414_reg_894[6]_i_2_n_0 ),
        .I1(trunc_ln414_reg_865),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I3(icmp_ln414_reg_857),
        .I4(\shl_ln414_reg_894[7]_i_3_n_0 ),
        .O(shl_ln414_fu_577_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hFEDF0ED0)) 
    \shl_ln414_reg_894[6]_i_2 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I1(\shl_ln414_reg_894_reg[6]_0 ),
        .I2(icmp_ln414_reg_857),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I4(\shl_ln414_reg_894[7]_i_5_n_0 ),
        .O(\shl_ln414_reg_894[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F88888F8F8F8F8F)) 
    \shl_ln414_reg_894[7]_i_1 
       (.I0(\shl_ln414_reg_894[7]_i_2_n_0 ),
        .I1(\shl_ln414_reg_894[7]_i_3_n_0 ),
        .I2(\shl_ln414_reg_894[7]_i_4_n_0 ),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I4(icmp_ln414_reg_857),
        .I5(\shl_ln414_reg_894[7]_i_5_n_0 ),
        .O(shl_ln414_fu_577_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \shl_ln414_reg_894[7]_i_11 
       (.I0(trunc_ln414_reg_865),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I2(icmp_ln414_reg_857),
        .O(\shl_ln414_reg_894[7]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \shl_ln414_reg_894[7]_i_13 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .O(\trunc_ln1086_reg_833_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \shl_ln414_reg_894[7]_i_14 
       (.I0(add_ln674_1_reg_852),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I2(icmp_ln414_reg_857),
        .O(\add_ln674_1_reg_852_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \shl_ln414_reg_894[7]_i_15 
       (.I0(icmp_ln414_reg_857),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .O(\icmp_ln414_reg_857_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \shl_ln414_reg_894[7]_i_16 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .O(\trunc_ln1086_reg_833_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \shl_ln414_reg_894[7]_i_2 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I1(icmp_ln414_reg_857),
        .I2(trunc_ln414_reg_865),
        .O(\shl_ln414_reg_894[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hD7D7D7D7141714D4)) 
    \shl_ln414_reg_894[7]_i_3 
       (.I0(\shl_ln414_reg_894_reg[4]_1 ),
        .I1(icmp_ln414_reg_857),
        .I2(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I3(\shl_ln414_reg_894[7]_i_7_n_0 ),
        .I4(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I5(\shl_ln414_reg_894_reg[7]_1 ),
        .O(\shl_ln414_reg_894[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h09080901FFFFFFFF)) 
    \shl_ln414_reg_894[7]_i_4 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I1(icmp_ln414_reg_857),
        .I2(\shl_ln414_reg_894_reg[7]_2 ),
        .I3(\shl_ln414_reg_894_reg[6]_0 ),
        .I4(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I5(\shl_ln414_reg_894[7]_i_11_n_0 ),
        .O(\shl_ln414_reg_894[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEACFFFFFEAF)) 
    \shl_ln414_reg_894[7]_i_5 
       (.I0(\shl_ln414_reg_894_reg[7]_0 ),
        .I1(\trunc_ln1086_reg_833_reg[0]_0 ),
        .I2(icmp_ln414_reg_857),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I4(add_ln674_1_reg_852),
        .I5(D[5]),
        .O(\shl_ln414_reg_894[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF8F8F8FFFFFFF8FF)) 
    \shl_ln414_reg_894[7]_i_7 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .I1(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .I2(add_ln674_1_reg_852),
        .I3(\shl_ln414_reg_894[7]_i_3_0 [1]),
        .I4(\shl_ln414_reg_894_reg[1]_0 ),
        .I5(\shl_ln414_reg_894[7]_i_3_1 [1]),
        .O(\shl_ln414_reg_894[7]_i_7_n_0 ));
  FDRE \shl_ln414_reg_894_reg[0] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(shl_ln414_fu_577_p2[0]),
        .Q(shl_ln414_reg_894[0]),
        .R(1'b0));
  FDRE \shl_ln414_reg_894_reg[1] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(shl_ln414_fu_577_p2[1]),
        .Q(shl_ln414_reg_894[1]),
        .R(1'b0));
  FDRE \shl_ln414_reg_894_reg[2] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(shl_ln414_fu_577_p2[2]),
        .Q(shl_ln414_reg_894[2]),
        .R(1'b0));
  FDRE \shl_ln414_reg_894_reg[3] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(shl_ln414_fu_577_p2[3]),
        .Q(shl_ln414_reg_894[3]),
        .R(1'b0));
  FDRE \shl_ln414_reg_894_reg[4] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(shl_ln414_fu_577_p2[4]),
        .Q(shl_ln414_reg_894[4]),
        .R(1'b0));
  FDRE \shl_ln414_reg_894_reg[5] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(shl_ln414_fu_577_p2[5]),
        .Q(shl_ln414_reg_894[5]),
        .R(1'b0));
  FDRE \shl_ln414_reg_894_reg[6] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(shl_ln414_fu_577_p2[6]),
        .Q(shl_ln414_reg_894[6]),
        .R(1'b0));
  FDRE \shl_ln414_reg_894_reg[7] 
       (.C(ap_clk),
        .CE(p_12_in),
        .D(shl_ln414_fu_577_p2[7]),
        .Q(shl_ln414_reg_894[7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h55045500)) 
    start_once_reg_i_1__3
       (.I0(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg),
        .I1(ap_start),
        .I2(ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready),
        .I3(start_once_reg_reg),
        .I4(start_for_absdiff_0_32_32_1_U0_full_n),
        .O(int_ap_start_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \sub4_i_reg_771[3]_i_1 
       (.I0(last_blk_width_read_reg_754),
        .O(\sub4_i_reg_771[3]_i_1_n_0 ));
  FDRE \sub4_i_reg_771_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\sub4_i_reg_771[3]_i_1_n_0 ),
        .Q(sub4_i_reg_771),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_189_p2_carry
       (.CI(1'b0),
        .CO({sub_i_fu_189_p2_carry_n_0,sub_i_fu_189_p2_carry_n_1,sub_i_fu_189_p2_carry_n_2,sub_i_fu_189_p2_carry_n_3}),
        .CYINIT(cols_bound_per_npc_read_reg_747[0]),
        .DI(cols_bound_per_npc_read_reg_747[4:1]),
        .O(sub_i_fu_189_p2[4:1]),
        .S({sub_i_fu_189_p2_carry_i_1_n_0,sub_i_fu_189_p2_carry_i_2_n_0,sub_i_fu_189_p2_carry_i_3_n_0,sub_i_fu_189_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_189_p2_carry__0
       (.CI(sub_i_fu_189_p2_carry_n_0),
        .CO({sub_i_fu_189_p2_carry__0_n_0,sub_i_fu_189_p2_carry__0_n_1,sub_i_fu_189_p2_carry__0_n_2,sub_i_fu_189_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_747[8:5]),
        .O(sub_i_fu_189_p2[8:5]),
        .S({sub_i_fu_189_p2_carry__0_i_1_n_0,sub_i_fu_189_p2_carry__0_i_2_n_0,sub_i_fu_189_p2_carry__0_i_3_n_0,sub_i_fu_189_p2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__0_i_1
       (.I0(cols_bound_per_npc_read_reg_747[8]),
        .O(sub_i_fu_189_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__0_i_2
       (.I0(cols_bound_per_npc_read_reg_747[7]),
        .O(sub_i_fu_189_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__0_i_3
       (.I0(cols_bound_per_npc_read_reg_747[6]),
        .O(sub_i_fu_189_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__0_i_4
       (.I0(cols_bound_per_npc_read_reg_747[5]),
        .O(sub_i_fu_189_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_189_p2_carry__1
       (.CI(sub_i_fu_189_p2_carry__0_n_0),
        .CO({sub_i_fu_189_p2_carry__1_n_0,sub_i_fu_189_p2_carry__1_n_1,sub_i_fu_189_p2_carry__1_n_2,sub_i_fu_189_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_747[12:9]),
        .O(sub_i_fu_189_p2[12:9]),
        .S({sub_i_fu_189_p2_carry__1_i_1_n_0,sub_i_fu_189_p2_carry__1_i_2_n_0,sub_i_fu_189_p2_carry__1_i_3_n_0,sub_i_fu_189_p2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__1_i_1
       (.I0(cols_bound_per_npc_read_reg_747[12]),
        .O(sub_i_fu_189_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__1_i_2
       (.I0(cols_bound_per_npc_read_reg_747[11]),
        .O(sub_i_fu_189_p2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__1_i_3
       (.I0(cols_bound_per_npc_read_reg_747[10]),
        .O(sub_i_fu_189_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__1_i_4
       (.I0(cols_bound_per_npc_read_reg_747[9]),
        .O(sub_i_fu_189_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_189_p2_carry__2
       (.CI(sub_i_fu_189_p2_carry__1_n_0),
        .CO({sub_i_fu_189_p2_carry__2_n_0,sub_i_fu_189_p2_carry__2_n_1,sub_i_fu_189_p2_carry__2_n_2,sub_i_fu_189_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_747[16:13]),
        .O(sub_i_fu_189_p2[16:13]),
        .S({sub_i_fu_189_p2_carry__2_i_1_n_0,sub_i_fu_189_p2_carry__2_i_2_n_0,sub_i_fu_189_p2_carry__2_i_3_n_0,sub_i_fu_189_p2_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__2_i_1
       (.I0(cols_bound_per_npc_read_reg_747[16]),
        .O(sub_i_fu_189_p2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__2_i_2
       (.I0(cols_bound_per_npc_read_reg_747[15]),
        .O(sub_i_fu_189_p2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__2_i_3
       (.I0(cols_bound_per_npc_read_reg_747[14]),
        .O(sub_i_fu_189_p2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__2_i_4
       (.I0(cols_bound_per_npc_read_reg_747[13]),
        .O(sub_i_fu_189_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_189_p2_carry__3
       (.CI(sub_i_fu_189_p2_carry__2_n_0),
        .CO({sub_i_fu_189_p2_carry__3_n_0,sub_i_fu_189_p2_carry__3_n_1,sub_i_fu_189_p2_carry__3_n_2,sub_i_fu_189_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_747[20:17]),
        .O(sub_i_fu_189_p2[20:17]),
        .S({sub_i_fu_189_p2_carry__3_i_1_n_0,sub_i_fu_189_p2_carry__3_i_2_n_0,sub_i_fu_189_p2_carry__3_i_3_n_0,sub_i_fu_189_p2_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__3_i_1
       (.I0(cols_bound_per_npc_read_reg_747[20]),
        .O(sub_i_fu_189_p2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__3_i_2
       (.I0(cols_bound_per_npc_read_reg_747[19]),
        .O(sub_i_fu_189_p2_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__3_i_3
       (.I0(cols_bound_per_npc_read_reg_747[18]),
        .O(sub_i_fu_189_p2_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__3_i_4
       (.I0(cols_bound_per_npc_read_reg_747[17]),
        .O(sub_i_fu_189_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_189_p2_carry__4
       (.CI(sub_i_fu_189_p2_carry__3_n_0),
        .CO({sub_i_fu_189_p2_carry__4_n_0,sub_i_fu_189_p2_carry__4_n_1,sub_i_fu_189_p2_carry__4_n_2,sub_i_fu_189_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_747[24:21]),
        .O(sub_i_fu_189_p2[24:21]),
        .S({sub_i_fu_189_p2_carry__4_i_1_n_0,sub_i_fu_189_p2_carry__4_i_2_n_0,sub_i_fu_189_p2_carry__4_i_3_n_0,sub_i_fu_189_p2_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__4_i_1
       (.I0(cols_bound_per_npc_read_reg_747[24]),
        .O(sub_i_fu_189_p2_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__4_i_2
       (.I0(cols_bound_per_npc_read_reg_747[23]),
        .O(sub_i_fu_189_p2_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__4_i_3
       (.I0(cols_bound_per_npc_read_reg_747[22]),
        .O(sub_i_fu_189_p2_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__4_i_4
       (.I0(cols_bound_per_npc_read_reg_747[21]),
        .O(sub_i_fu_189_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_189_p2_carry__5
       (.CI(sub_i_fu_189_p2_carry__4_n_0),
        .CO({sub_i_fu_189_p2_carry__5_n_0,sub_i_fu_189_p2_carry__5_n_1,sub_i_fu_189_p2_carry__5_n_2,sub_i_fu_189_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_747[28:25]),
        .O(sub_i_fu_189_p2[28:25]),
        .S({sub_i_fu_189_p2_carry__5_i_1_n_0,sub_i_fu_189_p2_carry__5_i_2_n_0,sub_i_fu_189_p2_carry__5_i_3_n_0,sub_i_fu_189_p2_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__5_i_1
       (.I0(cols_bound_per_npc_read_reg_747[28]),
        .O(sub_i_fu_189_p2_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__5_i_2
       (.I0(cols_bound_per_npc_read_reg_747[27]),
        .O(sub_i_fu_189_p2_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__5_i_3
       (.I0(cols_bound_per_npc_read_reg_747[26]),
        .O(sub_i_fu_189_p2_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__5_i_4
       (.I0(cols_bound_per_npc_read_reg_747[25]),
        .O(sub_i_fu_189_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_189_p2_carry__6
       (.CI(sub_i_fu_189_p2_carry__5_n_0),
        .CO({NLW_sub_i_fu_189_p2_carry__6_CO_UNCONNECTED[3:2],sub_i_fu_189_p2_carry__6_n_2,sub_i_fu_189_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cols_bound_per_npc_read_reg_747[30:29]}),
        .O({NLW_sub_i_fu_189_p2_carry__6_O_UNCONNECTED[3],sub_i_fu_189_p2[31:29]}),
        .S({1'b0,sub_i_fu_189_p2_carry__6_i_1_n_0,sub_i_fu_189_p2_carry__6_i_2_n_0,sub_i_fu_189_p2_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__6_i_1
       (.I0(cols_bound_per_npc_read_reg_747[31]),
        .O(sub_i_fu_189_p2_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__6_i_2
       (.I0(cols_bound_per_npc_read_reg_747[30]),
        .O(sub_i_fu_189_p2_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry__6_i_3
       (.I0(cols_bound_per_npc_read_reg_747[29]),
        .O(sub_i_fu_189_p2_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry_i_1
       (.I0(cols_bound_per_npc_read_reg_747[4]),
        .O(sub_i_fu_189_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry_i_2
       (.I0(cols_bound_per_npc_read_reg_747[3]),
        .O(sub_i_fu_189_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry_i_3
       (.I0(cols_bound_per_npc_read_reg_747[2]),
        .O(sub_i_fu_189_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_189_p2_carry_i_4
       (.I0(cols_bound_per_npc_read_reg_747[1]),
        .O(sub_i_fu_189_p2_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_766[0]_i_1 
       (.I0(cols_bound_per_npc_read_reg_747[0]),
        .O(sub_i_fu_189_p2[0]));
  FDRE \sub_i_reg_766_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[0]),
        .Q(sub_i_reg_766[0]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[10]),
        .Q(sub_i_reg_766[10]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[11]),
        .Q(sub_i_reg_766[11]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[12]),
        .Q(sub_i_reg_766[12]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[13]),
        .Q(sub_i_reg_766[13]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[14]),
        .Q(sub_i_reg_766[14]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[15]),
        .Q(sub_i_reg_766[15]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[16]),
        .Q(sub_i_reg_766[16]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[17]),
        .Q(sub_i_reg_766[17]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[18]),
        .Q(sub_i_reg_766[18]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[19]),
        .Q(sub_i_reg_766[19]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[1]),
        .Q(sub_i_reg_766[1]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[20]),
        .Q(sub_i_reg_766[20]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[21]),
        .Q(sub_i_reg_766[21]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[22]),
        .Q(sub_i_reg_766[22]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[23]),
        .Q(sub_i_reg_766[23]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[24]),
        .Q(sub_i_reg_766[24]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[25]),
        .Q(sub_i_reg_766[25]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[26]),
        .Q(sub_i_reg_766[26]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[27]),
        .Q(sub_i_reg_766[27]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[28]),
        .Q(sub_i_reg_766[28]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[29]),
        .Q(sub_i_reg_766[29]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[2]),
        .Q(sub_i_reg_766[2]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[30]),
        .Q(sub_i_reg_766[30]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[31]),
        .Q(sub_i_reg_766[31]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[3]),
        .Q(sub_i_reg_766[3]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[4]),
        .Q(sub_i_reg_766[4]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[5]),
        .Q(sub_i_reg_766[5]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[6]),
        .Q(sub_i_reg_766[6]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[7]),
        .Q(sub_i_reg_766[7]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[8]),
        .Q(sub_i_reg_766[8]),
        .R(1'b0));
  FDRE \sub_i_reg_766_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_189_p2[9]),
        .Q(sub_i_reg_766[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \sub_ln674_2_reg_884[1]_i_1 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I1(icmp_ln674_reg_838),
        .I2(trunc_ln674_reg_845[1]),
        .O(\sub_ln674_2_reg_884[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h8F70)) 
    \sub_ln674_2_reg_884[2]_i_1 
       (.I0(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I1(trunc_ln674_reg_845[1]),
        .I2(icmp_ln674_reg_838),
        .I3(trunc_ln674_reg_845[2]),
        .O(\sub_ln674_2_reg_884[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0040)) 
    \sub_ln674_2_reg_884[3]_i_1 
       (.I0(\icmp_ln1085_reg_828_reg_n_0_[0] ),
        .I1(icmp_ln1073_reg_786_pp0_iter1_reg),
        .I2(icmp_ln1084_reg_807),
        .I3(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .O(lshr_ln674_reg_8890));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h9555AAAA)) 
    \sub_ln674_2_reg_884[3]_i_2 
       (.I0(trunc_ln674_reg_845[3]),
        .I1(trunc_ln674_reg_845[2]),
        .I2(trunc_ln674_reg_845[1]),
        .I3(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .I4(icmp_ln674_reg_838),
        .O(select_ln674_fu_487_p3));
  FDRE \sub_ln674_2_reg_884_reg[0] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .Q(sub_ln674_2_reg_884[0]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_884_reg[1] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(\sub_ln674_2_reg_884[1]_i_1_n_0 ),
        .Q(sub_ln674_2_reg_884[1]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_884_reg[2] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(\sub_ln674_2_reg_884[2]_i_1_n_0 ),
        .Q(sub_ln674_2_reg_884[2]),
        .R(1'b0));
  FDRE \sub_ln674_2_reg_884_reg[3] 
       (.C(ap_clk),
        .CE(lshr_ln674_reg_8890),
        .D(select_ln674_fu_487_p3),
        .Q(sub_ln674_2_reg_884[3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \sub_ln674_7_reg_823[1]_i_1 
       (.I0(\trunc_ln674_reg_845_reg[3]_i_1_n_7 ),
        .I1(\rem_fu_92_reg_n_0_[1] ),
        .I2(icmp_ln674_1_fu_295_p2_carry__2_n_1),
        .I3(\rem_fu_92_reg_n_0_[0] ),
        .O(sub_ln674_7_fu_329_p2[1]));
  LUT6 #(
    .INIT(64'h9996966666696999)) 
    \sub_ln674_7_reg_823[2]_i_1 
       (.I0(\sub_ln674_7_reg_823_reg[3]_i_2_n_7 ),
        .I1(\trunc_ln674_reg_845_reg[3]_i_1_n_6 ),
        .I2(\rem_fu_92_reg_n_0_[0] ),
        .I3(\rem_fu_92_reg_n_0_[1] ),
        .I4(\trunc_ln674_reg_845_reg[3]_i_1_n_7 ),
        .I5(icmp_ln674_1_fu_295_p2_carry__2_n_1),
        .O(sub_ln674_7_fu_329_p2[2]));
  LUT6 #(
    .INIT(64'h9969969966699666)) 
    \sub_ln674_7_reg_823[3]_i_1 
       (.I0(\sub_ln674_7_reg_823_reg[3]_i_2_n_6 ),
        .I1(\trunc_ln674_reg_845_reg[3]_i_1_n_5 ),
        .I2(icmp_ln674_1_fu_295_p2_carry__2_n_1),
        .I3(\sub_ln674_7_reg_823_reg[3]_i_2_n_7 ),
        .I4(\trunc_ln674_reg_845_reg[3]_i_1_n_6 ),
        .I5(\sub_ln674_7_reg_823[3]_i_3_n_0 ),
        .O(sub_ln674_7_fu_329_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h566A)) 
    \sub_ln674_7_reg_823[3]_i_3 
       (.I0(icmp_ln674_1_fu_295_p2_carry__2_n_1),
        .I1(\trunc_ln674_reg_845_reg[3]_i_1_n_7 ),
        .I2(\rem_fu_92_reg_n_0_[1] ),
        .I3(\rem_fu_92_reg_n_0_[0] ),
        .O(\sub_ln674_7_reg_823[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln674_7_reg_823[3]_i_4 
       (.I0(\rem_fu_92_reg_n_0_[3] ),
        .O(\sub_ln674_7_reg_823[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln674_7_reg_823[3]_i_5 
       (.I0(\rem_fu_92_reg_n_0_[5] ),
        .O(\sub_ln674_7_reg_823[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_ln674_7_reg_823[3]_i_6 
       (.I0(\rem_fu_92_reg_n_0_[4] ),
        .O(\sub_ln674_7_reg_823[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hD2)) 
    \sub_ln674_7_reg_823[3]_i_7 
       (.I0(bLast_reg_790),
        .I1(add_ln1093_reg_776),
        .I2(\rem_fu_92_reg_n_0_[3] ),
        .O(\sub_ln674_7_reg_823[3]_i_7_n_0 ));
  FDRE \sub_ln674_7_reg_823_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_823[1]),
        .Q(sub_ln674_7_reg_823_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_823_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_823[2]),
        .Q(sub_ln674_7_reg_823_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_823_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sub_ln674_7_reg_823[3]),
        .Q(sub_ln674_7_reg_823_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_823_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8110),
        .D(sub_ln674_7_fu_329_p2[1]),
        .Q(sub_ln674_7_reg_823[1]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_823_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8110),
        .D(sub_ln674_7_fu_329_p2[2]),
        .Q(sub_ln674_7_reg_823[2]),
        .R(1'b0));
  FDRE \sub_ln674_7_reg_823_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8110),
        .D(sub_ln674_7_fu_329_p2[3]),
        .Q(sub_ln674_7_reg_823[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_ln674_7_reg_823_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\sub_ln674_7_reg_823_reg[3]_i_2_n_0 ,\sub_ln674_7_reg_823_reg[3]_i_2_n_1 ,\sub_ln674_7_reg_823_reg[3]_i_2_n_2 ,\sub_ln674_7_reg_823_reg[3]_i_2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,\sub_ln674_7_reg_823[3]_i_4_n_0 ,1'b1}),
        .O({\sub_ln674_7_reg_823_reg[3]_i_2_n_4 ,\sub_ln674_7_reg_823_reg[3]_i_2_n_5 ,\sub_ln674_7_reg_823_reg[3]_i_2_n_6 ,\sub_ln674_7_reg_823_reg[3]_i_2_n_7 }),
        .S({\sub_ln674_7_reg_823[3]_i_5_n_0 ,\sub_ln674_7_reg_823[3]_i_6_n_0 ,\sub_ln674_7_reg_823[3]_i_7_n_0 ,\rem_fu_92_reg_n_0_[2] }));
  LUT4 #(
    .INIT(16'hF704)) 
    \sub_ln674_8_reg_916[3]_i_1 
       (.I0(last_blk_width_read_reg_754),
        .I1(bLast_reg_790_pp0_iter2_reg),
        .I2(\icmp_ln1073_reg_786[0]_i_2_n_0 ),
        .I3(sub_ln674_8_reg_916),
        .O(\sub_ln674_8_reg_916[3]_i_1_n_0 ));
  FDRE \sub_ln674_8_reg_916_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sub_ln674_8_reg_916[3]_i_1_n_0 ),
        .Q(sub_ln674_8_reg_916),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_833_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .Q(trunc_ln1086_reg_833_pp0_iter2_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_833_pp0_iter2_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .Q(trunc_ln1086_reg_833_pp0_iter2_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_833_pp0_iter2_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .Q(trunc_ln1086_reg_833_pp0_iter2_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_833_pp0_iter2_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln414_reg_865),
        .Q(trunc_ln1086_reg_833_pp0_iter2_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_833_reg[0] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(\rem_fu_92_reg_n_0_[0] ),
        .Q(\trunc_ln1086_reg_833_reg[2]_0 [0]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_833_reg[1] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(\rem_fu_92_reg_n_0_[1] ),
        .Q(\trunc_ln1086_reg_833_reg[2]_0 [1]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_833_reg[2] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(\rem_fu_92_reg_n_0_[2] ),
        .Q(\trunc_ln1086_reg_833_reg[2]_0 [2]),
        .R(1'b0));
  FDRE \trunc_ln1086_reg_833_reg[3] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(\rem_fu_92_reg_n_0_[3] ),
        .Q(trunc_ln414_reg_865),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln414_1_reg_873[3]_i_1 
       (.I0(bLast_reg_790),
        .I1(last_blk_width_read_reg_754),
        .O(\trunc_ln414_1_reg_873[3]_i_1_n_0 ));
  FDRE \trunc_ln414_1_reg_873_reg[3] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(\trunc_ln414_1_reg_873[3]_i_1_n_0 ),
        .Q(trunc_ln414_1_reg_873),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_817_reg[0] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8110),
        .D(\rem_fu_92_reg_n_0_[0] ),
        .Q(trunc_ln674_1_reg_817[0]),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_817_reg[1] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8110),
        .D(\trunc_ln674_reg_845_reg[3]_i_1_n_7 ),
        .Q(trunc_ln674_1_reg_817[1]),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_817_reg[2] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8110),
        .D(\trunc_ln674_reg_845_reg[3]_i_1_n_6 ),
        .Q(trunc_ln674_1_reg_817[2]),
        .R(1'b0));
  FDRE \trunc_ln674_1_reg_817_reg[3] 
       (.C(ap_clk),
        .CE(icmp_ln674_1_reg_8110),
        .D(\trunc_ln674_reg_845_reg[3]_i_1_n_5 ),
        .Q(trunc_ln674_1_reg_817[3]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_845[3]_i_2 
       (.I0(\rem_fu_92_reg_n_0_[0] ),
        .O(\trunc_ln674_reg_845[3]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_845[3]_i_3 
       (.I0(\rem_fu_92_reg_n_0_[3] ),
        .O(\trunc_ln674_reg_845[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_845[3]_i_4 
       (.I0(\rem_fu_92_reg_n_0_[4] ),
        .O(\trunc_ln674_reg_845[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_845[3]_i_5 
       (.I0(\rem_fu_92_reg_n_0_[2] ),
        .O(\trunc_ln674_reg_845[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \trunc_ln674_reg_845[3]_i_6 
       (.I0(\rem_fu_92_reg_n_0_[1] ),
        .O(\trunc_ln674_reg_845[3]_i_6_n_0 ));
  FDRE \trunc_ln674_reg_845_reg[1] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(\trunc_ln674_reg_845_reg[3]_i_1_n_7 ),
        .Q(trunc_ln674_reg_845[1]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_845_reg[2] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(\trunc_ln674_reg_845_reg[3]_i_1_n_6 ),
        .Q(trunc_ln674_reg_845[2]),
        .R(1'b0));
  FDRE \trunc_ln674_reg_845_reg[3] 
       (.C(ap_clk),
        .CE(add_ln674_1_reg_8520),
        .D(\trunc_ln674_reg_845_reg[3]_i_1_n_5 ),
        .Q(trunc_ln674_reg_845[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln674_reg_845_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln674_reg_845_reg[3]_i_1_n_0 ,\trunc_ln674_reg_845_reg[3]_i_1_n_1 ,\trunc_ln674_reg_845_reg[3]_i_1_n_2 ,\trunc_ln674_reg_845_reg[3]_i_1_n_3 }),
        .CYINIT(\trunc_ln674_reg_845[3]_i_2_n_0 ),
        .DI({1'b0,\trunc_ln674_reg_845[3]_i_3_n_0 ,1'b0,1'b0}),
        .O({\trunc_ln674_reg_845_reg[3]_i_1_n_4 ,\trunc_ln674_reg_845_reg[3]_i_1_n_5 ,\trunc_ln674_reg_845_reg[3]_i_1_n_6 ,\trunc_ln674_reg_845_reg[3]_i_1_n_7 }),
        .S({\trunc_ln674_reg_845[3]_i_4_n_0 ,\rem_fu_92_reg_n_0_[3] ,\trunc_ln674_reg_845[3]_i_5_n_0 ,\trunc_ln674_reg_845[3]_i_6_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Block_split1_proc22
   (start_once_reg,
    D,
    ap_done_reg_reg_0,
    \ap_return_0_preg_reg[31]_0 ,
    Block_split1_proc22_U0_ap_idle,
    Block_split1_proc22_U0_ap_done,
    ap_sync_ready,
    internal_full_n_reg,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg,
    ap_rst_n_0,
    ap_rst_n_1,
    ap_clk,
    ap_rst_n_inv,
    width,
    height,
    start_once_reg_reg_0,
    ap_start,
    start_once_reg_reg_1,
    start_for_xfMat2Array_8_0_32_32_1_1_U0_full_n,
    Block_split1_proc22_U0_ap_continue,
    ap_rst_n,
    ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready,
    Array2xfMat_8_0_32_32_1_U0_ap_ready,
    ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready,
    Array2xfMat_8_0_32_32_1_5_U0_ap_ready,
    imgInput1_rows_c_full_n,
    imgInput1_cols_c_full_n,
    imgOutput_cols_c_full_n,
    imgOutput_rows_c_full_n,
    img_out_c_full_n,
    imgInput2_cols_channel_full_n,
    ap_sync_reg_channel_write_imgInput2_cols_channel,
    imgInput2_rows_channel_full_n,
    ap_sync_reg_channel_write_imgInput2_rows_channel_reg);
  output start_once_reg;
  output [31:0]D;
  output ap_done_reg_reg_0;
  output [31:0]\ap_return_0_preg_reg[31]_0 ;
  output Block_split1_proc22_U0_ap_idle;
  output Block_split1_proc22_U0_ap_done;
  output ap_sync_ready;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output internal_full_n_reg_1;
  output internal_full_n_reg_2;
  output internal_full_n_reg_3;
  output ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg;
  output ap_rst_n_0;
  output ap_rst_n_1;
  input ap_clk;
  input ap_rst_n_inv;
  input [31:0]width;
  input [31:0]height;
  input start_once_reg_reg_0;
  input ap_start;
  input start_once_reg_reg_1;
  input start_for_xfMat2Array_8_0_32_32_1_1_U0_full_n;
  input Block_split1_proc22_U0_ap_continue;
  input ap_rst_n;
  input ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready;
  input Array2xfMat_8_0_32_32_1_U0_ap_ready;
  input ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready;
  input Array2xfMat_8_0_32_32_1_5_U0_ap_ready;
  input imgInput1_rows_c_full_n;
  input imgInput1_cols_c_full_n;
  input imgOutput_cols_c_full_n;
  input imgOutput_rows_c_full_n;
  input img_out_c_full_n;
  input imgInput2_cols_channel_full_n;
  input ap_sync_reg_channel_write_imgInput2_cols_channel;
  input imgInput2_rows_channel_full_n;
  input ap_sync_reg_channel_write_imgInput2_rows_channel_reg;

  wire Array2xfMat_8_0_32_32_1_5_U0_ap_ready;
  wire Array2xfMat_8_0_32_32_1_U0_ap_ready;
  wire Block_split1_proc22_U0_ap_continue;
  wire Block_split1_proc22_U0_ap_done;
  wire Block_split1_proc22_U0_ap_idle;
  wire Block_split1_proc22_U0_ap_ready;
  wire [31:0]D;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_0;
  wire ap_done_reg_reg_0;
  wire [31:0]ap_return_0_preg;
  wire [31:0]\ap_return_0_preg_reg[31]_0 ;
  wire [31:0]ap_return_1_preg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready;
  wire ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg;
  wire ap_sync_reg_channel_write_imgInput2_cols_channel;
  wire ap_sync_reg_channel_write_imgInput2_rows_channel_reg;
  wire [31:0]height;
  wire imgInput1_cols_c_full_n;
  wire imgInput1_rows_c_full_n;
  wire imgInput2_cols_channel_full_n;
  wire imgInput2_rows_channel_full_n;
  wire imgOutput_cols_c_full_n;
  wire imgOutput_rows_c_full_n;
  wire img_out_c_full_n;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire start_for_xfMat2Array_8_0_32_32_1_1_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1_n_0;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire [31:0]width;

  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(ap_return_1_preg[0]),
        .I1(ap_done_reg_reg_0),
        .I2(width[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(ap_return_0_preg[0]),
        .I1(ap_done_reg_reg_0),
        .I2(height[0]),
        .O(\ap_return_0_preg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(ap_return_1_preg[10]),
        .I1(ap_done_reg_reg_0),
        .I2(width[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(ap_return_0_preg[10]),
        .I1(ap_done_reg_reg_0),
        .I2(height[10]),
        .O(\ap_return_0_preg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(ap_return_1_preg[11]),
        .I1(ap_done_reg_reg_0),
        .I2(width[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(ap_return_0_preg[11]),
        .I1(ap_done_reg_reg_0),
        .I2(height[11]),
        .O(\ap_return_0_preg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(ap_return_1_preg[12]),
        .I1(ap_done_reg_reg_0),
        .I2(width[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(ap_return_0_preg[12]),
        .I1(ap_done_reg_reg_0),
        .I2(height[12]),
        .O(\ap_return_0_preg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(ap_return_1_preg[13]),
        .I1(ap_done_reg_reg_0),
        .I2(width[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(ap_return_0_preg[13]),
        .I1(ap_done_reg_reg_0),
        .I2(height[13]),
        .O(\ap_return_0_preg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(ap_return_1_preg[14]),
        .I1(ap_done_reg_reg_0),
        .I2(width[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(ap_return_0_preg[14]),
        .I1(ap_done_reg_reg_0),
        .I2(height[14]),
        .O(\ap_return_0_preg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(ap_return_1_preg[15]),
        .I1(ap_done_reg_reg_0),
        .I2(width[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(ap_return_0_preg[15]),
        .I1(ap_done_reg_reg_0),
        .I2(height[15]),
        .O(\ap_return_0_preg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(ap_return_1_preg[16]),
        .I1(ap_done_reg_reg_0),
        .I2(width[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][16]_i_1__0 
       (.I0(ap_return_0_preg[16]),
        .I1(ap_done_reg_reg_0),
        .I2(height[16]),
        .O(\ap_return_0_preg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][17]_i_1 
       (.I0(ap_return_1_preg[17]),
        .I1(ap_done_reg_reg_0),
        .I2(width[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][17]_i_1__0 
       (.I0(ap_return_0_preg[17]),
        .I1(ap_done_reg_reg_0),
        .I2(height[17]),
        .O(\ap_return_0_preg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][18]_i_1 
       (.I0(ap_return_1_preg[18]),
        .I1(ap_done_reg_reg_0),
        .I2(width[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][18]_i_1__0 
       (.I0(ap_return_0_preg[18]),
        .I1(ap_done_reg_reg_0),
        .I2(height[18]),
        .O(\ap_return_0_preg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][19]_i_1 
       (.I0(ap_return_1_preg[19]),
        .I1(ap_done_reg_reg_0),
        .I2(width[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][19]_i_1__0 
       (.I0(ap_return_0_preg[19]),
        .I1(ap_done_reg_reg_0),
        .I2(height[19]),
        .O(\ap_return_0_preg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(ap_return_1_preg[1]),
        .I1(ap_done_reg_reg_0),
        .I2(width[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(ap_return_0_preg[1]),
        .I1(ap_done_reg_reg_0),
        .I2(height[1]),
        .O(\ap_return_0_preg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][20]_i_1 
       (.I0(ap_return_1_preg[20]),
        .I1(ap_done_reg_reg_0),
        .I2(width[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][20]_i_1__0 
       (.I0(ap_return_0_preg[20]),
        .I1(ap_done_reg_reg_0),
        .I2(height[20]),
        .O(\ap_return_0_preg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][21]_i_1 
       (.I0(ap_return_1_preg[21]),
        .I1(ap_done_reg_reg_0),
        .I2(width[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][21]_i_1__0 
       (.I0(ap_return_0_preg[21]),
        .I1(ap_done_reg_reg_0),
        .I2(height[21]),
        .O(\ap_return_0_preg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][22]_i_1 
       (.I0(ap_return_1_preg[22]),
        .I1(ap_done_reg_reg_0),
        .I2(width[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][22]_i_1__0 
       (.I0(ap_return_0_preg[22]),
        .I1(ap_done_reg_reg_0),
        .I2(height[22]),
        .O(\ap_return_0_preg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(ap_return_1_preg[23]),
        .I1(ap_done_reg_reg_0),
        .I2(width[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(ap_return_0_preg[23]),
        .I1(ap_done_reg_reg_0),
        .I2(height[23]),
        .O(\ap_return_0_preg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][24]_i_1 
       (.I0(ap_return_1_preg[24]),
        .I1(ap_done_reg_reg_0),
        .I2(width[24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][24]_i_1__0 
       (.I0(ap_return_0_preg[24]),
        .I1(ap_done_reg_reg_0),
        .I2(height[24]),
        .O(\ap_return_0_preg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][25]_i_1 
       (.I0(ap_return_1_preg[25]),
        .I1(ap_done_reg_reg_0),
        .I2(width[25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][25]_i_1__0 
       (.I0(ap_return_0_preg[25]),
        .I1(ap_done_reg_reg_0),
        .I2(height[25]),
        .O(\ap_return_0_preg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][26]_i_1 
       (.I0(ap_return_1_preg[26]),
        .I1(ap_done_reg_reg_0),
        .I2(width[26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][26]_i_1__0 
       (.I0(ap_return_0_preg[26]),
        .I1(ap_done_reg_reg_0),
        .I2(height[26]),
        .O(\ap_return_0_preg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][27]_i_1 
       (.I0(ap_return_1_preg[27]),
        .I1(ap_done_reg_reg_0),
        .I2(width[27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][27]_i_1__0 
       (.I0(ap_return_0_preg[27]),
        .I1(ap_done_reg_reg_0),
        .I2(height[27]),
        .O(\ap_return_0_preg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][28]_i_1 
       (.I0(ap_return_1_preg[28]),
        .I1(ap_done_reg_reg_0),
        .I2(width[28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][28]_i_1__0 
       (.I0(ap_return_0_preg[28]),
        .I1(ap_done_reg_reg_0),
        .I2(height[28]),
        .O(\ap_return_0_preg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][29]_i_1 
       (.I0(ap_return_1_preg[29]),
        .I1(ap_done_reg_reg_0),
        .I2(width[29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][29]_i_1__0 
       (.I0(ap_return_0_preg[29]),
        .I1(ap_done_reg_reg_0),
        .I2(height[29]),
        .O(\ap_return_0_preg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(ap_return_1_preg[2]),
        .I1(ap_done_reg_reg_0),
        .I2(width[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(ap_return_0_preg[2]),
        .I1(ap_done_reg_reg_0),
        .I2(height[2]),
        .O(\ap_return_0_preg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][30]_i_1 
       (.I0(ap_return_1_preg[30]),
        .I1(ap_done_reg_reg_0),
        .I2(width[30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][30]_i_1__0 
       (.I0(ap_return_0_preg[30]),
        .I1(ap_done_reg_reg_0),
        .I2(height[30]),
        .O(\ap_return_0_preg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][31]_i_2 
       (.I0(ap_return_1_preg[31]),
        .I1(ap_done_reg_reg_0),
        .I2(width[31]),
        .O(D[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][31]_i_2__0 
       (.I0(ap_return_0_preg[31]),
        .I1(ap_done_reg_reg_0),
        .I2(height[31]),
        .O(\ap_return_0_preg_reg[31]_0 [31]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000E00)) 
    \SRL_SIG[0][31]_i_3 
       (.I0(start_once_reg),
        .I1(start_for_xfMat2Array_8_0_32_32_1_1_U0_full_n),
        .I2(start_once_reg_reg_1),
        .I3(ap_start),
        .I4(start_once_reg_reg_0),
        .I5(ap_done_reg),
        .O(Block_split1_proc22_U0_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(ap_return_1_preg[3]),
        .I1(ap_done_reg_reg_0),
        .I2(width[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(ap_return_0_preg[3]),
        .I1(ap_done_reg_reg_0),
        .I2(height[3]),
        .O(\ap_return_0_preg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(ap_return_1_preg[4]),
        .I1(ap_done_reg_reg_0),
        .I2(width[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(ap_return_0_preg[4]),
        .I1(ap_done_reg_reg_0),
        .I2(height[4]),
        .O(\ap_return_0_preg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(ap_return_1_preg[5]),
        .I1(ap_done_reg_reg_0),
        .I2(width[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(ap_return_0_preg[5]),
        .I1(ap_done_reg_reg_0),
        .I2(height[5]),
        .O(\ap_return_0_preg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(ap_return_1_preg[6]),
        .I1(ap_done_reg_reg_0),
        .I2(width[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(ap_return_0_preg[6]),
        .I1(ap_done_reg_reg_0),
        .I2(height[6]),
        .O(\ap_return_0_preg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(ap_return_1_preg[7]),
        .I1(ap_done_reg_reg_0),
        .I2(width[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(ap_return_0_preg[7]),
        .I1(ap_done_reg_reg_0),
        .I2(height[7]),
        .O(\ap_return_0_preg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(ap_return_1_preg[8]),
        .I1(ap_done_reg_reg_0),
        .I2(width[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(ap_return_0_preg[8]),
        .I1(ap_done_reg_reg_0),
        .I2(height[8]),
        .O(\ap_return_0_preg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(ap_return_1_preg[9]),
        .I1(ap_done_reg_reg_0),
        .I2(width[9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(ap_return_0_preg[9]),
        .I1(ap_done_reg_reg_0),
        .I2(height[9]),
        .O(\ap_return_0_preg_reg[31]_0 [9]));
  LUT5 #(
    .INIT(32'h0A000B00)) 
    ap_done_reg_i_1
       (.I0(ap_done_reg),
        .I1(start_once_reg_reg_0),
        .I2(Block_split1_proc22_U0_ap_continue),
        .I3(ap_rst_n),
        .I4(Block_split1_proc22_U0_ap_idle),
        .O(ap_done_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_return_0_preg[31]_i_1 
       (.I0(ap_done_reg_reg_0),
        .O(Block_split1_proc22_U0_ap_ready));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[10]),
        .Q(ap_return_0_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[11]),
        .Q(ap_return_0_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[12]),
        .Q(ap_return_0_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[13]),
        .Q(ap_return_0_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[14]),
        .Q(ap_return_0_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[15]),
        .Q(ap_return_0_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[16] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[16]),
        .Q(ap_return_0_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[17] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[17]),
        .Q(ap_return_0_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[18] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[18]),
        .Q(ap_return_0_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[19] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[19]),
        .Q(ap_return_0_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[20] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[20]),
        .Q(ap_return_0_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[21] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[21]),
        .Q(ap_return_0_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[22] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[22]),
        .Q(ap_return_0_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[23] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[23]),
        .Q(ap_return_0_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[24] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[24]),
        .Q(ap_return_0_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[25] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[25]),
        .Q(ap_return_0_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[26] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[26]),
        .Q(ap_return_0_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[27] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[27]),
        .Q(ap_return_0_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[28] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[28]),
        .Q(ap_return_0_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[29] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[29]),
        .Q(ap_return_0_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[30] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[30]),
        .Q(ap_return_0_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[31] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[31]),
        .Q(ap_return_0_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[6]),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[7]),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[8]),
        .Q(ap_return_0_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(height[9]),
        .Q(ap_return_0_preg[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[10] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[10]),
        .Q(ap_return_1_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[11] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[11]),
        .Q(ap_return_1_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[12] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[12]),
        .Q(ap_return_1_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[13] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[13]),
        .Q(ap_return_1_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[14] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[14]),
        .Q(ap_return_1_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[15] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[15]),
        .Q(ap_return_1_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[16] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[16]),
        .Q(ap_return_1_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[17] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[17]),
        .Q(ap_return_1_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[18] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[18]),
        .Q(ap_return_1_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[19] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[19]),
        .Q(ap_return_1_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[20] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[20]),
        .Q(ap_return_1_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[21] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[21]),
        .Q(ap_return_1_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[22] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[22]),
        .Q(ap_return_1_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[23] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[23]),
        .Q(ap_return_1_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[24] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[24]),
        .Q(ap_return_1_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[25] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[25]),
        .Q(ap_return_1_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[26] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[26]),
        .Q(ap_return_1_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[27] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[27]),
        .Q(ap_return_1_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[28] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[28]),
        .Q(ap_return_1_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[29] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[29]),
        .Q(ap_return_1_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[30] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[30]),
        .Q(ap_return_1_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[31] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[31]),
        .Q(ap_return_1_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[8] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[8]),
        .Q(ap_return_1_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[9] 
       (.C(ap_clk),
        .CE(Block_split1_proc22_U0_ap_ready),
        .D(width[9]),
        .Q(ap_return_1_preg[9]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00D0D0D0)) 
    ap_sync_reg_Block_split1_proc22_U0_ap_ready_i_1
       (.I0(ap_done_reg_reg_0),
        .I1(start_once_reg_reg_1),
        .I2(ap_rst_n),
        .I3(ap_sync_ready),
        .I4(ap_start),
        .O(ap_sync_reg_Block_split1_proc22_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'h220022002200AA80)) 
    ap_sync_reg_channel_write_imgInput2_cols_channel_i_1
       (.I0(ap_rst_n),
        .I1(Block_split1_proc22_U0_ap_done),
        .I2(imgInput2_cols_channel_full_n),
        .I3(ap_sync_reg_channel_write_imgInput2_cols_channel),
        .I4(imgInput2_rows_channel_full_n),
        .I5(ap_sync_reg_channel_write_imgInput2_rows_channel_reg),
        .O(ap_rst_n_1));
  LUT6 #(
    .INIT(64'h222A222A00080000)) 
    ap_sync_reg_channel_write_imgInput2_rows_channel_i_1
       (.I0(ap_rst_n),
        .I1(Block_split1_proc22_U0_ap_done),
        .I2(imgInput2_cols_channel_full_n),
        .I3(ap_sync_reg_channel_write_imgInput2_cols_channel),
        .I4(imgInput2_rows_channel_full_n),
        .I5(ap_sync_reg_channel_write_imgInput2_rows_channel_reg),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hF1FF)) 
    int_ap_idle_i_3
       (.I0(start_once_reg),
        .I1(start_for_xfMat2Array_8_0_32_32_1_1_U0_full_n),
        .I2(start_once_reg_reg_1),
        .I3(ap_start),
        .O(Block_split1_proc22_U0_ap_idle));
  LUT6 #(
    .INIT(64'hDDD0DDD0DDD00000)) 
    int_ap_ready_i_1
       (.I0(ap_done_reg_reg_0),
        .I1(start_once_reg_reg_1),
        .I2(ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .I3(Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .I4(ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready),
        .I5(Array2xfMat_8_0_32_32_1_5_U0_ap_ready),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'hFFEFFFEFFFEFFFFF)) 
    int_ap_ready_i_2
       (.I0(ap_done_reg),
        .I1(start_once_reg_reg_0),
        .I2(ap_start),
        .I3(start_once_reg_reg_1),
        .I4(start_for_xfMat2Array_8_0_32_32_1_1_U0_full_n),
        .I5(start_once_reg),
        .O(ap_done_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2__12
       (.I0(ap_done_reg_reg_0),
        .I1(imgInput1_rows_c_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2__13
       (.I0(ap_done_reg_reg_0),
        .I1(imgInput1_cols_c_full_n),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__2 
       (.I0(ap_done_reg_reg_0),
        .I1(imgOutput_cols_c_full_n),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__3 
       (.I0(ap_done_reg_reg_0),
        .I1(imgOutput_rows_c_full_n),
        .O(internal_full_n_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__4 
       (.I0(ap_done_reg_reg_0),
        .I1(img_out_c_full_n),
        .O(internal_full_n_reg_3));
  LUT6 #(
    .INIT(64'hAEAAAEAAAEAAA0AA)) 
    start_once_reg_i_1
       (.I0(start_once_reg),
        .I1(start_for_xfMat2Array_8_0_32_32_1_1_U0_full_n),
        .I2(start_once_reg_reg_1),
        .I3(ap_start),
        .I4(ap_done_reg),
        .I5(start_once_reg_reg_0),
        .O(start_once_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1_n_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Mat2Axi
   (full_n_reg,
    push,
    DI,
    E,
    p_10_in,
    \data_p2_reg[74] ,
    data_vld_reg,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg,
    D,
    ap_enable_reg_pp0_iter1_reg,
    \filled_V_reg_133_reg[2] ,
    \filled_V_reg_133_reg[3] ,
    \filled_V_reg_133_reg[3]_0 ,
    \filled_V_1_reg_436_reg[1] ,
    \filled_V_1_reg_436_reg[3] ,
    \filled_V_1_reg_436_reg[2] ,
    \SRL_SIG_reg[0][10] ,
    xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
    WEA,
    \ap_CS_fsm_reg[1] ,
    internal_empty_n_reg,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    \filled_V_reg_133_reg[1] ,
    \filled_V_1_reg_436_reg[2]_0 ,
    ap_rst_n_0,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0,
    \tmp_reg_164_reg[7] ,
    ap_clk,
    Q,
    \SRL_SIG_reg[0][31] ,
    ap_rst_n_inv,
    pop,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg,
    gmem2_AWREADY,
    gmem2_WREADY,
    empty_n_reg,
    gmem2_BVALID,
    \data_p1_reg[74] ,
    load_p1_from_p2,
    ap_rst_n,
    img_out_c_empty_n,
    xfMat2Array_8_0_32_32_1_1_U0_ap_start,
    imgOutput_rows_c_empty_n,
    imgOutput_cols_c_empty_n,
    grp_Mat2Axi_fu_60_ap_start_reg_reg,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done,
    grp_Mat2Axi_fu_60_ap_start_reg,
    imgOutput_data_empty_n,
    \r_reg_431_reg[6] ,
    \r_reg_431_reg[6]_0 ,
    \r_reg_431_reg[1] ,
    \r_reg_431_reg[0] ,
    \r_reg_431_reg[0]_0 ,
    \r_reg_431_reg[0]_1 ,
    \tmp_reg_422_reg[7] ,
    xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \gmem2_addr_reg_149_reg[63] ,
    \r_reg_431_reg[7] );
  output [0:0]full_n_reg;
  output push;
  output [0:0]DI;
  output [0:0]E;
  output p_10_in;
  output [10:0]\data_p2_reg[74] ;
  output data_vld_reg;
  output ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg;
  output [1:0]D;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output [1:0]\filled_V_reg_133_reg[2] ;
  output \filled_V_reg_133_reg[3] ;
  output \filled_V_reg_133_reg[3]_0 ;
  output \filled_V_1_reg_436_reg[1] ;
  output \filled_V_1_reg_436_reg[3] ;
  output \filled_V_1_reg_436_reg[2] ;
  output [74:0]\SRL_SIG_reg[0][10] ;
  output xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  output [0:0]WEA;
  output \ap_CS_fsm_reg[1] ;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output internal_empty_n_reg_0;
  output \filled_V_reg_133_reg[1] ;
  output \filled_V_1_reg_436_reg[2]_0 ;
  output ap_rst_n_0;
  output ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0;
  output [7:0]\tmp_reg_164_reg[7] ;
  input ap_clk;
  input [31:0]Q;
  input [31:0]\SRL_SIG_reg[0][31] ;
  input ap_rst_n_inv;
  input pop;
  input [1:0]ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg;
  input gmem2_AWREADY;
  input gmem2_WREADY;
  input empty_n_reg;
  input gmem2_BVALID;
  input [10:0]\data_p1_reg[74] ;
  input load_p1_from_p2;
  input ap_rst_n;
  input img_out_c_empty_n;
  input xfMat2Array_8_0_32_32_1_1_U0_ap_start;
  input imgOutput_rows_c_empty_n;
  input imgOutput_cols_c_empty_n;
  input grp_Mat2Axi_fu_60_ap_start_reg_reg;
  input ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  input grp_Mat2Axi_fu_60_ap_start_reg;
  input imgOutput_data_empty_n;
  input \r_reg_431_reg[6] ;
  input \r_reg_431_reg[6]_0 ;
  input \r_reg_431_reg[1] ;
  input \r_reg_431_reg[0] ;
  input \r_reg_431_reg[0]_0 ;
  input \r_reg_431_reg[0]_1 ;
  input [7:0]\tmp_reg_422_reg[7] ;
  input xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input [63:0]\gmem2_addr_reg_149_reg[63] ;
  input [4:0]\r_reg_431_reg[7] ;

  wire [10:0]A;
  wire AxiStream2Axi_U0_ap_start;
  wire AxiStream2Axi_U0_n_1;
  wire AxiStream2Axi_U0_n_14;
  wire AxiStream2Axi_U0_n_15;
  wire AxiStream2Axi_U0_n_2;
  wire AxiStream2Axi_U0_n_20;
  wire AxiStream2Axi_U0_n_22;
  wire AxiStream2Axi_U0_n_9;
  wire [1:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire Mat2AxiStream_U0_ap_start;
  wire Mat2AxiStream_U0_n_10;
  wire Mat2AxiStream_U0_n_11;
  wire Mat2AxiStream_U0_n_12;
  wire Mat2AxiStream_U0_n_13;
  wire Mat2AxiStream_U0_n_14;
  wire Mat2AxiStream_U0_n_15;
  wire Mat2AxiStream_U0_n_16;
  wire Mat2AxiStream_U0_n_17;
  wire Mat2Axi_Block_split13_proc_U0_ap_start;
  wire [31:0]Q;
  wire [74:0]\SRL_SIG_reg[0][10] ;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [0:0]WEA;
  wire addrbound_U0_ap_continue;
  wire addrbound_U0_ap_ready;
  wire addrbound_U0_ap_start;
  wire addrbound_U0_n_1;
  wire addrbound_U0_n_2;
  wire addrbound_U0_n_3;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_CS_fsm_state10;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire ap_done_reg_2;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire [10:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  wire [1:0]ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0;
  wire axibound_V_U_n_24;
  wire axibound_V_U_n_25;
  wire cols_c11_U_n_10;
  wire cols_c11_U_n_11;
  wire cols_c11_U_n_12;
  wire cols_c11_U_n_13;
  wire cols_c11_U_n_14;
  wire cols_c11_U_n_15;
  wire cols_c11_U_n_16;
  wire cols_c11_U_n_17;
  wire cols_c11_U_n_18;
  wire cols_c11_U_n_19;
  wire cols_c11_U_n_2;
  wire cols_c11_U_n_20;
  wire cols_c11_U_n_21;
  wire cols_c11_U_n_22;
  wire cols_c11_U_n_23;
  wire cols_c11_U_n_24;
  wire cols_c11_U_n_3;
  wire cols_c11_U_n_4;
  wire cols_c11_U_n_5;
  wire cols_c11_U_n_6;
  wire cols_c11_U_n_7;
  wire cols_c11_U_n_8;
  wire cols_c11_U_n_9;
  wire cols_c11_empty_n;
  wire cols_c11_full_n;
  wire cols_c_U_n_10;
  wire cols_c_U_n_11;
  wire cols_c_U_n_12;
  wire cols_c_U_n_2;
  wire cols_c_U_n_3;
  wire cols_c_U_n_4;
  wire cols_c_U_n_5;
  wire cols_c_U_n_6;
  wire cols_c_U_n_7;
  wire cols_c_U_n_8;
  wire cols_c_U_n_9;
  wire cols_c_empty_n;
  wire cols_c_full_n;
  wire \cols_c_i_U/shiftReg_ce ;
  wire [10:0]data;
  wire [10:0]\data_p1_reg[74] ;
  wire [10:0]\data_p2_reg[74] ;
  wire data_vld_reg;
  wire [63:0]dout_c_dout;
  wire dout_c_empty_n;
  wire dout_c_full_n;
  wire empty_n_reg;
  wire \filled_V_1_reg_436_reg[1] ;
  wire \filled_V_1_reg_436_reg[2] ;
  wire \filled_V_1_reg_436_reg[2]_0 ;
  wire \filled_V_1_reg_436_reg[3] ;
  wire \filled_V_reg_133_reg[1] ;
  wire [1:0]\filled_V_reg_133_reg[2] ;
  wire \filled_V_reg_133_reg[3] ;
  wire \filled_V_reg_133_reg[3]_0 ;
  wire [0:0]full_n_reg;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire [63:0]\gmem2_addr_reg_149_reg[63] ;
  wire grp_Mat2Axi_fu_60_ap_done;
  wire grp_Mat2Axi_fu_60_ap_start_reg;
  wire grp_Mat2Axi_fu_60_ap_start_reg_reg;
  wire [10:9]i_V_reg_101_reg;
  wire icmp_ln878_fu_112_p2;
  wire imgOutput_cols_c_empty_n;
  wire imgOutput_data_empty_n;
  wire imgOutput_rows_c_empty_n;
  wire img_out_c_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire ldata_U_n_2;
  wire ldata_U_n_3;
  wire ldata_U_n_4;
  wire ldata_U_n_5;
  wire ldata_U_n_6;
  wire ldata_U_n_7;
  wire ldata_U_n_8;
  wire ldata_U_n_9;
  wire ldata_empty_n;
  wire ldata_full_n;
  wire load_p1_from_p2;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_10_in;
  wire p_11_in;
  wire p_channel_U_n_10;
  wire p_channel_U_n_11;
  wire p_channel_U_n_12;
  wire p_channel_U_n_13;
  wire p_channel_U_n_14;
  wire p_channel_U_n_15;
  wire p_channel_U_n_16;
  wire p_channel_U_n_17;
  wire p_channel_U_n_18;
  wire p_channel_U_n_19;
  wire p_channel_U_n_2;
  wire p_channel_U_n_20;
  wire p_channel_U_n_21;
  wire p_channel_U_n_22;
  wire p_channel_U_n_23;
  wire p_channel_U_n_24;
  wire p_channel_U_n_3;
  wire p_channel_U_n_4;
  wire p_channel_U_n_5;
  wire p_channel_U_n_6;
  wire p_channel_U_n_7;
  wire p_channel_U_n_8;
  wire p_channel_U_n_9;
  wire pop;
  wire push;
  wire \r_reg_431_reg[0] ;
  wire \r_reg_431_reg[0]_0 ;
  wire \r_reg_431_reg[0]_1 ;
  wire \r_reg_431_reg[1] ;
  wire \r_reg_431_reg[6] ;
  wire \r_reg_431_reg[6]_0 ;
  wire [4:0]\r_reg_431_reg[7] ;
  wire rows_c10_U_n_10;
  wire rows_c10_U_n_11;
  wire rows_c10_U_n_12;
  wire rows_c10_U_n_13;
  wire rows_c10_U_n_14;
  wire rows_c10_U_n_15;
  wire rows_c10_U_n_16;
  wire rows_c10_U_n_17;
  wire rows_c10_U_n_18;
  wire rows_c10_U_n_19;
  wire rows_c10_U_n_2;
  wire rows_c10_U_n_20;
  wire rows_c10_U_n_21;
  wire rows_c10_U_n_22;
  wire rows_c10_U_n_23;
  wire rows_c10_U_n_24;
  wire rows_c10_U_n_25;
  wire rows_c10_U_n_3;
  wire rows_c10_U_n_4;
  wire rows_c10_U_n_5;
  wire rows_c10_U_n_6;
  wire rows_c10_U_n_7;
  wire rows_c10_U_n_8;
  wire rows_c10_U_n_9;
  wire rows_c10_empty_n;
  wire rows_c10_full_n;
  wire rows_c_U_n_10;
  wire rows_c_U_n_11;
  wire rows_c_U_n_12;
  wire rows_c_U_n_13;
  wire rows_c_U_n_14;
  wire rows_c_U_n_15;
  wire rows_c_U_n_16;
  wire rows_c_U_n_17;
  wire rows_c_U_n_18;
  wire rows_c_U_n_19;
  wire rows_c_U_n_2;
  wire rows_c_U_n_20;
  wire rows_c_U_n_21;
  wire rows_c_U_n_22;
  wire rows_c_U_n_23;
  wire rows_c_U_n_3;
  wire rows_c_U_n_4;
  wire rows_c_U_n_5;
  wire rows_c_U_n_6;
  wire rows_c_U_n_7;
  wire rows_c_U_n_8;
  wire rows_c_U_n_9;
  wire rows_c_empty_n;
  wire rows_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire shiftReg_ce_3;
  wire start_for_Mat2AxiStream_U0_U_n_2;
  wire start_for_Mat2AxiStream_U0_full_n;
  wire start_for_addrbound_U0_U_n_2;
  wire start_for_addrbound_U0_full_n;
  wire start_once_reg;
  wire [7:0]\tmp_reg_164_reg[7] ;
  wire [7:0]\tmp_reg_422_reg[7] ;
  wire xfMat2Array_8_0_32_32_1_1_U0_ap_start;
  wire xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read;
  wire xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_AxiStream2Axi AxiStream2Axi_U0
       (.AxiStream2Axi_U0_ap_start(AxiStream2Axi_U0_ap_start),
        .D(D),
        .DI(DI),
        .E(E),
        .Q({ap_CS_fsm_state10,AxiStream2Axi_U0_n_9}),
        .S(axibound_V_U_n_24),
        .WEA(WEA),
        .\ap_CS_fsm_reg[7]_0 (AxiStream2Axi_U0_n_14),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(grp_Mat2Axi_fu_60_ap_start_reg_reg),
        .ap_enable_reg_pp0_iter1_reg_0(AxiStream2Axi_U0_n_1),
        .ap_enable_reg_pp0_iter1_reg_1(AxiStream2Axi_U0_n_20),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_done(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg),
        .data_vld_reg(data_vld_reg),
        .dout_c_empty_n(dout_c_empty_n),
        .empty_n_reg(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg(full_n_reg),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .\gmem2_addr_reg_149_reg[63]_0 (\SRL_SIG_reg[0][10] [63:0]),
        .grp_Mat2Axi_fu_60_ap_done(grp_Mat2Axi_fu_60_ap_done),
        .\i_V_reg_101_reg[10]_0 (i_V_reg_101_reg),
        .icmp_ln1402_fu_134_p2_carry_0(\SRL_SIG_reg[0][10] [72:64]),
        .icmp_ln878_fu_112_p2(icmp_ln878_fu_112_p2),
        .\icmp_ln878_reg_145_reg[0]_0 (AxiStream2Axi_U0_n_2),
        .imgOutput_cols_c_empty_n(imgOutput_cols_c_empty_n),
        .imgOutput_rows_c_empty_n(imgOutput_rows_c_empty_n),
        .img_out_c_empty_n(img_out_c_empty_n),
        .internal_empty_n_reg(AxiStream2Axi_U0_n_15),
        .internal_empty_n_reg_0(AxiStream2Axi_U0_n_22),
        .ldata_empty_n(ldata_empty_n),
        .out(dout_c_dout),
        .p_10_in(p_10_in),
        .p_11_in(p_11_in),
        .pop(pop),
        .push(push),
        .shiftReg_ce(shiftReg_ce_3),
        .\tmp_reg_164_reg[7]_0 (\tmp_reg_164_reg[7] ),
        .\tmp_reg_164_reg[7]_1 ({ldata_U_n_2,ldata_U_n_3,ldata_U_n_4,ldata_U_n_5,ldata_U_n_6,ldata_U_n_7,ldata_U_n_8,ldata_U_n_9}),
        .xfMat2Array_8_0_32_32_1_1_U0_ap_start(xfMat2Array_8_0_32_32_1_1_U0_ap_start),
        .xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID(xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Mat2AxiStream Mat2AxiStream_U0
       (.D({Mat2AxiStream_U0_n_10,Mat2AxiStream_U0_n_11,Mat2AxiStream_U0_n_12,Mat2AxiStream_U0_n_13,Mat2AxiStream_U0_n_14,Mat2AxiStream_U0_n_15,Mat2AxiStream_U0_n_16,Mat2AxiStream_U0_n_17}),
        .E(ap_enable_reg_pp0_iter1_reg),
        .Mat2AxiStream_U0_ap_start(Mat2AxiStream_U0_ap_start),
        .\SRL_SIG_reg[0][31] ({cols_c11_U_n_4,cols_c11_U_n_5,cols_c11_U_n_6,cols_c11_U_n_7,cols_c11_U_n_8,cols_c11_U_n_9,cols_c11_U_n_10,cols_c11_U_n_11,cols_c11_U_n_12,cols_c11_U_n_13,cols_c11_U_n_14,cols_c11_U_n_15,cols_c11_U_n_16,cols_c11_U_n_17,cols_c11_U_n_18,cols_c11_U_n_19,cols_c11_U_n_20,cols_c11_U_n_21,cols_c11_U_n_22,cols_c11_U_n_23,cols_c11_U_n_24,cols_c_U_n_2,cols_c_U_n_3,cols_c_U_n_4,cols_c_U_n_5,cols_c_U_n_6,cols_c_U_n_7,cols_c_U_n_8,cols_c_U_n_9,cols_c_U_n_10,cols_c_U_n_11,cols_c_U_n_12}),
        .\SRL_SIG_reg[0][31]_0 ({rows_c10_U_n_4,rows_c10_U_n_5,rows_c10_U_n_6,rows_c10_U_n_7,rows_c10_U_n_8,rows_c10_U_n_9,rows_c10_U_n_10,rows_c10_U_n_11,rows_c10_U_n_12,rows_c10_U_n_13,rows_c10_U_n_14,rows_c10_U_n_15,rows_c10_U_n_16,rows_c10_U_n_17,rows_c10_U_n_18,rows_c10_U_n_19,rows_c10_U_n_20,rows_c10_U_n_21,rows_c10_U_n_22,rows_c10_U_n_23,rows_c10_U_n_24,rows_c_U_n_2,rows_c_U_n_3,rows_c_U_n_4,rows_c_U_n_5,rows_c_U_n_6,rows_c_U_n_7,rows_c_U_n_8,rows_c_U_n_9,rows_c_U_n_10,rows_c_U_n_11,rows_c_U_n_12}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c11_empty_n(cols_c11_empty_n),
        .\filled_V_1_reg_436_reg[0] (\filled_V_reg_133_reg[2] [0]),
        .\filled_V_1_reg_436_reg[1] (\filled_V_1_reg_436_reg[1] ),
        .\filled_V_1_reg_436_reg[2] (\filled_V_1_reg_436_reg[2] ),
        .\filled_V_1_reg_436_reg[2]_0 (\filled_V_1_reg_436_reg[2]_0 ),
        .\filled_V_1_reg_436_reg[3] (\filled_V_1_reg_436_reg[3] ),
        .\filled_V_reg_133_reg[1] (\filled_V_reg_133_reg[1] ),
        .\filled_V_reg_133_reg[2] (\filled_V_reg_133_reg[2] [1]),
        .\filled_V_reg_133_reg[3] (\filled_V_reg_133_reg[3] ),
        .\filled_V_reg_133_reg[3]_0 (\filled_V_reg_133_reg[3]_0 ),
        .imgOutput_data_empty_n(imgOutput_data_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .ldata_full_n(ldata_full_n),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg[1]),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_0 ),
        .\r_reg_431_reg[0] (\r_reg_431_reg[0] ),
        .\r_reg_431_reg[0]_0 (\r_reg_431_reg[0]_0 ),
        .\r_reg_431_reg[0]_1 (\r_reg_431_reg[0]_1 ),
        .\r_reg_431_reg[1] (\r_reg_431_reg[1] ),
        .\r_reg_431_reg[6] (\r_reg_431_reg[6] ),
        .\r_reg_431_reg[6]_0 (\r_reg_431_reg[6]_0 ),
        .\r_reg_431_reg[7] (\r_reg_431_reg[7] ),
        .rows_c10_empty_n(rows_c10_empty_n),
        .shiftReg_ce(\cols_c_i_U/shiftReg_ce ),
        .shiftReg_ce_0(shiftReg_ce),
        .\tmp_reg_422_reg[7] (\tmp_reg_422_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Mat2Axi_Block_split13_proc Mat2Axi_Block_split13_proc_U0
       (.ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_done_reg_reg_0(axibound_V_U_n_25),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[0]_0 (p_channel_U_n_14),
        .\ap_return_preg_reg[10]_0 (p_channel_U_n_13),
        .\ap_return_preg_reg[10]_1 (p_channel_U_n_24),
        .\ap_return_preg_reg[1]_0 (p_channel_U_n_15),
        .\ap_return_preg_reg[2]_0 (p_channel_U_n_16),
        .\ap_return_preg_reg[3]_0 (p_channel_U_n_17),
        .\ap_return_preg_reg[4]_0 (p_channel_U_n_18),
        .\ap_return_preg_reg[5]_0 (p_channel_U_n_19),
        .\ap_return_preg_reg[6]_0 (p_channel_U_n_20),
        .\ap_return_preg_reg[7]_0 (p_channel_U_n_21),
        .\ap_return_preg_reg[8]_0 (p_channel_U_n_22),
        .\ap_return_preg_reg[9]_0 (p_channel_U_n_23),
        .ap_rst_n_inv(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Mat2Axi_entry17 Mat2Axi_entry17_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(rows_c10_U_n_25));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_addrbound addrbound_U0
       (.A(A),
        .B({rows_c_U_n_13,rows_c_U_n_14,rows_c_U_n_15,rows_c_U_n_16,rows_c_U_n_17,rows_c_U_n_18,rows_c_U_n_19,rows_c_U_n_20,rows_c_U_n_21,rows_c_U_n_22,rows_c_U_n_23}),
        .D(data),
        .E(addrbound_U0_n_1),
        .Q(addrbound_U0_ap_ready),
        .addrbound_U0_ap_continue(addrbound_U0_ap_continue),
        .addrbound_U0_ap_start(addrbound_U0_ap_start),
        .\ap_CS_fsm_reg[0]_0 (addrbound_U0_n_3),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_2),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c_empty_n(cols_c_empty_n),
        .internal_empty_n_reg(addrbound_U0_n_2),
        .rows_c_empty_n(rows_c_empty_n),
        .shiftReg_ce(shiftReg_ce_1),
        .shiftReg_ce_0(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_x axibound_V_U
       (.AxiStream2Axi_U0_ap_start(AxiStream2Axi_U0_ap_start),
        .D({p_channel_U_n_2,p_channel_U_n_3,p_channel_U_n_4,p_channel_U_n_5,p_channel_U_n_6,p_channel_U_n_7,p_channel_U_n_8,p_channel_U_n_9,p_channel_U_n_10,p_channel_U_n_11,p_channel_U_n_12}),
        .Mat2Axi_Block_split13_proc_U0_ap_start(Mat2Axi_Block_split13_proc_U0_ap_start),
        .Q(ap_CS_fsm_state10),
        .S(axibound_V_U_n_24),
        .\SRL_SIG_reg[0][10] (\SRL_SIG_reg[0][10] [74:64]),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[74] (\data_p1_reg[74] ),
        .\data_p2_reg[74] (\data_p2_reg[74] ),
        .gmem2_BVALID(gmem2_BVALID),
        .icmp_ln1402_fu_134_p2_carry(i_V_reg_101_reg),
        .icmp_ln878_fu_112_p2(icmp_ln878_fu_112_p2),
        .internal_full_n_reg_0(axibound_V_U_n_25),
        .internal_full_n_reg_1(AxiStream2Axi_U0_n_22),
        .load_p1_from_p2(load_p1_from_p2),
        .\mOutPtr_reg[0]_0 (AxiStream2Axi_U0_n_2),
        .\mOutPtr_reg[1]_0 (AxiStream2Axi_U0_n_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x0 cols_c11_U
       (.E(start_for_Mat2AxiStream_U0_U_n_2),
        .Q({cols_c11_U_n_2,cols_c11_U_n_3}),
        .\SRL_SIG_reg[0][31] ({cols_c11_U_n_4,cols_c11_U_n_5,cols_c11_U_n_6,cols_c11_U_n_7,cols_c11_U_n_8,cols_c11_U_n_9,cols_c11_U_n_10,cols_c11_U_n_11,cols_c11_U_n_12,cols_c11_U_n_13,cols_c11_U_n_14,cols_c11_U_n_15,cols_c11_U_n_16,cols_c11_U_n_17,cols_c11_U_n_18,cols_c11_U_n_19,cols_c11_U_n_20,cols_c11_U_n_21,cols_c11_U_n_22,cols_c11_U_n_23,cols_c11_U_n_24}),
        .\SRL_SIG_reg[0][31]_0 (Q[31:11]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c11_empty_n(cols_c11_empty_n),
        .cols_c11_full_n(cols_c11_full_n),
        .shiftReg_ce(shiftReg_ce_3),
        .shiftReg_ce_0(\cols_c_i_U/shiftReg_ce ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_x_9 cols_c_U
       (.A(A),
        .E(addrbound_U0_n_1),
        .Q(Q[10:0]),
        .\SRL_SIG_reg[0][10] ({cols_c_U_n_2,cols_c_U_n_3,cols_c_U_n_4,cols_c_U_n_5,cols_c_U_n_6,cols_c_U_n_7,cols_c_U_n_8,cols_c_U_n_9,cols_c_U_n_10,cols_c_U_n_11,cols_c_U_n_12}),
        .\SRL_SIG_reg[0][10]_0 ({cols_c11_U_n_2,cols_c11_U_n_3}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c_empty_n(cols_c_empty_n),
        .cols_c_full_n(cols_c_full_n),
        .internal_full_n_reg_0(addrbound_U0_n_3),
        .\mOutPtr_reg[1]_0 (addrbound_U0_n_2),
        .shiftReg_ce(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d4_S_x dout_c_U
       (.AxiStream2Axi_U0_ap_start(AxiStream2Axi_U0_ap_start),
        .Q(AxiStream2Axi_U0_n_9),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .dout_c_empty_n(dout_c_empty_n),
        .dout_c_full_n(dout_c_full_n),
        .\gmem2_addr_reg_149_reg[63] (\gmem2_addr_reg_149_reg[63] ),
        .\mOutPtr_reg[2]_0 (AxiStream2Axi_U0_n_15),
        .out(dout_c_dout),
        .shiftReg_ce(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_x ldata_U
       (.D({Mat2AxiStream_U0_n_10,Mat2AxiStream_U0_n_11,Mat2AxiStream_U0_n_12,Mat2AxiStream_U0_n_13,Mat2AxiStream_U0_n_14,Mat2AxiStream_U0_n_15,Mat2AxiStream_U0_n_16,Mat2AxiStream_U0_n_17}),
        .\SRL_SIG_reg[0][7] ({ldata_U_n_2,ldata_U_n_3,ldata_U_n_4,ldata_U_n_5,ldata_U_n_6,ldata_U_n_7,ldata_U_n_8,ldata_U_n_9}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_full_n_reg_0(AxiStream2Axi_U0_n_20),
        .ldata_empty_n(ldata_empty_n),
        .ldata_full_n(ldata_full_n),
        .\mOutPtr_reg[1]_0 (AxiStream2Axi_U0_n_1),
        .p_11_in(p_11_in),
        .shiftReg_ce(shiftReg_ce));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_x_10 p_channel_U
       (.D({p_channel_U_n_2,p_channel_U_n_3,p_channel_U_n_4,p_channel_U_n_5,p_channel_U_n_6,p_channel_U_n_7,p_channel_U_n_8,p_channel_U_n_9,p_channel_U_n_10,p_channel_U_n_11,p_channel_U_n_12}),
        .Mat2Axi_Block_split13_proc_U0_ap_start(Mat2Axi_Block_split13_proc_U0_ap_start),
        .Q(addrbound_U0_ap_ready),
        .\SRL_SIG_reg[0][0] (p_channel_U_n_14),
        .\SRL_SIG_reg[0][10] (p_channel_U_n_24),
        .\SRL_SIG_reg[0][10]_0 (data),
        .\SRL_SIG_reg[0][1] (p_channel_U_n_15),
        .\SRL_SIG_reg[0][2] (p_channel_U_n_16),
        .\SRL_SIG_reg[0][3] (p_channel_U_n_17),
        .\SRL_SIG_reg[0][4] (p_channel_U_n_18),
        .\SRL_SIG_reg[0][5] (p_channel_U_n_19),
        .\SRL_SIG_reg[0][6] (p_channel_U_n_20),
        .\SRL_SIG_reg[0][7] (p_channel_U_n_21),
        .\SRL_SIG_reg[0][8] (p_channel_U_n_22),
        .\SRL_SIG_reg[0][9] (p_channel_U_n_23),
        .addrbound_U0_ap_continue(addrbound_U0_ap_continue),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg_0),
        .ap_done_reg_0(ap_done_reg_2),
        .ap_return_preg(ap_return_preg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(p_channel_U_n_13),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x0_11 rows_c10_U
       (.E(start_for_Mat2AxiStream_U0_U_n_2),
        .Q({rows_c10_U_n_2,rows_c10_U_n_3}),
        .\SRL_SIG_reg[0][31] ({rows_c10_U_n_4,rows_c10_U_n_5,rows_c10_U_n_6,rows_c10_U_n_7,rows_c10_U_n_8,rows_c10_U_n_9,rows_c10_U_n_10,rows_c10_U_n_11,rows_c10_U_n_12,rows_c10_U_n_13,rows_c10_U_n_14,rows_c10_U_n_15,rows_c10_U_n_16,rows_c10_U_n_17,rows_c10_U_n_18,rows_c10_U_n_19,rows_c10_U_n_20,rows_c10_U_n_21,rows_c10_U_n_22,rows_c10_U_n_23,rows_c10_U_n_24}),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] [31:11]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c11_full_n(cols_c11_full_n),
        .cols_c_full_n(cols_c_full_n),
        .dout_c_full_n(dout_c_full_n),
        .grp_Mat2Axi_fu_60_ap_start_reg(grp_Mat2Axi_fu_60_ap_start_reg),
        .grp_Mat2Axi_fu_60_ap_start_reg_reg(rows_c10_U_n_25),
        .rows_c10_empty_n(rows_c10_empty_n),
        .rows_c10_full_n(rows_c10_full_n),
        .rows_c_full_n(rows_c_full_n),
        .shiftReg_ce(\cols_c_i_U/shiftReg_ce ),
        .shiftReg_ce_0(shiftReg_ce_3),
        .start_for_Mat2AxiStream_U0_full_n(start_for_Mat2AxiStream_U0_full_n),
        .start_for_addrbound_U0_full_n(start_for_addrbound_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_x_12 rows_c_U
       (.B({rows_c_U_n_13,rows_c_U_n_14,rows_c_U_n_15,rows_c_U_n_16,rows_c_U_n_17,rows_c_U_n_18,rows_c_U_n_19,rows_c_U_n_20,rows_c_U_n_21,rows_c_U_n_22,rows_c_U_n_23}),
        .E(addrbound_U0_n_1),
        .Q({rows_c10_U_n_2,rows_c10_U_n_3}),
        .\SRL_SIG_reg[0][10] ({rows_c_U_n_2,rows_c_U_n_3,rows_c_U_n_4,rows_c_U_n_5,rows_c_U_n_6,rows_c_U_n_7,rows_c_U_n_8,rows_c_U_n_9,rows_c_U_n_10,rows_c_U_n_11,rows_c_U_n_12}),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][31] [10:0]),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(addrbound_U0_n_3),
        .\mOutPtr_reg[1]_0 (addrbound_U0_n_2),
        .rows_c_empty_n(rows_c_empty_n),
        .rows_c_full_n(rows_c_full_n),
        .shiftReg_ce(shiftReg_ce_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_start_for_Mat2AxiStream_U0 start_for_Mat2AxiStream_U0_U
       (.E(start_for_Mat2AxiStream_U0_U_n_2),
        .Mat2AxiStream_U0_ap_start(Mat2AxiStream_U0_ap_start),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_done(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg[1]),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg),
        .cols_c11_full_n(cols_c11_full_n),
        .cols_c_full_n(cols_c_full_n),
        .dout_c_full_n(dout_c_full_n),
        .grp_Mat2Axi_fu_60_ap_done(grp_Mat2Axi_fu_60_ap_done),
        .grp_Mat2Axi_fu_60_ap_start_reg(grp_Mat2Axi_fu_60_ap_start_reg),
        .grp_Mat2Axi_fu_60_ap_start_reg_reg(grp_Mat2Axi_fu_60_ap_start_reg_reg),
        .\mOutPtr_reg[1]_0 (start_for_addrbound_U0_U_n_2),
        .rows_c10_full_n(rows_c10_full_n),
        .rows_c_full_n(rows_c_full_n),
        .shiftReg_ce(shiftReg_ce_3),
        .shiftReg_ce_0(\cols_c_i_U/shiftReg_ce ),
        .start_for_Mat2AxiStream_U0_full_n(start_for_Mat2AxiStream_U0_full_n),
        .start_for_addrbound_U0_full_n(start_for_addrbound_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_start_for_addrbound_U0 start_for_addrbound_U0_U
       (.Q(addrbound_U0_ap_ready),
        .addrbound_U0_ap_start(addrbound_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_Mat2Axi_fu_60_ap_start_reg(grp_Mat2Axi_fu_60_ap_start_reg),
        .internal_full_n_reg_0(start_for_addrbound_U0_U_n_2),
        .start_for_Mat2AxiStream_U0_full_n(start_for_Mat2AxiStream_U0_full_n),
        .start_for_addrbound_U0_full_n(start_for_addrbound_U0_full_n),
        .start_once_reg(start_once_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Mat2AxiStream
   (shiftReg_ce,
    E,
    shiftReg_ce_0,
    \filled_V_1_reg_436_reg[0] ,
    \filled_V_reg_133_reg[3] ,
    \filled_V_reg_133_reg[3]_0 ,
    \filled_V_1_reg_436_reg[1] ,
    \filled_V_1_reg_436_reg[3] ,
    \filled_V_reg_133_reg[2] ,
    \filled_V_1_reg_436_reg[2] ,
    D,
    internal_empty_n_reg,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    \filled_V_reg_133_reg[1] ,
    \filled_V_1_reg_436_reg[2]_0 ,
    ap_clk,
    ap_rst_n,
    Mat2AxiStream_U0_ap_start,
    rows_c10_empty_n,
    cols_c11_empty_n,
    ldata_full_n,
    imgOutput_data_empty_n,
    \r_reg_431_reg[6] ,
    \r_reg_431_reg[6]_0 ,
    \r_reg_431_reg[1] ,
    \r_reg_431_reg[0] ,
    \r_reg_431_reg[0]_0 ,
    \r_reg_431_reg[0]_1 ,
    \tmp_reg_422_reg[7] ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][31] ,
    \SRL_SIG_reg[0][31]_0 ,
    \r_reg_431_reg[7] );
  output shiftReg_ce;
  output [0:0]E;
  output shiftReg_ce_0;
  output \filled_V_1_reg_436_reg[0] ;
  output \filled_V_reg_133_reg[3] ;
  output \filled_V_reg_133_reg[3]_0 ;
  output \filled_V_1_reg_436_reg[1] ;
  output \filled_V_1_reg_436_reg[3] ;
  output \filled_V_reg_133_reg[2] ;
  output \filled_V_1_reg_436_reg[2] ;
  output [7:0]D;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output internal_empty_n_reg_0;
  output \filled_V_reg_133_reg[1] ;
  output \filled_V_1_reg_436_reg[2]_0 ;
  input ap_clk;
  input ap_rst_n;
  input Mat2AxiStream_U0_ap_start;
  input rows_c10_empty_n;
  input cols_c11_empty_n;
  input ldata_full_n;
  input imgOutput_data_empty_n;
  input \r_reg_431_reg[6] ;
  input \r_reg_431_reg[6]_0 ;
  input \r_reg_431_reg[1] ;
  input \r_reg_431_reg[0] ;
  input \r_reg_431_reg[0]_0 ;
  input \r_reg_431_reg[0]_1 ;
  input [7:0]\tmp_reg_422_reg[7] ;
  input [0:0]\mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input ap_rst_n_inv;
  input [31:0]\SRL_SIG_reg[0][31] ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input [4:0]\r_reg_431_reg[7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire Mat2AxiStream_U0_ap_start;
  wire MatStream2AxiStream_U0_ap_start;
  wire MatStream2AxiStream_U0_n_18;
  wire MatStream2AxiStream_U0_n_24;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire ap_CS_fsm_state1;
  wire [1:1]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c11_empty_n;
  wire cols_c_i_U_n_10;
  wire cols_c_i_U_n_11;
  wire cols_c_i_U_n_12;
  wire cols_c_i_U_n_13;
  wire cols_c_i_U_n_14;
  wire cols_c_i_U_n_15;
  wire cols_c_i_U_n_16;
  wire cols_c_i_U_n_17;
  wire cols_c_i_U_n_18;
  wire cols_c_i_U_n_19;
  wire cols_c_i_U_n_2;
  wire cols_c_i_U_n_20;
  wire cols_c_i_U_n_21;
  wire cols_c_i_U_n_22;
  wire cols_c_i_U_n_23;
  wire cols_c_i_U_n_24;
  wire cols_c_i_U_n_25;
  wire cols_c_i_U_n_26;
  wire cols_c_i_U_n_27;
  wire cols_c_i_U_n_28;
  wire cols_c_i_U_n_29;
  wire cols_c_i_U_n_3;
  wire cols_c_i_U_n_30;
  wire cols_c_i_U_n_31;
  wire cols_c_i_U_n_32;
  wire cols_c_i_U_n_33;
  wire cols_c_i_U_n_4;
  wire cols_c_i_U_n_5;
  wire cols_c_i_U_n_6;
  wire cols_c_i_U_n_7;
  wire cols_c_i_U_n_8;
  wire cols_c_i_U_n_9;
  wire cols_c_i_empty_n;
  wire cols_c_i_full_n;
  wire \filled_V_1_reg_436_reg[0] ;
  wire \filled_V_1_reg_436_reg[1] ;
  wire \filled_V_1_reg_436_reg[2] ;
  wire \filled_V_1_reg_436_reg[2]_0 ;
  wire \filled_V_1_reg_436_reg[3] ;
  wire \filled_V_reg_133_reg[1] ;
  wire \filled_V_reg_133_reg[2] ;
  wire \filled_V_reg_133_reg[3] ;
  wire \filled_V_reg_133_reg[3]_0 ;
  wire imgOutput_data_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire last_blk_pxl_width14_U0_ap_continue;
  wire last_blk_pxl_width14_U0_n_3;
  wire last_blk_pxl_width14_U0_n_4;
  wire ldata_full_n;
  wire mOutPtr110_out;
  wire [0:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire p_channel_U_n_0;
  wire [3:3]p_channel_dout;
  wire \r_reg_431_reg[0] ;
  wire \r_reg_431_reg[0]_0 ;
  wire \r_reg_431_reg[0]_1 ;
  wire \r_reg_431_reg[1] ;
  wire \r_reg_431_reg[6] ;
  wire \r_reg_431_reg[6]_0 ;
  wire [4:0]\r_reg_431_reg[7] ;
  wire rows_c10_empty_n;
  wire rows_c_i_U_n_10;
  wire rows_c_i_U_n_11;
  wire rows_c_i_U_n_12;
  wire rows_c_i_U_n_13;
  wire rows_c_i_U_n_14;
  wire rows_c_i_U_n_15;
  wire rows_c_i_U_n_16;
  wire rows_c_i_U_n_17;
  wire rows_c_i_U_n_18;
  wire rows_c_i_U_n_19;
  wire rows_c_i_U_n_2;
  wire rows_c_i_U_n_20;
  wire rows_c_i_U_n_21;
  wire rows_c_i_U_n_22;
  wire rows_c_i_U_n_23;
  wire rows_c_i_U_n_24;
  wire rows_c_i_U_n_25;
  wire rows_c_i_U_n_26;
  wire rows_c_i_U_n_27;
  wire rows_c_i_U_n_28;
  wire rows_c_i_U_n_29;
  wire rows_c_i_U_n_3;
  wire rows_c_i_U_n_30;
  wire rows_c_i_U_n_31;
  wire rows_c_i_U_n_32;
  wire rows_c_i_U_n_33;
  wire rows_c_i_U_n_4;
  wire rows_c_i_U_n_5;
  wire rows_c_i_U_n_6;
  wire rows_c_i_U_n_7;
  wire rows_c_i_U_n_8;
  wire rows_c_i_U_n_9;
  wire rows_c_i_empty_n;
  wire rows_c_i_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire [7:0]\tmp_reg_422_reg[7] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_MatStream2AxiStream MatStream2AxiStream_U0
       (.A({rows_c_i_U_n_19,rows_c_i_U_n_20,rows_c_i_U_n_21,rows_c_i_U_n_22,rows_c_i_U_n_23,rows_c_i_U_n_24,rows_c_i_U_n_25,rows_c_i_U_n_26,rows_c_i_U_n_27,rows_c_i_U_n_28,rows_c_i_U_n_29,rows_c_i_U_n_30,rows_c_i_U_n_31,rows_c_i_U_n_32,rows_c_i_U_n_33}),
        .D({cols_c_i_U_n_2,cols_c_i_U_n_3,cols_c_i_U_n_4,cols_c_i_U_n_5,cols_c_i_U_n_6,cols_c_i_U_n_7,cols_c_i_U_n_8,cols_c_i_U_n_9,cols_c_i_U_n_10,cols_c_i_U_n_11,cols_c_i_U_n_12,cols_c_i_U_n_13,cols_c_i_U_n_14,cols_c_i_U_n_15,cols_c_i_U_n_16,cols_c_i_U_n_17,cols_c_i_U_n_18,cols_c_i_U_n_19,cols_c_i_U_n_20,cols_c_i_U_n_21,cols_c_i_U_n_22,cols_c_i_U_n_23,cols_c_i_U_n_24,cols_c_i_U_n_25,cols_c_i_U_n_26,cols_c_i_U_n_27,cols_c_i_U_n_28,cols_c_i_U_n_29,cols_c_i_U_n_30,cols_c_i_U_n_31,cols_c_i_U_n_32,cols_c_i_U_n_33}),
        .E(E),
        .MatStream2AxiStream_U0_ap_start(MatStream2AxiStream_U0_ap_start),
        .Q(ap_CS_fsm_state1),
        .\ap_CS_fsm_reg[1]_0 (ap_NS_fsm),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\filled_V_1_reg_436_reg[1]_0 (\filled_V_1_reg_436_reg[1] ),
        .\filled_V_1_reg_436_reg[2]_0 (\filled_V_1_reg_436_reg[2] ),
        .\filled_V_1_reg_436_reg[2]_1 (\filled_V_1_reg_436_reg[2]_0 ),
        .\filled_V_1_reg_436_reg[3]_0 (\filled_V_1_reg_436_reg[3] ),
        .\filled_V_reg_133_reg[1]_0 (\filled_V_reg_133_reg[1] ),
        .\filled_V_reg_133_reg[2]_0 ({\filled_V_reg_133_reg[2] ,\filled_V_1_reg_436_reg[0] }),
        .\filled_V_reg_133_reg[3]_0 (\filled_V_reg_133_reg[3] ),
        .\filled_V_reg_133_reg[3]_1 (\filled_V_reg_133_reg[3]_0 ),
        .\filled_V_reg_133_reg[3]_2 (MatStream2AxiStream_U0_n_24),
        .imgOutput_data_empty_n(imgOutput_data_empty_n),
        .internal_empty_n_reg(MatStream2AxiStream_U0_n_18),
        .internal_empty_n_reg_0(internal_empty_n_reg),
        .internal_empty_n_reg_1(internal_empty_n_reg_0),
        .ldata_full_n(ldata_full_n),
        .\localbuffer_V_fu_76_reg[7]_0 (D),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_1 ),
        .p_channel_dout(p_channel_dout),
        .\r_reg_431_reg[0]_0 (\r_reg_431_reg[0] ),
        .\r_reg_431_reg[0]_1 (\r_reg_431_reg[0]_0 ),
        .\r_reg_431_reg[0]_2 (\r_reg_431_reg[0]_1 ),
        .\r_reg_431_reg[1]_0 (\r_reg_431_reg[1] ),
        .\r_reg_431_reg[6]_0 (\r_reg_431_reg[6] ),
        .\r_reg_431_reg[6]_1 (\r_reg_431_reg[6]_0 ),
        .\r_reg_431_reg[7]_0 (\r_reg_431_reg[7] ),
        .shiftReg_ce_0(shiftReg_ce_0),
        .tmp_product__0({rows_c_i_U_n_2,rows_c_i_U_n_3,rows_c_i_U_n_4,rows_c_i_U_n_5,rows_c_i_U_n_6,rows_c_i_U_n_7,rows_c_i_U_n_8,rows_c_i_U_n_9,rows_c_i_U_n_10,rows_c_i_U_n_11,rows_c_i_U_n_12,rows_c_i_U_n_13,rows_c_i_U_n_14,rows_c_i_U_n_15,rows_c_i_U_n_16,rows_c_i_U_n_17,rows_c_i_U_n_18}),
        .\tmp_reg_422_reg[7]_0 (\tmp_reg_422_reg[7] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x cols_c_i_U
       (.D({cols_c_i_U_n_2,cols_c_i_U_n_3,cols_c_i_U_n_4,cols_c_i_U_n_5,cols_c_i_U_n_6,cols_c_i_U_n_7,cols_c_i_U_n_8,cols_c_i_U_n_9,cols_c_i_U_n_10,cols_c_i_U_n_11,cols_c_i_U_n_12,cols_c_i_U_n_13,cols_c_i_U_n_14,cols_c_i_U_n_15,cols_c_i_U_n_16,cols_c_i_U_n_17,cols_c_i_U_n_18,cols_c_i_U_n_19,cols_c_i_U_n_20,cols_c_i_U_n_21,cols_c_i_U_n_22,cols_c_i_U_n_23,cols_c_i_U_n_24,cols_c_i_U_n_25,cols_c_i_U_n_26,cols_c_i_U_n_27,cols_c_i_U_n_28,cols_c_i_U_n_29,cols_c_i_U_n_30,cols_c_i_U_n_31,cols_c_i_U_n_32,cols_c_i_U_n_33}),
        .E(shiftReg_ce),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c_i_empty_n(cols_c_i_empty_n),
        .cols_c_i_full_n(cols_c_i_full_n),
        .internal_full_n_reg_0(ap_NS_fsm),
        .\mOutPtr_reg[1]_0 (last_blk_pxl_width14_U0_n_3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_last_blk_pxl_width14 last_blk_pxl_width14_U0
       (.E(shiftReg_ce),
        .Mat2AxiStream_U0_ap_start(Mat2AxiStream_U0_ap_start),
        .MatStream2AxiStream_U0_ap_start(MatStream2AxiStream_U0_ap_start),
        .Q(ap_CS_fsm_state1),
        .\SRL_SIG_reg[0][3] (p_channel_U_n_0),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c11_empty_n(cols_c11_empty_n),
        .cols_c_i_empty_n(cols_c_i_empty_n),
        .cols_c_i_full_n(cols_c_i_full_n),
        .internal_empty_n_reg(last_blk_pxl_width14_U0_n_3),
        .last_blk_pxl_width14_U0_ap_continue(last_blk_pxl_width14_U0_ap_continue),
        .\return_r_preg_reg[3]_0 (last_blk_pxl_width14_U0_n_4),
        .rows_c10_empty_n(rows_c10_empty_n),
        .rows_c_i_empty_n(rows_c_i_empty_n),
        .rows_c_i_full_n(rows_c_i_full_n),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w4_d2_S p_channel_U
       (.E(shiftReg_ce),
        .MatStream2AxiStream_U0_ap_start(MatStream2AxiStream_U0_ap_start),
        .Q(ap_CS_fsm_state1),
        .\SRL_SIG_reg[0][3] (p_channel_U_n_0),
        .\SRL_SIG_reg[0][3]_0 (last_blk_pxl_width14_U0_n_4),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .cols_c_i_empty_n(cols_c_i_empty_n),
        .internal_empty_n_reg_0(ap_NS_fsm),
        .last_blk_pxl_width14_U0_ap_continue(last_blk_pxl_width14_U0_ap_continue),
        .\mOutPtr_reg[0]_0 (MatStream2AxiStream_U0_n_24),
        .\mOutPtr_reg[1]_0 (MatStream2AxiStream_U0_n_18),
        .p_channel_dout(p_channel_dout),
        .rows_c_i_empty_n(rows_c_i_empty_n),
        .shiftReg_ce(shiftReg_ce_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x_17 rows_c_i_U
       (.A({rows_c_i_U_n_19,rows_c_i_U_n_20,rows_c_i_U_n_21,rows_c_i_U_n_22,rows_c_i_U_n_23,rows_c_i_U_n_24,rows_c_i_U_n_25,rows_c_i_U_n_26,rows_c_i_U_n_27,rows_c_i_U_n_28,rows_c_i_U_n_29,rows_c_i_U_n_30,rows_c_i_U_n_31,rows_c_i_U_n_32,rows_c_i_U_n_33}),
        .E(shiftReg_ce),
        .\SRL_SIG_reg[0][16] ({rows_c_i_U_n_2,rows_c_i_U_n_3,rows_c_i_U_n_4,rows_c_i_U_n_5,rows_c_i_U_n_6,rows_c_i_U_n_7,rows_c_i_U_n_8,rows_c_i_U_n_9,rows_c_i_U_n_10,rows_c_i_U_n_11,rows_c_i_U_n_12,rows_c_i_U_n_13,rows_c_i_U_n_14,rows_c_i_U_n_15,rows_c_i_U_n_16,rows_c_i_U_n_17,rows_c_i_U_n_18}),
        .\SRL_SIG_reg[0][31] (\SRL_SIG_reg[0][31]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .internal_empty_n_reg_0(ap_NS_fsm),
        .\mOutPtr_reg[0]_0 (last_blk_pxl_width14_U0_n_3),
        .rows_c_i_empty_n(rows_c_i_empty_n),
        .rows_c_i_full_n(rows_c_i_full_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Mat2Axi_Block_split13_proc
   (ap_done_reg,
    ap_return_preg,
    ap_done_reg_reg_0,
    ap_clk,
    ap_rst_n_inv,
    \ap_return_preg_reg[10]_0 ,
    \ap_return_preg_reg[10]_1 ,
    \ap_return_preg_reg[9]_0 ,
    \ap_return_preg_reg[8]_0 ,
    \ap_return_preg_reg[7]_0 ,
    \ap_return_preg_reg[6]_0 ,
    \ap_return_preg_reg[5]_0 ,
    \ap_return_preg_reg[4]_0 ,
    \ap_return_preg_reg[3]_0 ,
    \ap_return_preg_reg[2]_0 ,
    \ap_return_preg_reg[1]_0 ,
    \ap_return_preg_reg[0]_0 );
  output ap_done_reg;
  output [10:0]ap_return_preg;
  input ap_done_reg_reg_0;
  input ap_clk;
  input ap_rst_n_inv;
  input \ap_return_preg_reg[10]_0 ;
  input \ap_return_preg_reg[10]_1 ;
  input \ap_return_preg_reg[9]_0 ;
  input \ap_return_preg_reg[8]_0 ;
  input \ap_return_preg_reg[7]_0 ;
  input \ap_return_preg_reg[6]_0 ;
  input \ap_return_preg_reg[5]_0 ;
  input \ap_return_preg_reg[4]_0 ;
  input \ap_return_preg_reg[3]_0 ;
  input \ap_return_preg_reg[2]_0 ;
  input \ap_return_preg_reg[1]_0 ;
  input \ap_return_preg_reg[0]_0 ;

  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_reg_0;
  wire [10:0]ap_return_preg;
  wire \ap_return_preg_reg[0]_0 ;
  wire \ap_return_preg_reg[10]_0 ;
  wire \ap_return_preg_reg[10]_1 ;
  wire \ap_return_preg_reg[1]_0 ;
  wire \ap_return_preg_reg[2]_0 ;
  wire \ap_return_preg_reg[3]_0 ;
  wire \ap_return_preg_reg[4]_0 ;
  wire \ap_return_preg_reg[5]_0 ;
  wire \ap_return_preg_reg[6]_0 ;
  wire \ap_return_preg_reg[7]_0 ;
  wire \ap_return_preg_reg[8]_0 ;
  wire \ap_return_preg_reg[9]_0 ;
  wire ap_rst_n_inv;

  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0),
        .Q(ap_done_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[0] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[0]_0 ),
        .Q(ap_return_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[10] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[10]_1 ),
        .Q(ap_return_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[1] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[1]_0 ),
        .Q(ap_return_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[2] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[2]_0 ),
        .Q(ap_return_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[3] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[3]_0 ),
        .Q(ap_return_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[4] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[4]_0 ),
        .Q(ap_return_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[5] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[5]_0 ),
        .Q(ap_return_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[6] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[6]_0 ),
        .Q(ap_return_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[7] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[7]_0 ),
        .Q(ap_return_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[8] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[8]_0 ),
        .Q(ap_return_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_preg_reg[9] 
       (.C(ap_clk),
        .CE(\ap_return_preg_reg[10]_0 ),
        .D(\ap_return_preg_reg[9]_0 ),
        .Q(ap_return_preg[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Mat2Axi_entry17
   (start_once_reg,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_MatStream2AxiStream
   (Q,
    E,
    shiftReg_ce_0,
    \filled_V_reg_133_reg[2]_0 ,
    \filled_V_reg_133_reg[3]_0 ,
    \filled_V_reg_133_reg[3]_1 ,
    \filled_V_1_reg_436_reg[1]_0 ,
    \filled_V_1_reg_436_reg[3]_0 ,
    \filled_V_1_reg_436_reg[2]_0 ,
    \localbuffer_V_fu_76_reg[7]_0 ,
    internal_empty_n_reg,
    internal_empty_n_reg_0,
    mOutPtr110_out,
    internal_empty_n_reg_1,
    \filled_V_reg_133_reg[1]_0 ,
    \filled_V_1_reg_436_reg[2]_1 ,
    \filled_V_reg_133_reg[3]_2 ,
    ap_clk,
    A,
    D,
    tmp_product__0,
    p_channel_dout,
    ap_rst_n,
    \ap_CS_fsm_reg[1]_0 ,
    ldata_full_n,
    imgOutput_data_empty_n,
    \r_reg_431_reg[6]_0 ,
    \r_reg_431_reg[6]_1 ,
    \r_reg_431_reg[1]_0 ,
    \r_reg_431_reg[0]_0 ,
    \r_reg_431_reg[0]_1 ,
    \r_reg_431_reg[0]_2 ,
    \tmp_reg_422_reg[7]_0 ,
    MatStream2AxiStream_U0_ap_start,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    ap_rst_n_inv,
    \r_reg_431_reg[7]_0 );
  output [0:0]Q;
  output [0:0]E;
  output shiftReg_ce_0;
  output [1:0]\filled_V_reg_133_reg[2]_0 ;
  output \filled_V_reg_133_reg[3]_0 ;
  output \filled_V_reg_133_reg[3]_1 ;
  output \filled_V_1_reg_436_reg[1]_0 ;
  output \filled_V_1_reg_436_reg[3]_0 ;
  output \filled_V_1_reg_436_reg[2]_0 ;
  output [7:0]\localbuffer_V_fu_76_reg[7]_0 ;
  output internal_empty_n_reg;
  output internal_empty_n_reg_0;
  output mOutPtr110_out;
  output internal_empty_n_reg_1;
  output \filled_V_reg_133_reg[1]_0 ;
  output \filled_V_1_reg_436_reg[2]_1 ;
  output \filled_V_reg_133_reg[3]_2 ;
  input ap_clk;
  input [14:0]A;
  input [31:0]D;
  input [16:0]tmp_product__0;
  input [0:0]p_channel_dout;
  input ap_rst_n;
  input [0:0]\ap_CS_fsm_reg[1]_0 ;
  input ldata_full_n;
  input imgOutput_data_empty_n;
  input \r_reg_431_reg[6]_0 ;
  input \r_reg_431_reg[6]_1 ;
  input \r_reg_431_reg[1]_0 ;
  input \r_reg_431_reg[0]_0 ;
  input \r_reg_431_reg[0]_1 ;
  input \r_reg_431_reg[0]_2 ;
  input [7:0]\tmp_reg_422_reg[7]_0 ;
  input MatStream2AxiStream_U0_ap_start;
  input [0:0]\mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input ap_rst_n_inv;
  input [4:0]\r_reg_431_reg[7]_0 ;

  wire [14:0]A;
  wire [31:0]D;
  wire [0:0]E;
  wire MatStream2AxiStream_U0_ap_start;
  wire [0:0]Q;
  wire \SRL_SIG[0][3]_i_2_n_0 ;
  wire \SRL_SIG[0][4]_i_2_n_0 ;
  wire \SRL_SIG[0][5]_i_2_n_0 ;
  wire \SRL_SIG[0][6]_i_2_n_0 ;
  wire \SRL_SIG[0][6]_i_3_n_0 ;
  wire \SRL_SIG[0][7]_i_3_n_0 ;
  wire \SRL_SIG[0][7]_i_4_n_0 ;
  wire [30:1]add_ln1329_fu_217_p2;
  wire \ap_CS_fsm[3]_i_2__0_n_0 ;
  wire \ap_CS_fsm[4]_i_2__1_n_0 ;
  wire \ap_CS_fsm[4]_i_3_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire [0:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state7;
  wire [4:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [63:16]\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 ;
  wire bLast_fu_212_p2;
  wire bLast_fu_212_p2_carry__0_i_1_n_0;
  wire bLast_fu_212_p2_carry__0_i_2_n_0;
  wire bLast_fu_212_p2_carry__0_i_3_n_0;
  wire bLast_fu_212_p2_carry__0_i_4_n_0;
  wire bLast_fu_212_p2_carry__0_i_5_n_0;
  wire bLast_fu_212_p2_carry__0_i_6_n_0;
  wire bLast_fu_212_p2_carry__0_i_7_n_0;
  wire bLast_fu_212_p2_carry__0_i_8_n_0;
  wire bLast_fu_212_p2_carry__0_n_0;
  wire bLast_fu_212_p2_carry__0_n_1;
  wire bLast_fu_212_p2_carry__0_n_2;
  wire bLast_fu_212_p2_carry__0_n_3;
  wire bLast_fu_212_p2_carry__1_i_1_n_0;
  wire bLast_fu_212_p2_carry__1_i_2_n_0;
  wire bLast_fu_212_p2_carry__1_i_3_n_0;
  wire bLast_fu_212_p2_carry__1_i_4_n_0;
  wire bLast_fu_212_p2_carry__1_i_5_n_0;
  wire bLast_fu_212_p2_carry__1_n_2;
  wire bLast_fu_212_p2_carry__1_n_3;
  wire bLast_fu_212_p2_carry_i_1_n_0;
  wire bLast_fu_212_p2_carry_i_2_n_0;
  wire bLast_fu_212_p2_carry_i_3_n_0;
  wire bLast_fu_212_p2_carry_i_4_n_0;
  wire bLast_fu_212_p2_carry_i_5_n_0;
  wire bLast_fu_212_p2_carry_i_6_n_0;
  wire bLast_fu_212_p2_carry_i_7_n_0;
  wire bLast_fu_212_p2_carry_i_8_n_0;
  wire bLast_fu_212_p2_carry_n_0;
  wire bLast_fu_212_p2_carry_n_1;
  wire bLast_fu_212_p2_carry_n_2;
  wire bLast_fu_212_p2_carry_n_3;
  wire bLast_reg_412;
  wire \bLast_reg_412[0]_i_1_n_0 ;
  wire [31:0]cols_bound_per_npc_read_reg_371;
  wire [3:3]filled_V_1_fu_321_p2;
  wire [3:0]filled_V_1_reg_436_reg;
  wire \filled_V_1_reg_436_reg[1]_0 ;
  wire \filled_V_1_reg_436_reg[2]_0 ;
  wire \filled_V_1_reg_436_reg[2]_1 ;
  wire \filled_V_1_reg_436_reg[3]_0 ;
  wire filled_V_reg_133;
  wire filled_V_reg_1330;
  wire \filled_V_reg_133[3]_i_3_n_0 ;
  wire \filled_V_reg_133_reg[1]_0 ;
  wire [1:0]\filled_V_reg_133_reg[2]_0 ;
  wire \filled_V_reg_133_reg[3]_0 ;
  wire \filled_V_reg_133_reg[3]_1 ;
  wire \filled_V_reg_133_reg[3]_2 ;
  wire \filled_V_reg_133_reg_n_0_[0] ;
  wire \filled_V_reg_133_reg_n_0_[1] ;
  wire \filled_V_reg_133_reg_n_0_[2] ;
  wire \filled_V_reg_133_reg_n_0_[3] ;
  wire icmp_ln1324_fu_195_p2;
  wire icmp_ln1324_fu_195_p2_carry__0_i_1_n_0;
  wire icmp_ln1324_fu_195_p2_carry__0_i_2_n_0;
  wire icmp_ln1324_fu_195_p2_carry__0_i_3_n_0;
  wire icmp_ln1324_fu_195_p2_carry__0_i_4_n_0;
  wire icmp_ln1324_fu_195_p2_carry__0_n_0;
  wire icmp_ln1324_fu_195_p2_carry__0_n_1;
  wire icmp_ln1324_fu_195_p2_carry__0_n_2;
  wire icmp_ln1324_fu_195_p2_carry__0_n_3;
  wire icmp_ln1324_fu_195_p2_carry__1_i_1_n_0;
  wire icmp_ln1324_fu_195_p2_carry__1_i_2_n_0;
  wire icmp_ln1324_fu_195_p2_carry__1_i_3_n_0;
  wire icmp_ln1324_fu_195_p2_carry__1_i_4_n_0;
  wire icmp_ln1324_fu_195_p2_carry__1_n_0;
  wire icmp_ln1324_fu_195_p2_carry__1_n_1;
  wire icmp_ln1324_fu_195_p2_carry__1_n_2;
  wire icmp_ln1324_fu_195_p2_carry__1_n_3;
  wire icmp_ln1324_fu_195_p2_carry__2_i_1_n_0;
  wire icmp_ln1324_fu_195_p2_carry__2_i_2_n_0;
  wire icmp_ln1324_fu_195_p2_carry__2_i_3_n_0;
  wire icmp_ln1324_fu_195_p2_carry__2_i_4_n_0;
  wire icmp_ln1324_fu_195_p2_carry__2_n_0;
  wire icmp_ln1324_fu_195_p2_carry__2_n_1;
  wire icmp_ln1324_fu_195_p2_carry__2_n_2;
  wire icmp_ln1324_fu_195_p2_carry__2_n_3;
  wire icmp_ln1324_fu_195_p2_carry__3_i_1_n_0;
  wire icmp_ln1324_fu_195_p2_carry__3_i_2_n_0;
  wire icmp_ln1324_fu_195_p2_carry__3_i_3_n_0;
  wire icmp_ln1324_fu_195_p2_carry__3_i_4_n_0;
  wire icmp_ln1324_fu_195_p2_carry__3_n_0;
  wire icmp_ln1324_fu_195_p2_carry__3_n_1;
  wire icmp_ln1324_fu_195_p2_carry__3_n_2;
  wire icmp_ln1324_fu_195_p2_carry__3_n_3;
  wire icmp_ln1324_fu_195_p2_carry__4_i_1_n_0;
  wire icmp_ln1324_fu_195_p2_carry__4_i_2_n_0;
  wire icmp_ln1324_fu_195_p2_carry__4_n_3;
  wire icmp_ln1324_fu_195_p2_carry_i_1_n_0;
  wire icmp_ln1324_fu_195_p2_carry_i_2_n_0;
  wire icmp_ln1324_fu_195_p2_carry_i_3_n_0;
  wire icmp_ln1324_fu_195_p2_carry_i_4_n_0;
  wire icmp_ln1324_fu_195_p2_carry_n_0;
  wire icmp_ln1324_fu_195_p2_carry_n_1;
  wire icmp_ln1324_fu_195_p2_carry_n_2;
  wire icmp_ln1324_fu_195_p2_carry_n_3;
  wire \icmp_ln1324_reg_408[0]_i_1_n_0 ;
  wire \icmp_ln1324_reg_408_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \icmp_ln1324_reg_408_pp0_iter1_reg_reg_n_0_[0] ;
  wire \icmp_ln1324_reg_408_reg_n_0_[0] ;
  wire icmp_ln1329_fu_190_p2_carry__0_i_1_n_0;
  wire icmp_ln1329_fu_190_p2_carry__0_i_2_n_0;
  wire icmp_ln1329_fu_190_p2_carry__0_i_3_n_0;
  wire icmp_ln1329_fu_190_p2_carry__0_i_4_n_0;
  wire icmp_ln1329_fu_190_p2_carry__0_i_5_n_0;
  wire icmp_ln1329_fu_190_p2_carry__0_i_6_n_0;
  wire icmp_ln1329_fu_190_p2_carry__0_i_7_n_0;
  wire icmp_ln1329_fu_190_p2_carry__0_i_8_n_0;
  wire icmp_ln1329_fu_190_p2_carry__0_n_0;
  wire icmp_ln1329_fu_190_p2_carry__0_n_1;
  wire icmp_ln1329_fu_190_p2_carry__0_n_2;
  wire icmp_ln1329_fu_190_p2_carry__0_n_3;
  wire icmp_ln1329_fu_190_p2_carry__1_i_1_n_0;
  wire icmp_ln1329_fu_190_p2_carry__1_i_2_n_0;
  wire icmp_ln1329_fu_190_p2_carry__1_i_3_n_0;
  wire icmp_ln1329_fu_190_p2_carry__1_i_4_n_0;
  wire icmp_ln1329_fu_190_p2_carry__1_i_5_n_0;
  wire icmp_ln1329_fu_190_p2_carry__1_i_6_n_0;
  wire icmp_ln1329_fu_190_p2_carry__1_i_7_n_0;
  wire icmp_ln1329_fu_190_p2_carry__1_i_8_n_0;
  wire icmp_ln1329_fu_190_p2_carry__1_n_0;
  wire icmp_ln1329_fu_190_p2_carry__1_n_1;
  wire icmp_ln1329_fu_190_p2_carry__1_n_2;
  wire icmp_ln1329_fu_190_p2_carry__1_n_3;
  wire icmp_ln1329_fu_190_p2_carry__2_i_1_n_0;
  wire icmp_ln1329_fu_190_p2_carry__2_i_2_n_0;
  wire icmp_ln1329_fu_190_p2_carry__2_i_3_n_0;
  wire icmp_ln1329_fu_190_p2_carry__2_i_4_n_0;
  wire icmp_ln1329_fu_190_p2_carry__2_i_5_n_0;
  wire icmp_ln1329_fu_190_p2_carry__2_i_6_n_0;
  wire icmp_ln1329_fu_190_p2_carry__2_i_7_n_0;
  wire icmp_ln1329_fu_190_p2_carry__2_i_8_n_0;
  wire icmp_ln1329_fu_190_p2_carry__2_n_0;
  wire icmp_ln1329_fu_190_p2_carry__2_n_1;
  wire icmp_ln1329_fu_190_p2_carry__2_n_2;
  wire icmp_ln1329_fu_190_p2_carry__2_n_3;
  wire icmp_ln1329_fu_190_p2_carry_i_1_n_0;
  wire icmp_ln1329_fu_190_p2_carry_i_2_n_0;
  wire icmp_ln1329_fu_190_p2_carry_i_3_n_0;
  wire icmp_ln1329_fu_190_p2_carry_i_4_n_0;
  wire icmp_ln1329_fu_190_p2_carry_i_5_n_0;
  wire icmp_ln1329_fu_190_p2_carry_i_6_n_0;
  wire icmp_ln1329_fu_190_p2_carry_i_7_n_0;
  wire icmp_ln1329_fu_190_p2_carry_i_8_n_0;
  wire icmp_ln1329_fu_190_p2_carry_n_0;
  wire icmp_ln1329_fu_190_p2_carry_n_1;
  wire icmp_ln1329_fu_190_p2_carry_n_2;
  wire icmp_ln1329_fu_190_p2_carry_n_3;
  wire icmp_ln878_fu_252_p2;
  wire icmp_ln878_reg_427;
  wire \icmp_ln878_reg_427[0]_i_1_n_0 ;
  wire imgOutput_data_empty_n;
  wire indvar_flatten_reg_1110;
  wire \indvar_flatten_reg_111[0]_i_1_n_0 ;
  wire \indvar_flatten_reg_111[0]_i_3_n_0 ;
  wire [63:0]indvar_flatten_reg_111_reg;
  wire \indvar_flatten_reg_111_reg[0]_i_2_n_0 ;
  wire \indvar_flatten_reg_111_reg[0]_i_2_n_1 ;
  wire \indvar_flatten_reg_111_reg[0]_i_2_n_2 ;
  wire \indvar_flatten_reg_111_reg[0]_i_2_n_3 ;
  wire \indvar_flatten_reg_111_reg[0]_i_2_n_4 ;
  wire \indvar_flatten_reg_111_reg[0]_i_2_n_5 ;
  wire \indvar_flatten_reg_111_reg[0]_i_2_n_6 ;
  wire \indvar_flatten_reg_111_reg[0]_i_2_n_7 ;
  wire \indvar_flatten_reg_111_reg[12]_i_1_n_0 ;
  wire \indvar_flatten_reg_111_reg[12]_i_1_n_1 ;
  wire \indvar_flatten_reg_111_reg[12]_i_1_n_2 ;
  wire \indvar_flatten_reg_111_reg[12]_i_1_n_3 ;
  wire \indvar_flatten_reg_111_reg[12]_i_1_n_4 ;
  wire \indvar_flatten_reg_111_reg[12]_i_1_n_5 ;
  wire \indvar_flatten_reg_111_reg[12]_i_1_n_6 ;
  wire \indvar_flatten_reg_111_reg[12]_i_1_n_7 ;
  wire \indvar_flatten_reg_111_reg[16]_i_1_n_0 ;
  wire \indvar_flatten_reg_111_reg[16]_i_1_n_1 ;
  wire \indvar_flatten_reg_111_reg[16]_i_1_n_2 ;
  wire \indvar_flatten_reg_111_reg[16]_i_1_n_3 ;
  wire \indvar_flatten_reg_111_reg[16]_i_1_n_4 ;
  wire \indvar_flatten_reg_111_reg[16]_i_1_n_5 ;
  wire \indvar_flatten_reg_111_reg[16]_i_1_n_6 ;
  wire \indvar_flatten_reg_111_reg[16]_i_1_n_7 ;
  wire \indvar_flatten_reg_111_reg[20]_i_1_n_0 ;
  wire \indvar_flatten_reg_111_reg[20]_i_1_n_1 ;
  wire \indvar_flatten_reg_111_reg[20]_i_1_n_2 ;
  wire \indvar_flatten_reg_111_reg[20]_i_1_n_3 ;
  wire \indvar_flatten_reg_111_reg[20]_i_1_n_4 ;
  wire \indvar_flatten_reg_111_reg[20]_i_1_n_5 ;
  wire \indvar_flatten_reg_111_reg[20]_i_1_n_6 ;
  wire \indvar_flatten_reg_111_reg[20]_i_1_n_7 ;
  wire \indvar_flatten_reg_111_reg[24]_i_1_n_0 ;
  wire \indvar_flatten_reg_111_reg[24]_i_1_n_1 ;
  wire \indvar_flatten_reg_111_reg[24]_i_1_n_2 ;
  wire \indvar_flatten_reg_111_reg[24]_i_1_n_3 ;
  wire \indvar_flatten_reg_111_reg[24]_i_1_n_4 ;
  wire \indvar_flatten_reg_111_reg[24]_i_1_n_5 ;
  wire \indvar_flatten_reg_111_reg[24]_i_1_n_6 ;
  wire \indvar_flatten_reg_111_reg[24]_i_1_n_7 ;
  wire \indvar_flatten_reg_111_reg[28]_i_1_n_0 ;
  wire \indvar_flatten_reg_111_reg[28]_i_1_n_1 ;
  wire \indvar_flatten_reg_111_reg[28]_i_1_n_2 ;
  wire \indvar_flatten_reg_111_reg[28]_i_1_n_3 ;
  wire \indvar_flatten_reg_111_reg[28]_i_1_n_4 ;
  wire \indvar_flatten_reg_111_reg[28]_i_1_n_5 ;
  wire \indvar_flatten_reg_111_reg[28]_i_1_n_6 ;
  wire \indvar_flatten_reg_111_reg[28]_i_1_n_7 ;
  wire \indvar_flatten_reg_111_reg[32]_i_1_n_0 ;
  wire \indvar_flatten_reg_111_reg[32]_i_1_n_1 ;
  wire \indvar_flatten_reg_111_reg[32]_i_1_n_2 ;
  wire \indvar_flatten_reg_111_reg[32]_i_1_n_3 ;
  wire \indvar_flatten_reg_111_reg[32]_i_1_n_4 ;
  wire \indvar_flatten_reg_111_reg[32]_i_1_n_5 ;
  wire \indvar_flatten_reg_111_reg[32]_i_1_n_6 ;
  wire \indvar_flatten_reg_111_reg[32]_i_1_n_7 ;
  wire \indvar_flatten_reg_111_reg[36]_i_1_n_0 ;
  wire \indvar_flatten_reg_111_reg[36]_i_1_n_1 ;
  wire \indvar_flatten_reg_111_reg[36]_i_1_n_2 ;
  wire \indvar_flatten_reg_111_reg[36]_i_1_n_3 ;
  wire \indvar_flatten_reg_111_reg[36]_i_1_n_4 ;
  wire \indvar_flatten_reg_111_reg[36]_i_1_n_5 ;
  wire \indvar_flatten_reg_111_reg[36]_i_1_n_6 ;
  wire \indvar_flatten_reg_111_reg[36]_i_1_n_7 ;
  wire \indvar_flatten_reg_111_reg[40]_i_1_n_0 ;
  wire \indvar_flatten_reg_111_reg[40]_i_1_n_1 ;
  wire \indvar_flatten_reg_111_reg[40]_i_1_n_2 ;
  wire \indvar_flatten_reg_111_reg[40]_i_1_n_3 ;
  wire \indvar_flatten_reg_111_reg[40]_i_1_n_4 ;
  wire \indvar_flatten_reg_111_reg[40]_i_1_n_5 ;
  wire \indvar_flatten_reg_111_reg[40]_i_1_n_6 ;
  wire \indvar_flatten_reg_111_reg[40]_i_1_n_7 ;
  wire \indvar_flatten_reg_111_reg[44]_i_1_n_0 ;
  wire \indvar_flatten_reg_111_reg[44]_i_1_n_1 ;
  wire \indvar_flatten_reg_111_reg[44]_i_1_n_2 ;
  wire \indvar_flatten_reg_111_reg[44]_i_1_n_3 ;
  wire \indvar_flatten_reg_111_reg[44]_i_1_n_4 ;
  wire \indvar_flatten_reg_111_reg[44]_i_1_n_5 ;
  wire \indvar_flatten_reg_111_reg[44]_i_1_n_6 ;
  wire \indvar_flatten_reg_111_reg[44]_i_1_n_7 ;
  wire \indvar_flatten_reg_111_reg[48]_i_1_n_0 ;
  wire \indvar_flatten_reg_111_reg[48]_i_1_n_1 ;
  wire \indvar_flatten_reg_111_reg[48]_i_1_n_2 ;
  wire \indvar_flatten_reg_111_reg[48]_i_1_n_3 ;
  wire \indvar_flatten_reg_111_reg[48]_i_1_n_4 ;
  wire \indvar_flatten_reg_111_reg[48]_i_1_n_5 ;
  wire \indvar_flatten_reg_111_reg[48]_i_1_n_6 ;
  wire \indvar_flatten_reg_111_reg[48]_i_1_n_7 ;
  wire \indvar_flatten_reg_111_reg[4]_i_1_n_0 ;
  wire \indvar_flatten_reg_111_reg[4]_i_1_n_1 ;
  wire \indvar_flatten_reg_111_reg[4]_i_1_n_2 ;
  wire \indvar_flatten_reg_111_reg[4]_i_1_n_3 ;
  wire \indvar_flatten_reg_111_reg[4]_i_1_n_4 ;
  wire \indvar_flatten_reg_111_reg[4]_i_1_n_5 ;
  wire \indvar_flatten_reg_111_reg[4]_i_1_n_6 ;
  wire \indvar_flatten_reg_111_reg[4]_i_1_n_7 ;
  wire \indvar_flatten_reg_111_reg[52]_i_1_n_0 ;
  wire \indvar_flatten_reg_111_reg[52]_i_1_n_1 ;
  wire \indvar_flatten_reg_111_reg[52]_i_1_n_2 ;
  wire \indvar_flatten_reg_111_reg[52]_i_1_n_3 ;
  wire \indvar_flatten_reg_111_reg[52]_i_1_n_4 ;
  wire \indvar_flatten_reg_111_reg[52]_i_1_n_5 ;
  wire \indvar_flatten_reg_111_reg[52]_i_1_n_6 ;
  wire \indvar_flatten_reg_111_reg[52]_i_1_n_7 ;
  wire \indvar_flatten_reg_111_reg[56]_i_1_n_0 ;
  wire \indvar_flatten_reg_111_reg[56]_i_1_n_1 ;
  wire \indvar_flatten_reg_111_reg[56]_i_1_n_2 ;
  wire \indvar_flatten_reg_111_reg[56]_i_1_n_3 ;
  wire \indvar_flatten_reg_111_reg[56]_i_1_n_4 ;
  wire \indvar_flatten_reg_111_reg[56]_i_1_n_5 ;
  wire \indvar_flatten_reg_111_reg[56]_i_1_n_6 ;
  wire \indvar_flatten_reg_111_reg[56]_i_1_n_7 ;
  wire \indvar_flatten_reg_111_reg[60]_i_1_n_1 ;
  wire \indvar_flatten_reg_111_reg[60]_i_1_n_2 ;
  wire \indvar_flatten_reg_111_reg[60]_i_1_n_3 ;
  wire \indvar_flatten_reg_111_reg[60]_i_1_n_4 ;
  wire \indvar_flatten_reg_111_reg[60]_i_1_n_5 ;
  wire \indvar_flatten_reg_111_reg[60]_i_1_n_6 ;
  wire \indvar_flatten_reg_111_reg[60]_i_1_n_7 ;
  wire \indvar_flatten_reg_111_reg[8]_i_1_n_0 ;
  wire \indvar_flatten_reg_111_reg[8]_i_1_n_1 ;
  wire \indvar_flatten_reg_111_reg[8]_i_1_n_2 ;
  wire \indvar_flatten_reg_111_reg[8]_i_1_n_3 ;
  wire \indvar_flatten_reg_111_reg[8]_i_1_n_4 ;
  wire \indvar_flatten_reg_111_reg[8]_i_1_n_5 ;
  wire \indvar_flatten_reg_111_reg[8]_i_1_n_6 ;
  wire \indvar_flatten_reg_111_reg[8]_i_1_n_7 ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire [30:30]j_reg_122;
  wire \j_reg_122[0]_i_1_n_0 ;
  wire \j_reg_122_reg[12]_i_1_n_0 ;
  wire \j_reg_122_reg[12]_i_1_n_1 ;
  wire \j_reg_122_reg[12]_i_1_n_2 ;
  wire \j_reg_122_reg[12]_i_1_n_3 ;
  wire \j_reg_122_reg[16]_i_1_n_0 ;
  wire \j_reg_122_reg[16]_i_1_n_1 ;
  wire \j_reg_122_reg[16]_i_1_n_2 ;
  wire \j_reg_122_reg[16]_i_1_n_3 ;
  wire \j_reg_122_reg[20]_i_1_n_0 ;
  wire \j_reg_122_reg[20]_i_1_n_1 ;
  wire \j_reg_122_reg[20]_i_1_n_2 ;
  wire \j_reg_122_reg[20]_i_1_n_3 ;
  wire \j_reg_122_reg[24]_i_1_n_0 ;
  wire \j_reg_122_reg[24]_i_1_n_1 ;
  wire \j_reg_122_reg[24]_i_1_n_2 ;
  wire \j_reg_122_reg[24]_i_1_n_3 ;
  wire \j_reg_122_reg[28]_i_1_n_0 ;
  wire \j_reg_122_reg[28]_i_1_n_1 ;
  wire \j_reg_122_reg[28]_i_1_n_2 ;
  wire \j_reg_122_reg[28]_i_1_n_3 ;
  wire \j_reg_122_reg[30]_i_3_n_3 ;
  wire \j_reg_122_reg[4]_i_1_n_0 ;
  wire \j_reg_122_reg[4]_i_1_n_1 ;
  wire \j_reg_122_reg[4]_i_1_n_2 ;
  wire \j_reg_122_reg[4]_i_1_n_3 ;
  wire \j_reg_122_reg[8]_i_1_n_0 ;
  wire \j_reg_122_reg[8]_i_1_n_1 ;
  wire \j_reg_122_reg[8]_i_1_n_2 ;
  wire \j_reg_122_reg[8]_i_1_n_3 ;
  wire \j_reg_122_reg_n_0_[0] ;
  wire \j_reg_122_reg_n_0_[10] ;
  wire \j_reg_122_reg_n_0_[11] ;
  wire \j_reg_122_reg_n_0_[12] ;
  wire \j_reg_122_reg_n_0_[13] ;
  wire \j_reg_122_reg_n_0_[14] ;
  wire \j_reg_122_reg_n_0_[15] ;
  wire \j_reg_122_reg_n_0_[16] ;
  wire \j_reg_122_reg_n_0_[17] ;
  wire \j_reg_122_reg_n_0_[18] ;
  wire \j_reg_122_reg_n_0_[19] ;
  wire \j_reg_122_reg_n_0_[1] ;
  wire \j_reg_122_reg_n_0_[20] ;
  wire \j_reg_122_reg_n_0_[21] ;
  wire \j_reg_122_reg_n_0_[22] ;
  wire \j_reg_122_reg_n_0_[23] ;
  wire \j_reg_122_reg_n_0_[24] ;
  wire \j_reg_122_reg_n_0_[25] ;
  wire \j_reg_122_reg_n_0_[26] ;
  wire \j_reg_122_reg_n_0_[27] ;
  wire \j_reg_122_reg_n_0_[28] ;
  wire \j_reg_122_reg_n_0_[29] ;
  wire \j_reg_122_reg_n_0_[2] ;
  wire \j_reg_122_reg_n_0_[30] ;
  wire \j_reg_122_reg_n_0_[3] ;
  wire \j_reg_122_reg_n_0_[4] ;
  wire \j_reg_122_reg_n_0_[5] ;
  wire \j_reg_122_reg_n_0_[6] ;
  wire \j_reg_122_reg_n_0_[7] ;
  wire \j_reg_122_reg_n_0_[8] ;
  wire \j_reg_122_reg_n_0_[9] ;
  wire [3:3]last_blk_width_read_reg_388;
  wire ldata_full_n;
  wire [7:0]localbuffer_V_fu_76;
  wire \localbuffer_V_fu_76[0]_i_1_n_0 ;
  wire \localbuffer_V_fu_76[1]_i_1_n_0 ;
  wire \localbuffer_V_fu_76[1]_i_2_n_0 ;
  wire \localbuffer_V_fu_76[2]_i_1_n_0 ;
  wire \localbuffer_V_fu_76[2]_i_2_n_0 ;
  wire \localbuffer_V_fu_76[2]_i_3_n_0 ;
  wire \localbuffer_V_fu_76[3]_i_1_n_0 ;
  wire \localbuffer_V_fu_76[3]_i_2_n_0 ;
  wire \localbuffer_V_fu_76[4]_i_1_n_0 ;
  wire \localbuffer_V_fu_76[4]_i_2_n_0 ;
  wire \localbuffer_V_fu_76[5]_i_1_n_0 ;
  wire \localbuffer_V_fu_76[5]_i_2_n_0 ;
  wire \localbuffer_V_fu_76[6]_i_1_n_0 ;
  wire \localbuffer_V_fu_76[6]_i_2_n_0 ;
  wire \localbuffer_V_fu_76[7]_i_1_n_0 ;
  wire \localbuffer_V_fu_76[7]_i_2_n_0 ;
  wire \localbuffer_V_fu_76[7]_i_3_n_0 ;
  wire \localbuffer_V_fu_76[7]_i_4_n_0 ;
  wire [7:0]\localbuffer_V_fu_76_reg[7]_0 ;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_3__1_n_0 ;
  wire [0:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire mul_32ns_32ns_64_2_1_U100_n_48;
  wire mul_32ns_32ns_64_2_1_U100_n_49;
  wire mul_32ns_32ns_64_2_1_U100_n_50;
  wire mul_32ns_32ns_64_2_1_U100_n_51;
  wire mul_32ns_32ns_64_2_1_U100_n_52;
  wire mul_32ns_32ns_64_2_1_U100_n_53;
  wire mul_32ns_32ns_64_2_1_U100_n_54;
  wire mul_32ns_32ns_64_2_1_U100_n_55;
  wire mul_32ns_32ns_64_2_1_U100_n_56;
  wire mul_32ns_32ns_64_2_1_U100_n_57;
  wire mul_32ns_32ns_64_2_1_U100_n_58;
  wire mul_32ns_32ns_64_2_1_U100_n_59;
  wire mul_32ns_32ns_64_2_1_U100_n_60;
  wire mul_32ns_32ns_64_2_1_U100_n_61;
  wire mul_32ns_32ns_64_2_1_U100_n_62;
  wire mul_32ns_32ns_64_2_1_U100_n_63;
  wire [63:0]mul_ln1310_reg_398;
  wire [1:1]p_0_in;
  wire [0:0]p_channel_dout;
  wire [6:0]r_fu_306_p3;
  wire [7:0]r_reg_431;
  wire r_reg_4310;
  wire \r_reg_431[1]_i_3_n_0 ;
  wire \r_reg_431[6]_i_2_n_0 ;
  wire \r_reg_431_reg[0]_0 ;
  wire \r_reg_431_reg[0]_1 ;
  wire \r_reg_431_reg[0]_2 ;
  wire \r_reg_431_reg[1]_0 ;
  wire \r_reg_431_reg[6]_0 ;
  wire \r_reg_431_reg[6]_1 ;
  wire [4:0]\r_reg_431_reg[7]_0 ;
  wire shiftReg_ce_0;
  wire [31:0]sub_i_fu_175_p2;
  wire sub_i_fu_175_p2_carry__0_i_1_n_0;
  wire sub_i_fu_175_p2_carry__0_i_2_n_0;
  wire sub_i_fu_175_p2_carry__0_i_3_n_0;
  wire sub_i_fu_175_p2_carry__0_i_4_n_0;
  wire sub_i_fu_175_p2_carry__0_n_0;
  wire sub_i_fu_175_p2_carry__0_n_1;
  wire sub_i_fu_175_p2_carry__0_n_2;
  wire sub_i_fu_175_p2_carry__0_n_3;
  wire sub_i_fu_175_p2_carry__1_i_1_n_0;
  wire sub_i_fu_175_p2_carry__1_i_2_n_0;
  wire sub_i_fu_175_p2_carry__1_i_3_n_0;
  wire sub_i_fu_175_p2_carry__1_i_4_n_0;
  wire sub_i_fu_175_p2_carry__1_n_0;
  wire sub_i_fu_175_p2_carry__1_n_1;
  wire sub_i_fu_175_p2_carry__1_n_2;
  wire sub_i_fu_175_p2_carry__1_n_3;
  wire sub_i_fu_175_p2_carry__2_i_1_n_0;
  wire sub_i_fu_175_p2_carry__2_i_2_n_0;
  wire sub_i_fu_175_p2_carry__2_i_3_n_0;
  wire sub_i_fu_175_p2_carry__2_i_4_n_0;
  wire sub_i_fu_175_p2_carry__2_n_0;
  wire sub_i_fu_175_p2_carry__2_n_1;
  wire sub_i_fu_175_p2_carry__2_n_2;
  wire sub_i_fu_175_p2_carry__2_n_3;
  wire sub_i_fu_175_p2_carry__3_i_1_n_0;
  wire sub_i_fu_175_p2_carry__3_i_2_n_0;
  wire sub_i_fu_175_p2_carry__3_i_3_n_0;
  wire sub_i_fu_175_p2_carry__3_i_4_n_0;
  wire sub_i_fu_175_p2_carry__3_n_0;
  wire sub_i_fu_175_p2_carry__3_n_1;
  wire sub_i_fu_175_p2_carry__3_n_2;
  wire sub_i_fu_175_p2_carry__3_n_3;
  wire sub_i_fu_175_p2_carry__4_i_1_n_0;
  wire sub_i_fu_175_p2_carry__4_i_2_n_0;
  wire sub_i_fu_175_p2_carry__4_i_3_n_0;
  wire sub_i_fu_175_p2_carry__4_i_4_n_0;
  wire sub_i_fu_175_p2_carry__4_n_0;
  wire sub_i_fu_175_p2_carry__4_n_1;
  wire sub_i_fu_175_p2_carry__4_n_2;
  wire sub_i_fu_175_p2_carry__4_n_3;
  wire sub_i_fu_175_p2_carry__5_i_1_n_0;
  wire sub_i_fu_175_p2_carry__5_i_2_n_0;
  wire sub_i_fu_175_p2_carry__5_i_3_n_0;
  wire sub_i_fu_175_p2_carry__5_i_4_n_0;
  wire sub_i_fu_175_p2_carry__5_n_0;
  wire sub_i_fu_175_p2_carry__5_n_1;
  wire sub_i_fu_175_p2_carry__5_n_2;
  wire sub_i_fu_175_p2_carry__5_n_3;
  wire sub_i_fu_175_p2_carry__6_i_1_n_0;
  wire sub_i_fu_175_p2_carry__6_i_2_n_0;
  wire sub_i_fu_175_p2_carry__6_i_3_n_0;
  wire sub_i_fu_175_p2_carry__6_n_2;
  wire sub_i_fu_175_p2_carry__6_n_3;
  wire sub_i_fu_175_p2_carry_i_1_n_0;
  wire sub_i_fu_175_p2_carry_i_2_n_0;
  wire sub_i_fu_175_p2_carry_i_3_n_0;
  wire sub_i_fu_175_p2_carry_i_4_n_0;
  wire sub_i_fu_175_p2_carry_n_0;
  wire sub_i_fu_175_p2_carry_n_1;
  wire sub_i_fu_175_p2_carry_n_2;
  wire sub_i_fu_175_p2_carry_n_3;
  wire [31:0]sub_i_reg_393;
  wire [16:0]tmp_product__0;
  wire [7:0]tmp_reg_422;
  wire [7:0]\tmp_reg_422_reg[7]_0 ;
  wire [3:0]NLW_bLast_fu_212_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_bLast_fu_212_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_bLast_fu_212_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_bLast_fu_212_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1324_fu_195_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1324_fu_195_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1324_fu_195_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1324_fu_195_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1324_fu_195_p2_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln1324_fu_195_p2_carry__4_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1324_fu_195_p2_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1329_fu_190_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1329_fu_190_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1329_fu_190_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln1329_fu_190_p2_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_indvar_flatten_reg_111_reg[60]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_j_reg_122_reg[30]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_j_reg_122_reg[30]_i_3_O_UNCONNECTED ;
  wire [3:2]NLW_sub_i_fu_175_p2_carry__6_CO_UNCONNECTED;
  wire [3:3]NLW_sub_i_fu_175_p2_carry__6_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \SRL_SIG[0][0]_i_1__9 
       (.I0(localbuffer_V_fu_76[0]),
        .I1(\filled_V_reg_133_reg_n_0_[3] ),
        .I2(\filled_V_reg_133_reg_n_0_[0] ),
        .I3(\filled_V_reg_133_reg_n_0_[2] ),
        .I4(\filled_V_reg_133_reg_n_0_[1] ),
        .I5(tmp_reg_422[0]),
        .O(\localbuffer_V_fu_76_reg[7]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][1]_i_1__10 
       (.I0(\localbuffer_V_fu_76[1]_i_2_n_0 ),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(localbuffer_V_fu_76[1]),
        .O(\localbuffer_V_fu_76_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair707" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][2]_i_1__10 
       (.I0(\localbuffer_V_fu_76[2]_i_2_n_0 ),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(localbuffer_V_fu_76[2]),
        .O(\localbuffer_V_fu_76_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF010D0000)) 
    \SRL_SIG[0][3]_i_1__10 
       (.I0(\SRL_SIG[0][4]_i_2_n_0 ),
        .I1(\filled_V_reg_133_reg_n_0_[0] ),
        .I2(\filled_V_reg_133_reg_n_0_[3] ),
        .I3(\SRL_SIG[0][3]_i_2_n_0 ),
        .I4(\SRL_SIG[0][7]_i_4_n_0 ),
        .I5(localbuffer_V_fu_76[3]),
        .O(\localbuffer_V_fu_76_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT4 #(
    .INIT(16'hFF47)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(tmp_reg_422[0]),
        .I1(\filled_V_reg_133_reg_n_0_[1] ),
        .I2(tmp_reg_422[2]),
        .I3(\filled_V_reg_133_reg_n_0_[2] ),
        .O(\SRL_SIG[0][3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF07040000)) 
    \SRL_SIG[0][4]_i_1__10 
       (.I0(\SRL_SIG[0][4]_i_2_n_0 ),
        .I1(\filled_V_reg_133_reg_n_0_[0] ),
        .I2(\filled_V_reg_133_reg_n_0_[3] ),
        .I3(\SRL_SIG[0][5]_i_2_n_0 ),
        .I4(\SRL_SIG[0][7]_i_4_n_0 ),
        .I5(localbuffer_V_fu_76[4]),
        .O(\localbuffer_V_fu_76_reg[7]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT4 #(
    .INIT(16'hFF47)) 
    \SRL_SIG[0][4]_i_2 
       (.I0(tmp_reg_422[1]),
        .I1(\filled_V_reg_133_reg_n_0_[1] ),
        .I2(tmp_reg_422[3]),
        .I3(\filled_V_reg_133_reg_n_0_[2] ),
        .O(\SRL_SIG[0][4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF32100000)) 
    \SRL_SIG[0][5]_i_1__10 
       (.I0(\filled_V_reg_133_reg_n_0_[0] ),
        .I1(\filled_V_reg_133_reg_n_0_[3] ),
        .I2(\SRL_SIG[0][6]_i_2_n_0 ),
        .I3(\SRL_SIG[0][5]_i_2_n_0 ),
        .I4(\SRL_SIG[0][7]_i_4_n_0 ),
        .I5(localbuffer_V_fu_76[5]),
        .O(\localbuffer_V_fu_76_reg[7]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair698" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SRL_SIG[0][5]_i_2 
       (.I0(tmp_reg_422[2]),
        .I1(\filled_V_reg_133_reg_n_0_[1] ),
        .I2(tmp_reg_422[0]),
        .I3(\filled_V_reg_133_reg_n_0_[2] ),
        .I4(tmp_reg_422[4]),
        .O(\SRL_SIG[0][5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF31200000)) 
    \SRL_SIG[0][6]_i_1__10 
       (.I0(\filled_V_reg_133_reg_n_0_[0] ),
        .I1(\filled_V_reg_133_reg_n_0_[3] ),
        .I2(\SRL_SIG[0][6]_i_2_n_0 ),
        .I3(\SRL_SIG[0][6]_i_3_n_0 ),
        .I4(\SRL_SIG[0][7]_i_4_n_0 ),
        .I5(localbuffer_V_fu_76[6]),
        .O(\localbuffer_V_fu_76_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair697" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \SRL_SIG[0][6]_i_2 
       (.I0(tmp_reg_422[3]),
        .I1(\filled_V_reg_133_reg_n_0_[1] ),
        .I2(tmp_reg_422[1]),
        .I3(\filled_V_reg_133_reg_n_0_[2] ),
        .I4(tmp_reg_422[5]),
        .O(\SRL_SIG[0][6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \SRL_SIG[0][6]_i_3 
       (.I0(tmp_reg_422[0]),
        .I1(tmp_reg_422[4]),
        .I2(\filled_V_reg_133_reg_n_0_[1] ),
        .I3(tmp_reg_422[2]),
        .I4(\filled_V_reg_133_reg_n_0_[2] ),
        .I5(tmp_reg_422[6]),
        .O(\SRL_SIG[0][6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000008AAAAAAAA)) 
    \SRL_SIG[0][7]_i_1__11 
       (.I0(ldata_full_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(\icmp_ln1324_reg_408_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(icmp_ln878_reg_427),
        .I4(\SRL_SIG[0][7]_i_3_n_0 ),
        .I5(\SRL_SIG[0][7]_i_4_n_0 ),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(\localbuffer_V_fu_76[7]_i_3_n_0 ),
        .I1(\SRL_SIG[0][7]_i_4_n_0 ),
        .I2(localbuffer_V_fu_76[7]),
        .O(\localbuffer_V_fu_76_reg[7]_0 [7]));
  LUT3 #(
    .INIT(8'h04)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(\icmp_ln1324_reg_408_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(imgOutput_data_empty_n),
        .O(\SRL_SIG[0][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h777777777777777F)) 
    \SRL_SIG[0][7]_i_4 
       (.I0(ap_CS_fsm_state7),
        .I1(ldata_full_n),
        .I2(\filled_V_reg_133_reg_n_0_[1] ),
        .I3(\filled_V_reg_133_reg_n_0_[2] ),
        .I4(\filled_V_reg_133_reg_n_0_[0] ),
        .I5(\filled_V_reg_133_reg_n_0_[3] ),
        .O(\SRL_SIG[0][7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hF4F4F444)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(\ap_CS_fsm_reg[1]_0 ),
        .I1(Q),
        .I2(ap_CS_fsm_state7),
        .I3(ldata_full_n),
        .I4(\ap_CS_fsm[4]_i_2__1_n_0 ),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFEFAAAA)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(ap_CS_fsm_state3),
        .I1(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(icmp_ln878_reg_427),
        .I1(\filled_V_reg_133[3]_i_3_n_0 ),
        .I2(ldata_full_n),
        .I3(imgOutput_data_empty_n),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(\icmp_ln1324_reg_408_reg_n_0_[0] ),
        .O(\ap_CS_fsm[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF020202)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_CS_fsm_state7),
        .I1(ldata_full_n),
        .I2(\ap_CS_fsm[4]_i_2__1_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\ap_CS_fsm[4]_i_3_n_0 ),
        .O(ap_NS_fsm[4]));
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[4]_i_2__1 
       (.I0(\filled_V_reg_133_reg_n_0_[3] ),
        .I1(\filled_V_reg_133_reg_n_0_[0] ),
        .I2(\filled_V_reg_133_reg_n_0_[2] ),
        .I3(\filled_V_reg_133_reg_n_0_[1] ),
        .O(\ap_CS_fsm[4]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm[4]_i_3_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg[1]_0 ),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDFDFDF0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(icmp_ln1324_fu_195_p2),
        .I1(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_CS_fsm_state3),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair695" *) 
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state3),
        .I4(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000F00088008800)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(ap_rst_n),
        .I4(ap_CS_fsm_state3),
        .I5(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  CARRY4 bLast_fu_212_p2_carry
       (.CI(1'b0),
        .CO({bLast_fu_212_p2_carry_n_0,bLast_fu_212_p2_carry_n_1,bLast_fu_212_p2_carry_n_2,bLast_fu_212_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_212_p2_carry_O_UNCONNECTED[3:0]),
        .S({bLast_fu_212_p2_carry_i_1_n_0,bLast_fu_212_p2_carry_i_2_n_0,bLast_fu_212_p2_carry_i_3_n_0,bLast_fu_212_p2_carry_i_4_n_0}));
  CARRY4 bLast_fu_212_p2_carry__0
       (.CI(bLast_fu_212_p2_carry_n_0),
        .CO({bLast_fu_212_p2_carry__0_n_0,bLast_fu_212_p2_carry__0_n_1,bLast_fu_212_p2_carry__0_n_2,bLast_fu_212_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_212_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({bLast_fu_212_p2_carry__0_i_1_n_0,bLast_fu_212_p2_carry__0_i_2_n_0,bLast_fu_212_p2_carry__0_i_3_n_0,bLast_fu_212_p2_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_212_p2_carry__0_i_1
       (.I0(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I1(\j_reg_122_reg_n_0_[23] ),
        .I2(sub_i_reg_393[23]),
        .I3(bLast_fu_212_p2_carry__0_i_5_n_0),
        .O(bLast_fu_212_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_212_p2_carry__0_i_2
       (.I0(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I1(\j_reg_122_reg_n_0_[19] ),
        .I2(sub_i_reg_393[19]),
        .I3(bLast_fu_212_p2_carry__0_i_6_n_0),
        .O(bLast_fu_212_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_212_p2_carry__0_i_3
       (.I0(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I1(\j_reg_122_reg_n_0_[17] ),
        .I2(sub_i_reg_393[17]),
        .I3(bLast_fu_212_p2_carry__0_i_7_n_0),
        .O(bLast_fu_212_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_212_p2_carry__0_i_4
       (.I0(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I1(\j_reg_122_reg_n_0_[13] ),
        .I2(sub_i_reg_393[13]),
        .I3(bLast_fu_212_p2_carry__0_i_8_n_0),
        .O(bLast_fu_212_p2_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h6FFFFC6C)) 
    bLast_fu_212_p2_carry__0_i_5
       (.I0(\j_reg_122_reg_n_0_[21] ),
        .I1(sub_i_reg_393[21]),
        .I2(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I3(\j_reg_122_reg_n_0_[22] ),
        .I4(sub_i_reg_393[22]),
        .O(bLast_fu_212_p2_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h6FFFFC6C)) 
    bLast_fu_212_p2_carry__0_i_6
       (.I0(\j_reg_122_reg_n_0_[18] ),
        .I1(sub_i_reg_393[18]),
        .I2(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I3(\j_reg_122_reg_n_0_[20] ),
        .I4(sub_i_reg_393[20]),
        .O(bLast_fu_212_p2_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h6FFFFC6C)) 
    bLast_fu_212_p2_carry__0_i_7
       (.I0(\j_reg_122_reg_n_0_[15] ),
        .I1(sub_i_reg_393[15]),
        .I2(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I3(\j_reg_122_reg_n_0_[16] ),
        .I4(sub_i_reg_393[16]),
        .O(bLast_fu_212_p2_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h6FFFFC6C)) 
    bLast_fu_212_p2_carry__0_i_8
       (.I0(\j_reg_122_reg_n_0_[12] ),
        .I1(sub_i_reg_393[12]),
        .I2(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I3(\j_reg_122_reg_n_0_[14] ),
        .I4(sub_i_reg_393[14]),
        .O(bLast_fu_212_p2_carry__0_i_8_n_0));
  CARRY4 bLast_fu_212_p2_carry__1
       (.CI(bLast_fu_212_p2_carry__0_n_0),
        .CO({NLW_bLast_fu_212_p2_carry__1_CO_UNCONNECTED[3],bLast_fu_212_p2,bLast_fu_212_p2_carry__1_n_2,bLast_fu_212_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_bLast_fu_212_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,bLast_fu_212_p2_carry__1_i_1_n_0,bLast_fu_212_p2_carry__1_i_2_n_0,bLast_fu_212_p2_carry__1_i_3_n_0}));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_212_p2_carry__1_i_1
       (.I0(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I1(\j_reg_122_reg_n_0_[30] ),
        .I2(sub_i_reg_393[30]),
        .I3(sub_i_reg_393[31]),
        .O(bLast_fu_212_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_212_p2_carry__1_i_2
       (.I0(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I1(\j_reg_122_reg_n_0_[29] ),
        .I2(sub_i_reg_393[29]),
        .I3(bLast_fu_212_p2_carry__1_i_4_n_0),
        .O(bLast_fu_212_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_212_p2_carry__1_i_3
       (.I0(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I1(\j_reg_122_reg_n_0_[24] ),
        .I2(sub_i_reg_393[24]),
        .I3(bLast_fu_212_p2_carry__1_i_5_n_0),
        .O(bLast_fu_212_p2_carry__1_i_3_n_0));
  LUT5 #(
    .INIT(32'h6FFFFC6C)) 
    bLast_fu_212_p2_carry__1_i_4
       (.I0(\j_reg_122_reg_n_0_[28] ),
        .I1(sub_i_reg_393[28]),
        .I2(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I3(\j_reg_122_reg_n_0_[27] ),
        .I4(sub_i_reg_393[27]),
        .O(bLast_fu_212_p2_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h6FFFFC6C)) 
    bLast_fu_212_p2_carry__1_i_5
       (.I0(\j_reg_122_reg_n_0_[26] ),
        .I1(sub_i_reg_393[26]),
        .I2(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I3(\j_reg_122_reg_n_0_[25] ),
        .I4(sub_i_reg_393[25]),
        .O(bLast_fu_212_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_212_p2_carry_i_1
       (.I0(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I1(\j_reg_122_reg_n_0_[11] ),
        .I2(sub_i_reg_393[11]),
        .I3(bLast_fu_212_p2_carry_i_5_n_0),
        .O(bLast_fu_212_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_212_p2_carry_i_2
       (.I0(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I1(\j_reg_122_reg_n_0_[8] ),
        .I2(sub_i_reg_393[8]),
        .I3(bLast_fu_212_p2_carry_i_6_n_0),
        .O(bLast_fu_212_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_212_p2_carry_i_3
       (.I0(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I1(\j_reg_122_reg_n_0_[5] ),
        .I2(sub_i_reg_393[5]),
        .I3(bLast_fu_212_p2_carry_i_7_n_0),
        .O(bLast_fu_212_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h0087)) 
    bLast_fu_212_p2_carry_i_4
       (.I0(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I1(\j_reg_122_reg_n_0_[2] ),
        .I2(sub_i_reg_393[2]),
        .I3(bLast_fu_212_p2_carry_i_8_n_0),
        .O(bLast_fu_212_p2_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h6FFFFC6C)) 
    bLast_fu_212_p2_carry_i_5
       (.I0(\j_reg_122_reg_n_0_[9] ),
        .I1(sub_i_reg_393[9]),
        .I2(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I3(\j_reg_122_reg_n_0_[10] ),
        .I4(sub_i_reg_393[10]),
        .O(bLast_fu_212_p2_carry_i_5_n_0));
  LUT5 #(
    .INIT(32'h6FFFFC6C)) 
    bLast_fu_212_p2_carry_i_6
       (.I0(\j_reg_122_reg_n_0_[6] ),
        .I1(sub_i_reg_393[6]),
        .I2(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I3(\j_reg_122_reg_n_0_[7] ),
        .I4(sub_i_reg_393[7]),
        .O(bLast_fu_212_p2_carry_i_6_n_0));
  LUT5 #(
    .INIT(32'h6FFFFC6C)) 
    bLast_fu_212_p2_carry_i_7
       (.I0(\j_reg_122_reg_n_0_[4] ),
        .I1(sub_i_reg_393[4]),
        .I2(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I3(\j_reg_122_reg_n_0_[3] ),
        .I4(sub_i_reg_393[3]),
        .O(bLast_fu_212_p2_carry_i_7_n_0));
  LUT5 #(
    .INIT(32'h6FFFFC6C)) 
    bLast_fu_212_p2_carry_i_8
       (.I0(\j_reg_122_reg_n_0_[0] ),
        .I1(sub_i_reg_393[0]),
        .I2(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I3(\j_reg_122_reg_n_0_[1] ),
        .I4(sub_i_reg_393[1]),
        .O(bLast_fu_212_p2_carry_i_8_n_0));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    \bLast_reg_412[0]_i_1 
       (.I0(bLast_reg_412),
        .I1(icmp_ln1324_fu_195_p2),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I4(bLast_fu_212_p2),
        .O(\bLast_reg_412[0]_i_1_n_0 ));
  FDRE \bLast_reg_412_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bLast_reg_412[0]_i_1_n_0 ),
        .Q(bLast_reg_412),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[0]),
        .Q(cols_bound_per_npc_read_reg_371[0]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[10]),
        .Q(cols_bound_per_npc_read_reg_371[10]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[11] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[11]),
        .Q(cols_bound_per_npc_read_reg_371[11]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[12] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[12]),
        .Q(cols_bound_per_npc_read_reg_371[12]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[13] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[13]),
        .Q(cols_bound_per_npc_read_reg_371[13]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[14] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[14]),
        .Q(cols_bound_per_npc_read_reg_371[14]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[15] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[15]),
        .Q(cols_bound_per_npc_read_reg_371[15]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[16] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[16]),
        .Q(cols_bound_per_npc_read_reg_371[16]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[17] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[17]),
        .Q(cols_bound_per_npc_read_reg_371[17]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[18] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[18]),
        .Q(cols_bound_per_npc_read_reg_371[18]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[19] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[19]),
        .Q(cols_bound_per_npc_read_reg_371[19]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[1]),
        .Q(cols_bound_per_npc_read_reg_371[1]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[20] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[20]),
        .Q(cols_bound_per_npc_read_reg_371[20]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[21] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[21]),
        .Q(cols_bound_per_npc_read_reg_371[21]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[22] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[22]),
        .Q(cols_bound_per_npc_read_reg_371[22]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[23] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[23]),
        .Q(cols_bound_per_npc_read_reg_371[23]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[24] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[24]),
        .Q(cols_bound_per_npc_read_reg_371[24]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[25] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[25]),
        .Q(cols_bound_per_npc_read_reg_371[25]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[26] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[26]),
        .Q(cols_bound_per_npc_read_reg_371[26]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[27] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[27]),
        .Q(cols_bound_per_npc_read_reg_371[27]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[28] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[28]),
        .Q(cols_bound_per_npc_read_reg_371[28]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[29] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[29]),
        .Q(cols_bound_per_npc_read_reg_371[29]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[2]),
        .Q(cols_bound_per_npc_read_reg_371[2]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[30] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[30]),
        .Q(cols_bound_per_npc_read_reg_371[30]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[31] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[31]),
        .Q(cols_bound_per_npc_read_reg_371[31]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[3]),
        .Q(cols_bound_per_npc_read_reg_371[3]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[4]),
        .Q(cols_bound_per_npc_read_reg_371[4]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[5]),
        .Q(cols_bound_per_npc_read_reg_371[5]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[6]),
        .Q(cols_bound_per_npc_read_reg_371[6]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[7]),
        .Q(cols_bound_per_npc_read_reg_371[7]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[8]),
        .Q(cols_bound_per_npc_read_reg_371[8]),
        .R(1'b0));
  FDRE \cols_bound_per_npc_read_reg_371_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(D[9]),
        .Q(cols_bound_per_npc_read_reg_371[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \filled_V_1_reg_436[0]_i_1 
       (.I0(filled_V_1_reg_436_reg[0]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(\icmp_ln1324_reg_408_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(\filled_V_reg_133_reg_n_0_[0] ),
        .O(\filled_V_reg_133_reg[2]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT4 #(
    .INIT(16'hBA8A)) 
    \filled_V_1_reg_436[1]_i_1 
       (.I0(\filled_V_reg_133_reg_n_0_[1] ),
        .I1(\icmp_ln1324_reg_408_pp0_iter1_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(filled_V_1_reg_436_reg[1]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT4 #(
    .INIT(16'hAEA2)) 
    \filled_V_1_reg_436[2]_i_1 
       (.I0(\filled_V_reg_133_reg_n_0_[2] ),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(\icmp_ln1324_reg_408_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(filled_V_1_reg_436_reg[2]),
        .O(\filled_V_reg_133_reg[2]_0 [1]));
  LUT2 #(
    .INIT(4'h8)) 
    \filled_V_1_reg_436[3]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln878_reg_427[0]_i_1_n_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'hBA8A0000BA8ABA8A)) 
    \filled_V_1_reg_436[3]_i_2 
       (.I0(\filled_V_reg_133_reg_n_0_[3] ),
        .I1(\icmp_ln1324_reg_408_pp0_iter1_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(filled_V_1_reg_436_reg[3]),
        .I4(last_blk_width_read_reg_388),
        .I5(bLast_reg_412),
        .O(filled_V_1_fu_321_p2));
  FDRE \filled_V_1_reg_436_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\filled_V_reg_133_reg[2]_0 [0]),
        .Q(filled_V_1_reg_436_reg[0]),
        .R(1'b0));
  FDRE \filled_V_1_reg_436_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_in),
        .Q(filled_V_1_reg_436_reg[1]),
        .R(1'b0));
  FDRE \filled_V_1_reg_436_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\filled_V_reg_133_reg[2]_0 [1]),
        .Q(filled_V_1_reg_436_reg[2]),
        .R(1'b0));
  FDRE \filled_V_1_reg_436_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(filled_V_1_fu_321_p2),
        .Q(filled_V_1_reg_436_reg[3]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \filled_V_reg_133[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(filled_V_reg_1330),
        .O(filled_V_reg_133));
  LUT6 #(
    .INIT(64'hFBFB0000FB000000)) 
    \filled_V_reg_133[3]_i_2 
       (.I0(\icmp_ln1324_reg_408_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(imgOutput_data_empty_n),
        .I3(ldata_full_n),
        .I4(\filled_V_reg_133[3]_i_3_n_0 ),
        .I5(icmp_ln878_reg_427),
        .O(filled_V_reg_1330));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \filled_V_reg_133[3]_i_3 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(\icmp_ln1324_reg_408_pp0_iter1_reg_reg_n_0_[0] ),
        .O(\filled_V_reg_133[3]_i_3_n_0 ));
  FDRE \filled_V_reg_133_reg[0] 
       (.C(ap_clk),
        .CE(filled_V_reg_1330),
        .D(filled_V_1_reg_436_reg[0]),
        .Q(\filled_V_reg_133_reg_n_0_[0] ),
        .R(filled_V_reg_133));
  FDRE \filled_V_reg_133_reg[1] 
       (.C(ap_clk),
        .CE(filled_V_reg_1330),
        .D(filled_V_1_reg_436_reg[1]),
        .Q(\filled_V_reg_133_reg_n_0_[1] ),
        .R(filled_V_reg_133));
  FDRE \filled_V_reg_133_reg[2] 
       (.C(ap_clk),
        .CE(filled_V_reg_1330),
        .D(filled_V_1_reg_436_reg[2]),
        .Q(\filled_V_reg_133_reg_n_0_[2] ),
        .R(filled_V_reg_133));
  FDRE \filled_V_reg_133_reg[3] 
       (.C(ap_clk),
        .CE(filled_V_reg_1330),
        .D(filled_V_1_reg_436_reg[3]),
        .Q(\filled_V_reg_133_reg_n_0_[3] ),
        .R(filled_V_reg_133));
  CARRY4 icmp_ln1324_fu_195_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1324_fu_195_p2_carry_n_0,icmp_ln1324_fu_195_p2_carry_n_1,icmp_ln1324_fu_195_p2_carry_n_2,icmp_ln1324_fu_195_p2_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1324_fu_195_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1324_fu_195_p2_carry_i_1_n_0,icmp_ln1324_fu_195_p2_carry_i_2_n_0,icmp_ln1324_fu_195_p2_carry_i_3_n_0,icmp_ln1324_fu_195_p2_carry_i_4_n_0}));
  CARRY4 icmp_ln1324_fu_195_p2_carry__0
       (.CI(icmp_ln1324_fu_195_p2_carry_n_0),
        .CO({icmp_ln1324_fu_195_p2_carry__0_n_0,icmp_ln1324_fu_195_p2_carry__0_n_1,icmp_ln1324_fu_195_p2_carry__0_n_2,icmp_ln1324_fu_195_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1324_fu_195_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1324_fu_195_p2_carry__0_i_1_n_0,icmp_ln1324_fu_195_p2_carry__0_i_2_n_0,icmp_ln1324_fu_195_p2_carry__0_i_3_n_0,icmp_ln1324_fu_195_p2_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry__0_i_1
       (.I0(indvar_flatten_reg_111_reg[21]),
        .I1(mul_ln1310_reg_398[21]),
        .I2(indvar_flatten_reg_111_reg[22]),
        .I3(mul_ln1310_reg_398[22]),
        .I4(mul_ln1310_reg_398[23]),
        .I5(indvar_flatten_reg_111_reg[23]),
        .O(icmp_ln1324_fu_195_p2_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry__0_i_2
       (.I0(indvar_flatten_reg_111_reg[18]),
        .I1(mul_ln1310_reg_398[18]),
        .I2(indvar_flatten_reg_111_reg[19]),
        .I3(mul_ln1310_reg_398[19]),
        .I4(mul_ln1310_reg_398[20]),
        .I5(indvar_flatten_reg_111_reg[20]),
        .O(icmp_ln1324_fu_195_p2_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry__0_i_3
       (.I0(indvar_flatten_reg_111_reg[16]),
        .I1(mul_ln1310_reg_398[16]),
        .I2(indvar_flatten_reg_111_reg[15]),
        .I3(mul_ln1310_reg_398[15]),
        .I4(mul_ln1310_reg_398[17]),
        .I5(indvar_flatten_reg_111_reg[17]),
        .O(icmp_ln1324_fu_195_p2_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry__0_i_4
       (.I0(indvar_flatten_reg_111_reg[12]),
        .I1(mul_ln1310_reg_398[12]),
        .I2(indvar_flatten_reg_111_reg[13]),
        .I3(mul_ln1310_reg_398[13]),
        .I4(mul_ln1310_reg_398[14]),
        .I5(indvar_flatten_reg_111_reg[14]),
        .O(icmp_ln1324_fu_195_p2_carry__0_i_4_n_0));
  CARRY4 icmp_ln1324_fu_195_p2_carry__1
       (.CI(icmp_ln1324_fu_195_p2_carry__0_n_0),
        .CO({icmp_ln1324_fu_195_p2_carry__1_n_0,icmp_ln1324_fu_195_p2_carry__1_n_1,icmp_ln1324_fu_195_p2_carry__1_n_2,icmp_ln1324_fu_195_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1324_fu_195_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1324_fu_195_p2_carry__1_i_1_n_0,icmp_ln1324_fu_195_p2_carry__1_i_2_n_0,icmp_ln1324_fu_195_p2_carry__1_i_3_n_0,icmp_ln1324_fu_195_p2_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry__1_i_1
       (.I0(indvar_flatten_reg_111_reg[33]),
        .I1(mul_ln1310_reg_398[33]),
        .I2(indvar_flatten_reg_111_reg[34]),
        .I3(mul_ln1310_reg_398[34]),
        .I4(mul_ln1310_reg_398[35]),
        .I5(indvar_flatten_reg_111_reg[35]),
        .O(icmp_ln1324_fu_195_p2_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry__1_i_2
       (.I0(indvar_flatten_reg_111_reg[32]),
        .I1(mul_ln1310_reg_398[32]),
        .I2(indvar_flatten_reg_111_reg[30]),
        .I3(mul_ln1310_reg_398[30]),
        .I4(mul_ln1310_reg_398[31]),
        .I5(indvar_flatten_reg_111_reg[31]),
        .O(icmp_ln1324_fu_195_p2_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry__1_i_3
       (.I0(indvar_flatten_reg_111_reg[27]),
        .I1(mul_ln1310_reg_398[27]),
        .I2(indvar_flatten_reg_111_reg[28]),
        .I3(mul_ln1310_reg_398[28]),
        .I4(mul_ln1310_reg_398[29]),
        .I5(indvar_flatten_reg_111_reg[29]),
        .O(icmp_ln1324_fu_195_p2_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry__1_i_4
       (.I0(indvar_flatten_reg_111_reg[24]),
        .I1(mul_ln1310_reg_398[24]),
        .I2(indvar_flatten_reg_111_reg[25]),
        .I3(mul_ln1310_reg_398[25]),
        .I4(mul_ln1310_reg_398[26]),
        .I5(indvar_flatten_reg_111_reg[26]),
        .O(icmp_ln1324_fu_195_p2_carry__1_i_4_n_0));
  CARRY4 icmp_ln1324_fu_195_p2_carry__2
       (.CI(icmp_ln1324_fu_195_p2_carry__1_n_0),
        .CO({icmp_ln1324_fu_195_p2_carry__2_n_0,icmp_ln1324_fu_195_p2_carry__2_n_1,icmp_ln1324_fu_195_p2_carry__2_n_2,icmp_ln1324_fu_195_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1324_fu_195_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1324_fu_195_p2_carry__2_i_1_n_0,icmp_ln1324_fu_195_p2_carry__2_i_2_n_0,icmp_ln1324_fu_195_p2_carry__2_i_3_n_0,icmp_ln1324_fu_195_p2_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry__2_i_1
       (.I0(indvar_flatten_reg_111_reg[47]),
        .I1(mul_ln1310_reg_398[47]),
        .I2(indvar_flatten_reg_111_reg[45]),
        .I3(mul_ln1310_reg_398[45]),
        .I4(mul_ln1310_reg_398[46]),
        .I5(indvar_flatten_reg_111_reg[46]),
        .O(icmp_ln1324_fu_195_p2_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry__2_i_2
       (.I0(indvar_flatten_reg_111_reg[42]),
        .I1(mul_ln1310_reg_398[42]),
        .I2(indvar_flatten_reg_111_reg[43]),
        .I3(mul_ln1310_reg_398[43]),
        .I4(mul_ln1310_reg_398[44]),
        .I5(indvar_flatten_reg_111_reg[44]),
        .O(icmp_ln1324_fu_195_p2_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry__2_i_3
       (.I0(indvar_flatten_reg_111_reg[39]),
        .I1(mul_ln1310_reg_398[39]),
        .I2(indvar_flatten_reg_111_reg[40]),
        .I3(mul_ln1310_reg_398[40]),
        .I4(mul_ln1310_reg_398[41]),
        .I5(indvar_flatten_reg_111_reg[41]),
        .O(icmp_ln1324_fu_195_p2_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry__2_i_4
       (.I0(indvar_flatten_reg_111_reg[36]),
        .I1(mul_ln1310_reg_398[36]),
        .I2(indvar_flatten_reg_111_reg[37]),
        .I3(mul_ln1310_reg_398[37]),
        .I4(mul_ln1310_reg_398[38]),
        .I5(indvar_flatten_reg_111_reg[38]),
        .O(icmp_ln1324_fu_195_p2_carry__2_i_4_n_0));
  CARRY4 icmp_ln1324_fu_195_p2_carry__3
       (.CI(icmp_ln1324_fu_195_p2_carry__2_n_0),
        .CO({icmp_ln1324_fu_195_p2_carry__3_n_0,icmp_ln1324_fu_195_p2_carry__3_n_1,icmp_ln1324_fu_195_p2_carry__3_n_2,icmp_ln1324_fu_195_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1324_fu_195_p2_carry__3_O_UNCONNECTED[3:0]),
        .S({icmp_ln1324_fu_195_p2_carry__3_i_1_n_0,icmp_ln1324_fu_195_p2_carry__3_i_2_n_0,icmp_ln1324_fu_195_p2_carry__3_i_3_n_0,icmp_ln1324_fu_195_p2_carry__3_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry__3_i_1
       (.I0(indvar_flatten_reg_111_reg[57]),
        .I1(mul_ln1310_reg_398[57]),
        .I2(indvar_flatten_reg_111_reg[58]),
        .I3(mul_ln1310_reg_398[58]),
        .I4(mul_ln1310_reg_398[59]),
        .I5(indvar_flatten_reg_111_reg[59]),
        .O(icmp_ln1324_fu_195_p2_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry__3_i_2
       (.I0(indvar_flatten_reg_111_reg[54]),
        .I1(mul_ln1310_reg_398[54]),
        .I2(indvar_flatten_reg_111_reg[55]),
        .I3(mul_ln1310_reg_398[55]),
        .I4(mul_ln1310_reg_398[56]),
        .I5(indvar_flatten_reg_111_reg[56]),
        .O(icmp_ln1324_fu_195_p2_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry__3_i_3
       (.I0(indvar_flatten_reg_111_reg[52]),
        .I1(mul_ln1310_reg_398[52]),
        .I2(indvar_flatten_reg_111_reg[51]),
        .I3(mul_ln1310_reg_398[51]),
        .I4(mul_ln1310_reg_398[53]),
        .I5(indvar_flatten_reg_111_reg[53]),
        .O(icmp_ln1324_fu_195_p2_carry__3_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry__3_i_4
       (.I0(indvar_flatten_reg_111_reg[50]),
        .I1(mul_ln1310_reg_398[50]),
        .I2(indvar_flatten_reg_111_reg[48]),
        .I3(mul_ln1310_reg_398[48]),
        .I4(mul_ln1310_reg_398[49]),
        .I5(indvar_flatten_reg_111_reg[49]),
        .O(icmp_ln1324_fu_195_p2_carry__3_i_4_n_0));
  CARRY4 icmp_ln1324_fu_195_p2_carry__4
       (.CI(icmp_ln1324_fu_195_p2_carry__3_n_0),
        .CO({NLW_icmp_ln1324_fu_195_p2_carry__4_CO_UNCONNECTED[3:2],icmp_ln1324_fu_195_p2,icmp_ln1324_fu_195_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln1324_fu_195_p2_carry__4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln1324_fu_195_p2_carry__4_i_1_n_0,icmp_ln1324_fu_195_p2_carry__4_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    icmp_ln1324_fu_195_p2_carry__4_i_1
       (.I0(mul_ln1310_reg_398[63]),
        .I1(indvar_flatten_reg_111_reg[63]),
        .O(icmp_ln1324_fu_195_p2_carry__4_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry__4_i_2
       (.I0(indvar_flatten_reg_111_reg[60]),
        .I1(mul_ln1310_reg_398[60]),
        .I2(indvar_flatten_reg_111_reg[61]),
        .I3(mul_ln1310_reg_398[61]),
        .I4(mul_ln1310_reg_398[62]),
        .I5(indvar_flatten_reg_111_reg[62]),
        .O(icmp_ln1324_fu_195_p2_carry__4_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry_i_1
       (.I0(indvar_flatten_reg_111_reg[11]),
        .I1(mul_ln1310_reg_398[11]),
        .I2(indvar_flatten_reg_111_reg[9]),
        .I3(mul_ln1310_reg_398[9]),
        .I4(mul_ln1310_reg_398[10]),
        .I5(indvar_flatten_reg_111_reg[10]),
        .O(icmp_ln1324_fu_195_p2_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry_i_2
       (.I0(indvar_flatten_reg_111_reg[6]),
        .I1(mul_ln1310_reg_398[6]),
        .I2(indvar_flatten_reg_111_reg[7]),
        .I3(mul_ln1310_reg_398[7]),
        .I4(mul_ln1310_reg_398[8]),
        .I5(indvar_flatten_reg_111_reg[8]),
        .O(icmp_ln1324_fu_195_p2_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry_i_3
       (.I0(indvar_flatten_reg_111_reg[3]),
        .I1(mul_ln1310_reg_398[3]),
        .I2(indvar_flatten_reg_111_reg[4]),
        .I3(mul_ln1310_reg_398[4]),
        .I4(mul_ln1310_reg_398[5]),
        .I5(indvar_flatten_reg_111_reg[5]),
        .O(icmp_ln1324_fu_195_p2_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    icmp_ln1324_fu_195_p2_carry_i_4
       (.I0(indvar_flatten_reg_111_reg[1]),
        .I1(mul_ln1310_reg_398[1]),
        .I2(indvar_flatten_reg_111_reg[0]),
        .I3(mul_ln1310_reg_398[0]),
        .I4(mul_ln1310_reg_398[2]),
        .I5(indvar_flatten_reg_111_reg[2]),
        .O(icmp_ln1324_fu_195_p2_carry_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1324_reg_408[0]_i_1 
       (.I0(icmp_ln1324_fu_195_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I3(\icmp_ln1324_reg_408_reg_n_0_[0] ),
        .O(\icmp_ln1324_reg_408[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair699" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln1324_reg_408_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln1324_reg_408_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I3(\icmp_ln1324_reg_408_pp0_iter1_reg_reg_n_0_[0] ),
        .O(\icmp_ln1324_reg_408_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln1324_reg_408_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1324_reg_408_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(\icmp_ln1324_reg_408_pp0_iter1_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln1324_reg_408_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln1324_reg_408[0]_i_1_n_0 ),
        .Q(\icmp_ln1324_reg_408_reg_n_0_[0] ),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1329_fu_190_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln1329_fu_190_p2_carry_n_0,icmp_ln1329_fu_190_p2_carry_n_1,icmp_ln1329_fu_190_p2_carry_n_2,icmp_ln1329_fu_190_p2_carry_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1329_fu_190_p2_carry_i_1_n_0,icmp_ln1329_fu_190_p2_carry_i_2_n_0,icmp_ln1329_fu_190_p2_carry_i_3_n_0,icmp_ln1329_fu_190_p2_carry_i_4_n_0}),
        .O(NLW_icmp_ln1329_fu_190_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln1329_fu_190_p2_carry_i_5_n_0,icmp_ln1329_fu_190_p2_carry_i_6_n_0,icmp_ln1329_fu_190_p2_carry_i_7_n_0,icmp_ln1329_fu_190_p2_carry_i_8_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1329_fu_190_p2_carry__0
       (.CI(icmp_ln1329_fu_190_p2_carry_n_0),
        .CO({icmp_ln1329_fu_190_p2_carry__0_n_0,icmp_ln1329_fu_190_p2_carry__0_n_1,icmp_ln1329_fu_190_p2_carry__0_n_2,icmp_ln1329_fu_190_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1329_fu_190_p2_carry__0_i_1_n_0,icmp_ln1329_fu_190_p2_carry__0_i_2_n_0,icmp_ln1329_fu_190_p2_carry__0_i_3_n_0,icmp_ln1329_fu_190_p2_carry__0_i_4_n_0}),
        .O(NLW_icmp_ln1329_fu_190_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln1329_fu_190_p2_carry__0_i_5_n_0,icmp_ln1329_fu_190_p2_carry__0_i_6_n_0,icmp_ln1329_fu_190_p2_carry__0_i_7_n_0,icmp_ln1329_fu_190_p2_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_190_p2_carry__0_i_1
       (.I0(cols_bound_per_npc_read_reg_371[15]),
        .I1(\j_reg_122_reg_n_0_[15] ),
        .I2(cols_bound_per_npc_read_reg_371[14]),
        .I3(\j_reg_122_reg_n_0_[14] ),
        .O(icmp_ln1329_fu_190_p2_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_190_p2_carry__0_i_2
       (.I0(cols_bound_per_npc_read_reg_371[13]),
        .I1(\j_reg_122_reg_n_0_[13] ),
        .I2(cols_bound_per_npc_read_reg_371[12]),
        .I3(\j_reg_122_reg_n_0_[12] ),
        .O(icmp_ln1329_fu_190_p2_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_190_p2_carry__0_i_3
       (.I0(cols_bound_per_npc_read_reg_371[11]),
        .I1(\j_reg_122_reg_n_0_[11] ),
        .I2(cols_bound_per_npc_read_reg_371[10]),
        .I3(\j_reg_122_reg_n_0_[10] ),
        .O(icmp_ln1329_fu_190_p2_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_190_p2_carry__0_i_4
       (.I0(cols_bound_per_npc_read_reg_371[9]),
        .I1(\j_reg_122_reg_n_0_[9] ),
        .I2(cols_bound_per_npc_read_reg_371[8]),
        .I3(\j_reg_122_reg_n_0_[8] ),
        .O(icmp_ln1329_fu_190_p2_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_190_p2_carry__0_i_5
       (.I0(\j_reg_122_reg_n_0_[15] ),
        .I1(cols_bound_per_npc_read_reg_371[15]),
        .I2(\j_reg_122_reg_n_0_[14] ),
        .I3(cols_bound_per_npc_read_reg_371[14]),
        .O(icmp_ln1329_fu_190_p2_carry__0_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_190_p2_carry__0_i_6
       (.I0(\j_reg_122_reg_n_0_[13] ),
        .I1(cols_bound_per_npc_read_reg_371[13]),
        .I2(\j_reg_122_reg_n_0_[12] ),
        .I3(cols_bound_per_npc_read_reg_371[12]),
        .O(icmp_ln1329_fu_190_p2_carry__0_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_190_p2_carry__0_i_7
       (.I0(\j_reg_122_reg_n_0_[11] ),
        .I1(cols_bound_per_npc_read_reg_371[11]),
        .I2(\j_reg_122_reg_n_0_[10] ),
        .I3(cols_bound_per_npc_read_reg_371[10]),
        .O(icmp_ln1329_fu_190_p2_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_190_p2_carry__0_i_8
       (.I0(\j_reg_122_reg_n_0_[9] ),
        .I1(cols_bound_per_npc_read_reg_371[9]),
        .I2(\j_reg_122_reg_n_0_[8] ),
        .I3(cols_bound_per_npc_read_reg_371[8]),
        .O(icmp_ln1329_fu_190_p2_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1329_fu_190_p2_carry__1
       (.CI(icmp_ln1329_fu_190_p2_carry__0_n_0),
        .CO({icmp_ln1329_fu_190_p2_carry__1_n_0,icmp_ln1329_fu_190_p2_carry__1_n_1,icmp_ln1329_fu_190_p2_carry__1_n_2,icmp_ln1329_fu_190_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1329_fu_190_p2_carry__1_i_1_n_0,icmp_ln1329_fu_190_p2_carry__1_i_2_n_0,icmp_ln1329_fu_190_p2_carry__1_i_3_n_0,icmp_ln1329_fu_190_p2_carry__1_i_4_n_0}),
        .O(NLW_icmp_ln1329_fu_190_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({icmp_ln1329_fu_190_p2_carry__1_i_5_n_0,icmp_ln1329_fu_190_p2_carry__1_i_6_n_0,icmp_ln1329_fu_190_p2_carry__1_i_7_n_0,icmp_ln1329_fu_190_p2_carry__1_i_8_n_0}));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_190_p2_carry__1_i_1
       (.I0(cols_bound_per_npc_read_reg_371[23]),
        .I1(\j_reg_122_reg_n_0_[23] ),
        .I2(cols_bound_per_npc_read_reg_371[22]),
        .I3(\j_reg_122_reg_n_0_[22] ),
        .O(icmp_ln1329_fu_190_p2_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_190_p2_carry__1_i_2
       (.I0(cols_bound_per_npc_read_reg_371[21]),
        .I1(\j_reg_122_reg_n_0_[21] ),
        .I2(cols_bound_per_npc_read_reg_371[20]),
        .I3(\j_reg_122_reg_n_0_[20] ),
        .O(icmp_ln1329_fu_190_p2_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_190_p2_carry__1_i_3
       (.I0(cols_bound_per_npc_read_reg_371[19]),
        .I1(\j_reg_122_reg_n_0_[19] ),
        .I2(cols_bound_per_npc_read_reg_371[18]),
        .I3(\j_reg_122_reg_n_0_[18] ),
        .O(icmp_ln1329_fu_190_p2_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_190_p2_carry__1_i_4
       (.I0(cols_bound_per_npc_read_reg_371[17]),
        .I1(\j_reg_122_reg_n_0_[17] ),
        .I2(cols_bound_per_npc_read_reg_371[16]),
        .I3(\j_reg_122_reg_n_0_[16] ),
        .O(icmp_ln1329_fu_190_p2_carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_190_p2_carry__1_i_5
       (.I0(\j_reg_122_reg_n_0_[23] ),
        .I1(cols_bound_per_npc_read_reg_371[23]),
        .I2(\j_reg_122_reg_n_0_[22] ),
        .I3(cols_bound_per_npc_read_reg_371[22]),
        .O(icmp_ln1329_fu_190_p2_carry__1_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_190_p2_carry__1_i_6
       (.I0(\j_reg_122_reg_n_0_[21] ),
        .I1(cols_bound_per_npc_read_reg_371[21]),
        .I2(\j_reg_122_reg_n_0_[20] ),
        .I3(cols_bound_per_npc_read_reg_371[20]),
        .O(icmp_ln1329_fu_190_p2_carry__1_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_190_p2_carry__1_i_7
       (.I0(\j_reg_122_reg_n_0_[19] ),
        .I1(cols_bound_per_npc_read_reg_371[19]),
        .I2(\j_reg_122_reg_n_0_[18] ),
        .I3(cols_bound_per_npc_read_reg_371[18]),
        .O(icmp_ln1329_fu_190_p2_carry__1_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_190_p2_carry__1_i_8
       (.I0(\j_reg_122_reg_n_0_[17] ),
        .I1(cols_bound_per_npc_read_reg_371[17]),
        .I2(\j_reg_122_reg_n_0_[16] ),
        .I3(cols_bound_per_npc_read_reg_371[16]),
        .O(icmp_ln1329_fu_190_p2_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln1329_fu_190_p2_carry__2
       (.CI(icmp_ln1329_fu_190_p2_carry__1_n_0),
        .CO({icmp_ln1329_fu_190_p2_carry__2_n_0,icmp_ln1329_fu_190_p2_carry__2_n_1,icmp_ln1329_fu_190_p2_carry__2_n_2,icmp_ln1329_fu_190_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({icmp_ln1329_fu_190_p2_carry__2_i_1_n_0,icmp_ln1329_fu_190_p2_carry__2_i_2_n_0,icmp_ln1329_fu_190_p2_carry__2_i_3_n_0,icmp_ln1329_fu_190_p2_carry__2_i_4_n_0}),
        .O(NLW_icmp_ln1329_fu_190_p2_carry__2_O_UNCONNECTED[3:0]),
        .S({icmp_ln1329_fu_190_p2_carry__2_i_5_n_0,icmp_ln1329_fu_190_p2_carry__2_i_6_n_0,icmp_ln1329_fu_190_p2_carry__2_i_7_n_0,icmp_ln1329_fu_190_p2_carry__2_i_8_n_0}));
  LUT3 #(
    .INIT(8'h04)) 
    icmp_ln1329_fu_190_p2_carry__2_i_1
       (.I0(cols_bound_per_npc_read_reg_371[31]),
        .I1(cols_bound_per_npc_read_reg_371[30]),
        .I2(\j_reg_122_reg_n_0_[30] ),
        .O(icmp_ln1329_fu_190_p2_carry__2_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_190_p2_carry__2_i_2
       (.I0(cols_bound_per_npc_read_reg_371[29]),
        .I1(\j_reg_122_reg_n_0_[29] ),
        .I2(cols_bound_per_npc_read_reg_371[28]),
        .I3(\j_reg_122_reg_n_0_[28] ),
        .O(icmp_ln1329_fu_190_p2_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_190_p2_carry__2_i_3
       (.I0(cols_bound_per_npc_read_reg_371[27]),
        .I1(\j_reg_122_reg_n_0_[27] ),
        .I2(cols_bound_per_npc_read_reg_371[26]),
        .I3(\j_reg_122_reg_n_0_[26] ),
        .O(icmp_ln1329_fu_190_p2_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_190_p2_carry__2_i_4
       (.I0(cols_bound_per_npc_read_reg_371[25]),
        .I1(\j_reg_122_reg_n_0_[25] ),
        .I2(cols_bound_per_npc_read_reg_371[24]),
        .I3(\j_reg_122_reg_n_0_[24] ),
        .O(icmp_ln1329_fu_190_p2_carry__2_i_4_n_0));
  LUT3 #(
    .INIT(8'h41)) 
    icmp_ln1329_fu_190_p2_carry__2_i_5
       (.I0(cols_bound_per_npc_read_reg_371[31]),
        .I1(\j_reg_122_reg_n_0_[30] ),
        .I2(cols_bound_per_npc_read_reg_371[30]),
        .O(icmp_ln1329_fu_190_p2_carry__2_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_190_p2_carry__2_i_6
       (.I0(\j_reg_122_reg_n_0_[29] ),
        .I1(cols_bound_per_npc_read_reg_371[29]),
        .I2(\j_reg_122_reg_n_0_[28] ),
        .I3(cols_bound_per_npc_read_reg_371[28]),
        .O(icmp_ln1329_fu_190_p2_carry__2_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_190_p2_carry__2_i_7
       (.I0(\j_reg_122_reg_n_0_[27] ),
        .I1(cols_bound_per_npc_read_reg_371[27]),
        .I2(\j_reg_122_reg_n_0_[26] ),
        .I3(cols_bound_per_npc_read_reg_371[26]),
        .O(icmp_ln1329_fu_190_p2_carry__2_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_190_p2_carry__2_i_8
       (.I0(\j_reg_122_reg_n_0_[25] ),
        .I1(cols_bound_per_npc_read_reg_371[25]),
        .I2(\j_reg_122_reg_n_0_[24] ),
        .I3(cols_bound_per_npc_read_reg_371[24]),
        .O(icmp_ln1329_fu_190_p2_carry__2_i_8_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_190_p2_carry_i_1
       (.I0(cols_bound_per_npc_read_reg_371[7]),
        .I1(\j_reg_122_reg_n_0_[7] ),
        .I2(cols_bound_per_npc_read_reg_371[6]),
        .I3(\j_reg_122_reg_n_0_[6] ),
        .O(icmp_ln1329_fu_190_p2_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_190_p2_carry_i_2
       (.I0(cols_bound_per_npc_read_reg_371[5]),
        .I1(\j_reg_122_reg_n_0_[5] ),
        .I2(cols_bound_per_npc_read_reg_371[4]),
        .I3(\j_reg_122_reg_n_0_[4] ),
        .O(icmp_ln1329_fu_190_p2_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_190_p2_carry_i_3
       (.I0(cols_bound_per_npc_read_reg_371[3]),
        .I1(\j_reg_122_reg_n_0_[3] ),
        .I2(cols_bound_per_npc_read_reg_371[2]),
        .I3(\j_reg_122_reg_n_0_[2] ),
        .O(icmp_ln1329_fu_190_p2_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h22B2)) 
    icmp_ln1329_fu_190_p2_carry_i_4
       (.I0(cols_bound_per_npc_read_reg_371[1]),
        .I1(\j_reg_122_reg_n_0_[1] ),
        .I2(cols_bound_per_npc_read_reg_371[0]),
        .I3(\j_reg_122_reg_n_0_[0] ),
        .O(icmp_ln1329_fu_190_p2_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_190_p2_carry_i_5
       (.I0(\j_reg_122_reg_n_0_[7] ),
        .I1(cols_bound_per_npc_read_reg_371[7]),
        .I2(\j_reg_122_reg_n_0_[6] ),
        .I3(cols_bound_per_npc_read_reg_371[6]),
        .O(icmp_ln1329_fu_190_p2_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_190_p2_carry_i_6
       (.I0(\j_reg_122_reg_n_0_[5] ),
        .I1(cols_bound_per_npc_read_reg_371[5]),
        .I2(\j_reg_122_reg_n_0_[4] ),
        .I3(cols_bound_per_npc_read_reg_371[4]),
        .O(icmp_ln1329_fu_190_p2_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_190_p2_carry_i_7
       (.I0(\j_reg_122_reg_n_0_[3] ),
        .I1(cols_bound_per_npc_read_reg_371[3]),
        .I2(\j_reg_122_reg_n_0_[2] ),
        .I3(cols_bound_per_npc_read_reg_371[2]),
        .O(icmp_ln1329_fu_190_p2_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln1329_fu_190_p2_carry_i_8
       (.I0(\j_reg_122_reg_n_0_[1] ),
        .I1(cols_bound_per_npc_read_reg_371[1]),
        .I2(\j_reg_122_reg_n_0_[0] ),
        .I3(cols_bound_per_npc_read_reg_371[0]),
        .O(icmp_ln1329_fu_190_p2_carry_i_8_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    \icmp_ln878_reg_427[0]_i_1 
       (.I0(\icmp_ln1324_reg_408_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .O(\icmp_ln878_reg_427[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0400040404440404)) 
    \icmp_ln878_reg_427[0]_i_2 
       (.I0(last_blk_width_read_reg_388),
        .I1(bLast_reg_412),
        .I2(\filled_V_reg_133_reg_n_0_[3] ),
        .I3(\icmp_ln1324_reg_408_pp0_iter1_reg_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(filled_V_1_reg_436_reg[3]),
        .O(icmp_ln878_fu_252_p2));
  FDRE \icmp_ln878_reg_427_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_427[0]_i_1_n_0 ),
        .D(icmp_ln878_fu_252_p2),
        .Q(icmp_ln878_reg_427),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \indvar_flatten_reg_111[0]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(indvar_flatten_reg_1110),
        .O(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_111[0]_i_3 
       (.I0(indvar_flatten_reg_111_reg[0]),
        .O(\indvar_flatten_reg_111[0]_i_3_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[0]_i_2_n_7 ),
        .Q(indvar_flatten_reg_111_reg[0]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_111_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\indvar_flatten_reg_111_reg[0]_i_2_n_0 ,\indvar_flatten_reg_111_reg[0]_i_2_n_1 ,\indvar_flatten_reg_111_reg[0]_i_2_n_2 ,\indvar_flatten_reg_111_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\indvar_flatten_reg_111_reg[0]_i_2_n_4 ,\indvar_flatten_reg_111_reg[0]_i_2_n_5 ,\indvar_flatten_reg_111_reg[0]_i_2_n_6 ,\indvar_flatten_reg_111_reg[0]_i_2_n_7 }),
        .S({indvar_flatten_reg_111_reg[3:1],\indvar_flatten_reg_111[0]_i_3_n_0 }));
  FDRE \indvar_flatten_reg_111_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[8]_i_1_n_5 ),
        .Q(indvar_flatten_reg_111_reg[10]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[8]_i_1_n_4 ),
        .Q(indvar_flatten_reg_111_reg[11]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[12]_i_1_n_7 ),
        .Q(indvar_flatten_reg_111_reg[12]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_111_reg[12]_i_1 
       (.CI(\indvar_flatten_reg_111_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_111_reg[12]_i_1_n_0 ,\indvar_flatten_reg_111_reg[12]_i_1_n_1 ,\indvar_flatten_reg_111_reg[12]_i_1_n_2 ,\indvar_flatten_reg_111_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_111_reg[12]_i_1_n_4 ,\indvar_flatten_reg_111_reg[12]_i_1_n_5 ,\indvar_flatten_reg_111_reg[12]_i_1_n_6 ,\indvar_flatten_reg_111_reg[12]_i_1_n_7 }),
        .S(indvar_flatten_reg_111_reg[15:12]));
  FDRE \indvar_flatten_reg_111_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[12]_i_1_n_6 ),
        .Q(indvar_flatten_reg_111_reg[13]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[12]_i_1_n_5 ),
        .Q(indvar_flatten_reg_111_reg[14]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[12]_i_1_n_4 ),
        .Q(indvar_flatten_reg_111_reg[15]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[16]_i_1_n_7 ),
        .Q(indvar_flatten_reg_111_reg[16]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_111_reg[16]_i_1 
       (.CI(\indvar_flatten_reg_111_reg[12]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_111_reg[16]_i_1_n_0 ,\indvar_flatten_reg_111_reg[16]_i_1_n_1 ,\indvar_flatten_reg_111_reg[16]_i_1_n_2 ,\indvar_flatten_reg_111_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_111_reg[16]_i_1_n_4 ,\indvar_flatten_reg_111_reg[16]_i_1_n_5 ,\indvar_flatten_reg_111_reg[16]_i_1_n_6 ,\indvar_flatten_reg_111_reg[16]_i_1_n_7 }),
        .S(indvar_flatten_reg_111_reg[19:16]));
  FDRE \indvar_flatten_reg_111_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[16]_i_1_n_6 ),
        .Q(indvar_flatten_reg_111_reg[17]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[16]_i_1_n_5 ),
        .Q(indvar_flatten_reg_111_reg[18]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[16]_i_1_n_4 ),
        .Q(indvar_flatten_reg_111_reg[19]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[0]_i_2_n_6 ),
        .Q(indvar_flatten_reg_111_reg[1]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[20]_i_1_n_7 ),
        .Q(indvar_flatten_reg_111_reg[20]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_111_reg[20]_i_1 
       (.CI(\indvar_flatten_reg_111_reg[16]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_111_reg[20]_i_1_n_0 ,\indvar_flatten_reg_111_reg[20]_i_1_n_1 ,\indvar_flatten_reg_111_reg[20]_i_1_n_2 ,\indvar_flatten_reg_111_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_111_reg[20]_i_1_n_4 ,\indvar_flatten_reg_111_reg[20]_i_1_n_5 ,\indvar_flatten_reg_111_reg[20]_i_1_n_6 ,\indvar_flatten_reg_111_reg[20]_i_1_n_7 }),
        .S(indvar_flatten_reg_111_reg[23:20]));
  FDRE \indvar_flatten_reg_111_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[20]_i_1_n_6 ),
        .Q(indvar_flatten_reg_111_reg[21]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[20]_i_1_n_5 ),
        .Q(indvar_flatten_reg_111_reg[22]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[20]_i_1_n_4 ),
        .Q(indvar_flatten_reg_111_reg[23]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[24]_i_1_n_7 ),
        .Q(indvar_flatten_reg_111_reg[24]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_111_reg[24]_i_1 
       (.CI(\indvar_flatten_reg_111_reg[20]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_111_reg[24]_i_1_n_0 ,\indvar_flatten_reg_111_reg[24]_i_1_n_1 ,\indvar_flatten_reg_111_reg[24]_i_1_n_2 ,\indvar_flatten_reg_111_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_111_reg[24]_i_1_n_4 ,\indvar_flatten_reg_111_reg[24]_i_1_n_5 ,\indvar_flatten_reg_111_reg[24]_i_1_n_6 ,\indvar_flatten_reg_111_reg[24]_i_1_n_7 }),
        .S(indvar_flatten_reg_111_reg[27:24]));
  FDRE \indvar_flatten_reg_111_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[24]_i_1_n_6 ),
        .Q(indvar_flatten_reg_111_reg[25]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[24]_i_1_n_5 ),
        .Q(indvar_flatten_reg_111_reg[26]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[24]_i_1_n_4 ),
        .Q(indvar_flatten_reg_111_reg[27]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[28]_i_1_n_7 ),
        .Q(indvar_flatten_reg_111_reg[28]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_111_reg[28]_i_1 
       (.CI(\indvar_flatten_reg_111_reg[24]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_111_reg[28]_i_1_n_0 ,\indvar_flatten_reg_111_reg[28]_i_1_n_1 ,\indvar_flatten_reg_111_reg[28]_i_1_n_2 ,\indvar_flatten_reg_111_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_111_reg[28]_i_1_n_4 ,\indvar_flatten_reg_111_reg[28]_i_1_n_5 ,\indvar_flatten_reg_111_reg[28]_i_1_n_6 ,\indvar_flatten_reg_111_reg[28]_i_1_n_7 }),
        .S(indvar_flatten_reg_111_reg[31:28]));
  FDRE \indvar_flatten_reg_111_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[28]_i_1_n_6 ),
        .Q(indvar_flatten_reg_111_reg[29]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[0]_i_2_n_5 ),
        .Q(indvar_flatten_reg_111_reg[2]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[28]_i_1_n_5 ),
        .Q(indvar_flatten_reg_111_reg[30]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[31] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[28]_i_1_n_4 ),
        .Q(indvar_flatten_reg_111_reg[31]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[32] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[32]_i_1_n_7 ),
        .Q(indvar_flatten_reg_111_reg[32]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_111_reg[32]_i_1 
       (.CI(\indvar_flatten_reg_111_reg[28]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_111_reg[32]_i_1_n_0 ,\indvar_flatten_reg_111_reg[32]_i_1_n_1 ,\indvar_flatten_reg_111_reg[32]_i_1_n_2 ,\indvar_flatten_reg_111_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_111_reg[32]_i_1_n_4 ,\indvar_flatten_reg_111_reg[32]_i_1_n_5 ,\indvar_flatten_reg_111_reg[32]_i_1_n_6 ,\indvar_flatten_reg_111_reg[32]_i_1_n_7 }),
        .S(indvar_flatten_reg_111_reg[35:32]));
  FDRE \indvar_flatten_reg_111_reg[33] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[32]_i_1_n_6 ),
        .Q(indvar_flatten_reg_111_reg[33]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[34] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[32]_i_1_n_5 ),
        .Q(indvar_flatten_reg_111_reg[34]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[35] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[32]_i_1_n_4 ),
        .Q(indvar_flatten_reg_111_reg[35]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[36] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[36]_i_1_n_7 ),
        .Q(indvar_flatten_reg_111_reg[36]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_111_reg[36]_i_1 
       (.CI(\indvar_flatten_reg_111_reg[32]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_111_reg[36]_i_1_n_0 ,\indvar_flatten_reg_111_reg[36]_i_1_n_1 ,\indvar_flatten_reg_111_reg[36]_i_1_n_2 ,\indvar_flatten_reg_111_reg[36]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_111_reg[36]_i_1_n_4 ,\indvar_flatten_reg_111_reg[36]_i_1_n_5 ,\indvar_flatten_reg_111_reg[36]_i_1_n_6 ,\indvar_flatten_reg_111_reg[36]_i_1_n_7 }),
        .S(indvar_flatten_reg_111_reg[39:36]));
  FDRE \indvar_flatten_reg_111_reg[37] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[36]_i_1_n_6 ),
        .Q(indvar_flatten_reg_111_reg[37]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[38] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[36]_i_1_n_5 ),
        .Q(indvar_flatten_reg_111_reg[38]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[39] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[36]_i_1_n_4 ),
        .Q(indvar_flatten_reg_111_reg[39]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[0]_i_2_n_4 ),
        .Q(indvar_flatten_reg_111_reg[3]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[40] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[40]_i_1_n_7 ),
        .Q(indvar_flatten_reg_111_reg[40]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_111_reg[40]_i_1 
       (.CI(\indvar_flatten_reg_111_reg[36]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_111_reg[40]_i_1_n_0 ,\indvar_flatten_reg_111_reg[40]_i_1_n_1 ,\indvar_flatten_reg_111_reg[40]_i_1_n_2 ,\indvar_flatten_reg_111_reg[40]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_111_reg[40]_i_1_n_4 ,\indvar_flatten_reg_111_reg[40]_i_1_n_5 ,\indvar_flatten_reg_111_reg[40]_i_1_n_6 ,\indvar_flatten_reg_111_reg[40]_i_1_n_7 }),
        .S(indvar_flatten_reg_111_reg[43:40]));
  FDRE \indvar_flatten_reg_111_reg[41] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[40]_i_1_n_6 ),
        .Q(indvar_flatten_reg_111_reg[41]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[42] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[40]_i_1_n_5 ),
        .Q(indvar_flatten_reg_111_reg[42]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[43] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[40]_i_1_n_4 ),
        .Q(indvar_flatten_reg_111_reg[43]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[44] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[44]_i_1_n_7 ),
        .Q(indvar_flatten_reg_111_reg[44]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_111_reg[44]_i_1 
       (.CI(\indvar_flatten_reg_111_reg[40]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_111_reg[44]_i_1_n_0 ,\indvar_flatten_reg_111_reg[44]_i_1_n_1 ,\indvar_flatten_reg_111_reg[44]_i_1_n_2 ,\indvar_flatten_reg_111_reg[44]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_111_reg[44]_i_1_n_4 ,\indvar_flatten_reg_111_reg[44]_i_1_n_5 ,\indvar_flatten_reg_111_reg[44]_i_1_n_6 ,\indvar_flatten_reg_111_reg[44]_i_1_n_7 }),
        .S(indvar_flatten_reg_111_reg[47:44]));
  FDRE \indvar_flatten_reg_111_reg[45] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[44]_i_1_n_6 ),
        .Q(indvar_flatten_reg_111_reg[45]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[46] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[44]_i_1_n_5 ),
        .Q(indvar_flatten_reg_111_reg[46]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[47] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[44]_i_1_n_4 ),
        .Q(indvar_flatten_reg_111_reg[47]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[48] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[48]_i_1_n_7 ),
        .Q(indvar_flatten_reg_111_reg[48]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_111_reg[48]_i_1 
       (.CI(\indvar_flatten_reg_111_reg[44]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_111_reg[48]_i_1_n_0 ,\indvar_flatten_reg_111_reg[48]_i_1_n_1 ,\indvar_flatten_reg_111_reg[48]_i_1_n_2 ,\indvar_flatten_reg_111_reg[48]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_111_reg[48]_i_1_n_4 ,\indvar_flatten_reg_111_reg[48]_i_1_n_5 ,\indvar_flatten_reg_111_reg[48]_i_1_n_6 ,\indvar_flatten_reg_111_reg[48]_i_1_n_7 }),
        .S(indvar_flatten_reg_111_reg[51:48]));
  FDRE \indvar_flatten_reg_111_reg[49] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[48]_i_1_n_6 ),
        .Q(indvar_flatten_reg_111_reg[49]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[4]_i_1_n_7 ),
        .Q(indvar_flatten_reg_111_reg[4]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_111_reg[4]_i_1 
       (.CI(\indvar_flatten_reg_111_reg[0]_i_2_n_0 ),
        .CO({\indvar_flatten_reg_111_reg[4]_i_1_n_0 ,\indvar_flatten_reg_111_reg[4]_i_1_n_1 ,\indvar_flatten_reg_111_reg[4]_i_1_n_2 ,\indvar_flatten_reg_111_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_111_reg[4]_i_1_n_4 ,\indvar_flatten_reg_111_reg[4]_i_1_n_5 ,\indvar_flatten_reg_111_reg[4]_i_1_n_6 ,\indvar_flatten_reg_111_reg[4]_i_1_n_7 }),
        .S(indvar_flatten_reg_111_reg[7:4]));
  FDRE \indvar_flatten_reg_111_reg[50] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[48]_i_1_n_5 ),
        .Q(indvar_flatten_reg_111_reg[50]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[51] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[48]_i_1_n_4 ),
        .Q(indvar_flatten_reg_111_reg[51]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[52] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[52]_i_1_n_7 ),
        .Q(indvar_flatten_reg_111_reg[52]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_111_reg[52]_i_1 
       (.CI(\indvar_flatten_reg_111_reg[48]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_111_reg[52]_i_1_n_0 ,\indvar_flatten_reg_111_reg[52]_i_1_n_1 ,\indvar_flatten_reg_111_reg[52]_i_1_n_2 ,\indvar_flatten_reg_111_reg[52]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_111_reg[52]_i_1_n_4 ,\indvar_flatten_reg_111_reg[52]_i_1_n_5 ,\indvar_flatten_reg_111_reg[52]_i_1_n_6 ,\indvar_flatten_reg_111_reg[52]_i_1_n_7 }),
        .S(indvar_flatten_reg_111_reg[55:52]));
  FDRE \indvar_flatten_reg_111_reg[53] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[52]_i_1_n_6 ),
        .Q(indvar_flatten_reg_111_reg[53]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[54] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[52]_i_1_n_5 ),
        .Q(indvar_flatten_reg_111_reg[54]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[55] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[52]_i_1_n_4 ),
        .Q(indvar_flatten_reg_111_reg[55]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[56] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[56]_i_1_n_7 ),
        .Q(indvar_flatten_reg_111_reg[56]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_111_reg[56]_i_1 
       (.CI(\indvar_flatten_reg_111_reg[52]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_111_reg[56]_i_1_n_0 ,\indvar_flatten_reg_111_reg[56]_i_1_n_1 ,\indvar_flatten_reg_111_reg[56]_i_1_n_2 ,\indvar_flatten_reg_111_reg[56]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_111_reg[56]_i_1_n_4 ,\indvar_flatten_reg_111_reg[56]_i_1_n_5 ,\indvar_flatten_reg_111_reg[56]_i_1_n_6 ,\indvar_flatten_reg_111_reg[56]_i_1_n_7 }),
        .S(indvar_flatten_reg_111_reg[59:56]));
  FDRE \indvar_flatten_reg_111_reg[57] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[56]_i_1_n_6 ),
        .Q(indvar_flatten_reg_111_reg[57]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[58] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[56]_i_1_n_5 ),
        .Q(indvar_flatten_reg_111_reg[58]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[59] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[56]_i_1_n_4 ),
        .Q(indvar_flatten_reg_111_reg[59]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[4]_i_1_n_6 ),
        .Q(indvar_flatten_reg_111_reg[5]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[60] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[60]_i_1_n_7 ),
        .Q(indvar_flatten_reg_111_reg[60]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_111_reg[60]_i_1 
       (.CI(\indvar_flatten_reg_111_reg[56]_i_1_n_0 ),
        .CO({\NLW_indvar_flatten_reg_111_reg[60]_i_1_CO_UNCONNECTED [3],\indvar_flatten_reg_111_reg[60]_i_1_n_1 ,\indvar_flatten_reg_111_reg[60]_i_1_n_2 ,\indvar_flatten_reg_111_reg[60]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_111_reg[60]_i_1_n_4 ,\indvar_flatten_reg_111_reg[60]_i_1_n_5 ,\indvar_flatten_reg_111_reg[60]_i_1_n_6 ,\indvar_flatten_reg_111_reg[60]_i_1_n_7 }),
        .S(indvar_flatten_reg_111_reg[63:60]));
  FDRE \indvar_flatten_reg_111_reg[61] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[60]_i_1_n_6 ),
        .Q(indvar_flatten_reg_111_reg[61]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[62] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[60]_i_1_n_5 ),
        .Q(indvar_flatten_reg_111_reg[62]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[63] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[60]_i_1_n_4 ),
        .Q(indvar_flatten_reg_111_reg[63]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[4]_i_1_n_5 ),
        .Q(indvar_flatten_reg_111_reg[6]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[4]_i_1_n_4 ),
        .Q(indvar_flatten_reg_111_reg[7]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  FDRE \indvar_flatten_reg_111_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[8]_i_1_n_7 ),
        .Q(indvar_flatten_reg_111_reg[8]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \indvar_flatten_reg_111_reg[8]_i_1 
       (.CI(\indvar_flatten_reg_111_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten_reg_111_reg[8]_i_1_n_0 ,\indvar_flatten_reg_111_reg[8]_i_1_n_1 ,\indvar_flatten_reg_111_reg[8]_i_1_n_2 ,\indvar_flatten_reg_111_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\indvar_flatten_reg_111_reg[8]_i_1_n_4 ,\indvar_flatten_reg_111_reg[8]_i_1_n_5 ,\indvar_flatten_reg_111_reg[8]_i_1_n_6 ,\indvar_flatten_reg_111_reg[8]_i_1_n_7 }),
        .S(indvar_flatten_reg_111_reg[11:8]));
  FDRE \indvar_flatten_reg_111_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(\indvar_flatten_reg_111_reg[8]_i_1_n_6 ),
        .Q(indvar_flatten_reg_111_reg[9]),
        .R(\indvar_flatten_reg_111[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT5 #(
    .INIT(32'h00007FFF)) 
    internal_full_n_i_2__28
       (.I0(imgOutput_data_empty_n),
        .I1(\mOutPtr_reg[0] ),
        .I2(\icmp_ln878_reg_427[0]_i_1_n_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair694" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    internal_full_n_i_3__13
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\icmp_ln878_reg_427[0]_i_1_n_0 ),
        .I2(\mOutPtr_reg[0] ),
        .I3(imgOutput_data_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .O(mOutPtr110_out));
  LUT4 #(
    .INIT(16'h5F22)) 
    \j_reg_122[0]_i_1 
       (.I0(\j_reg_122_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state3),
        .I2(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I3(indvar_flatten_reg_1110),
        .O(\j_reg_122[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h3A)) 
    \j_reg_122[30]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(icmp_ln1329_fu_190_p2_carry__2_n_0),
        .I2(indvar_flatten_reg_1110),
        .O(j_reg_122));
  LUT4 #(
    .INIT(16'h0020)) 
    \j_reg_122[30]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln1324_fu_195_p2),
        .O(indvar_flatten_reg_1110));
  FDRE \j_reg_122_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\j_reg_122[0]_i_1_n_0 ),
        .Q(\j_reg_122_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \j_reg_122_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[10]),
        .Q(\j_reg_122_reg_n_0_[10] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[11] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[11]),
        .Q(\j_reg_122_reg_n_0_[11] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[12] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[12]),
        .Q(\j_reg_122_reg_n_0_[12] ),
        .R(j_reg_122));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_122_reg[12]_i_1 
       (.CI(\j_reg_122_reg[8]_i_1_n_0 ),
        .CO({\j_reg_122_reg[12]_i_1_n_0 ,\j_reg_122_reg[12]_i_1_n_1 ,\j_reg_122_reg[12]_i_1_n_2 ,\j_reg_122_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1329_fu_217_p2[12:9]),
        .S({\j_reg_122_reg_n_0_[12] ,\j_reg_122_reg_n_0_[11] ,\j_reg_122_reg_n_0_[10] ,\j_reg_122_reg_n_0_[9] }));
  FDRE \j_reg_122_reg[13] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[13]),
        .Q(\j_reg_122_reg_n_0_[13] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[14] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[14]),
        .Q(\j_reg_122_reg_n_0_[14] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[15] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[15]),
        .Q(\j_reg_122_reg_n_0_[15] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[16] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[16]),
        .Q(\j_reg_122_reg_n_0_[16] ),
        .R(j_reg_122));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_122_reg[16]_i_1 
       (.CI(\j_reg_122_reg[12]_i_1_n_0 ),
        .CO({\j_reg_122_reg[16]_i_1_n_0 ,\j_reg_122_reg[16]_i_1_n_1 ,\j_reg_122_reg[16]_i_1_n_2 ,\j_reg_122_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1329_fu_217_p2[16:13]),
        .S({\j_reg_122_reg_n_0_[16] ,\j_reg_122_reg_n_0_[15] ,\j_reg_122_reg_n_0_[14] ,\j_reg_122_reg_n_0_[13] }));
  FDRE \j_reg_122_reg[17] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[17]),
        .Q(\j_reg_122_reg_n_0_[17] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[18] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[18]),
        .Q(\j_reg_122_reg_n_0_[18] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[19] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[19]),
        .Q(\j_reg_122_reg_n_0_[19] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[1]),
        .Q(\j_reg_122_reg_n_0_[1] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[20] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[20]),
        .Q(\j_reg_122_reg_n_0_[20] ),
        .R(j_reg_122));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_122_reg[20]_i_1 
       (.CI(\j_reg_122_reg[16]_i_1_n_0 ),
        .CO({\j_reg_122_reg[20]_i_1_n_0 ,\j_reg_122_reg[20]_i_1_n_1 ,\j_reg_122_reg[20]_i_1_n_2 ,\j_reg_122_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1329_fu_217_p2[20:17]),
        .S({\j_reg_122_reg_n_0_[20] ,\j_reg_122_reg_n_0_[19] ,\j_reg_122_reg_n_0_[18] ,\j_reg_122_reg_n_0_[17] }));
  FDRE \j_reg_122_reg[21] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[21]),
        .Q(\j_reg_122_reg_n_0_[21] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[22] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[22]),
        .Q(\j_reg_122_reg_n_0_[22] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[23] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[23]),
        .Q(\j_reg_122_reg_n_0_[23] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[24] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[24]),
        .Q(\j_reg_122_reg_n_0_[24] ),
        .R(j_reg_122));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_122_reg[24]_i_1 
       (.CI(\j_reg_122_reg[20]_i_1_n_0 ),
        .CO({\j_reg_122_reg[24]_i_1_n_0 ,\j_reg_122_reg[24]_i_1_n_1 ,\j_reg_122_reg[24]_i_1_n_2 ,\j_reg_122_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1329_fu_217_p2[24:21]),
        .S({\j_reg_122_reg_n_0_[24] ,\j_reg_122_reg_n_0_[23] ,\j_reg_122_reg_n_0_[22] ,\j_reg_122_reg_n_0_[21] }));
  FDRE \j_reg_122_reg[25] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[25]),
        .Q(\j_reg_122_reg_n_0_[25] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[26] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[26]),
        .Q(\j_reg_122_reg_n_0_[26] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[27] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[27]),
        .Q(\j_reg_122_reg_n_0_[27] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[28] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[28]),
        .Q(\j_reg_122_reg_n_0_[28] ),
        .R(j_reg_122));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_122_reg[28]_i_1 
       (.CI(\j_reg_122_reg[24]_i_1_n_0 ),
        .CO({\j_reg_122_reg[28]_i_1_n_0 ,\j_reg_122_reg[28]_i_1_n_1 ,\j_reg_122_reg[28]_i_1_n_2 ,\j_reg_122_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1329_fu_217_p2[28:25]),
        .S({\j_reg_122_reg_n_0_[28] ,\j_reg_122_reg_n_0_[27] ,\j_reg_122_reg_n_0_[26] ,\j_reg_122_reg_n_0_[25] }));
  FDRE \j_reg_122_reg[29] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[29]),
        .Q(\j_reg_122_reg_n_0_[29] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[2]),
        .Q(\j_reg_122_reg_n_0_[2] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[30] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[30]),
        .Q(\j_reg_122_reg_n_0_[30] ),
        .R(j_reg_122));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_122_reg[30]_i_3 
       (.CI(\j_reg_122_reg[28]_i_1_n_0 ),
        .CO({\NLW_j_reg_122_reg[30]_i_3_CO_UNCONNECTED [3:1],\j_reg_122_reg[30]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_reg_122_reg[30]_i_3_O_UNCONNECTED [3:2],add_ln1329_fu_217_p2[30:29]}),
        .S({1'b0,1'b0,\j_reg_122_reg_n_0_[30] ,\j_reg_122_reg_n_0_[29] }));
  FDRE \j_reg_122_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[3]),
        .Q(\j_reg_122_reg_n_0_[3] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[4]),
        .Q(\j_reg_122_reg_n_0_[4] ),
        .R(j_reg_122));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_122_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_reg_122_reg[4]_i_1_n_0 ,\j_reg_122_reg[4]_i_1_n_1 ,\j_reg_122_reg[4]_i_1_n_2 ,\j_reg_122_reg[4]_i_1_n_3 }),
        .CYINIT(\j_reg_122_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1329_fu_217_p2[4:1]),
        .S({\j_reg_122_reg_n_0_[4] ,\j_reg_122_reg_n_0_[3] ,\j_reg_122_reg_n_0_[2] ,\j_reg_122_reg_n_0_[1] }));
  FDRE \j_reg_122_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[5]),
        .Q(\j_reg_122_reg_n_0_[5] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[6]),
        .Q(\j_reg_122_reg_n_0_[6] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[7]),
        .Q(\j_reg_122_reg_n_0_[7] ),
        .R(j_reg_122));
  FDRE \j_reg_122_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[8]),
        .Q(\j_reg_122_reg_n_0_[8] ),
        .R(j_reg_122));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_reg_122_reg[8]_i_1 
       (.CI(\j_reg_122_reg[4]_i_1_n_0 ),
        .CO({\j_reg_122_reg[8]_i_1_n_0 ,\j_reg_122_reg[8]_i_1_n_1 ,\j_reg_122_reg[8]_i_1_n_2 ,\j_reg_122_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(add_ln1329_fu_217_p2[8:5]),
        .S({\j_reg_122_reg_n_0_[8] ,\j_reg_122_reg_n_0_[7] ,\j_reg_122_reg_n_0_[6] ,\j_reg_122_reg_n_0_[5] }));
  FDRE \j_reg_122_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten_reg_1110),
        .D(add_ln1329_fu_217_p2[9]),
        .Q(\j_reg_122_reg_n_0_[9] ),
        .R(j_reg_122));
  FDRE \last_blk_width_read_reg_388_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(p_channel_dout),
        .Q(last_blk_width_read_reg_388),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBBB8B8B8)) 
    \localbuffer_V_fu_76[0]_i_1 
       (.I0(r_reg_431[0]),
        .I1(\localbuffer_V_fu_76[7]_i_2_n_0 ),
        .I2(localbuffer_V_fu_76[0]),
        .I3(\ap_CS_fsm[4]_i_2__1_n_0 ),
        .I4(tmp_reg_422[0]),
        .O(\localbuffer_V_fu_76[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_76[1]_i_1 
       (.I0(r_reg_431[1]),
        .I1(\localbuffer_V_fu_76[7]_i_2_n_0 ),
        .I2(\localbuffer_V_fu_76[1]_i_2_n_0 ),
        .O(\localbuffer_V_fu_76[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00003202)) 
    \localbuffer_V_fu_76[1]_i_2 
       (.I0(tmp_reg_422[1]),
        .I1(\filled_V_reg_133_reg_n_0_[3] ),
        .I2(\filled_V_reg_133_reg_n_0_[0] ),
        .I3(tmp_reg_422[0]),
        .I4(\localbuffer_V_fu_76[2]_i_3_n_0 ),
        .I5(localbuffer_V_fu_76[1]),
        .O(\localbuffer_V_fu_76[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair703" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_76[2]_i_1 
       (.I0(r_reg_431[2]),
        .I1(\localbuffer_V_fu_76[7]_i_2_n_0 ),
        .I2(\localbuffer_V_fu_76[2]_i_2_n_0 ),
        .O(\localbuffer_V_fu_76[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF01013101)) 
    \localbuffer_V_fu_76[2]_i_2 
       (.I0(\SRL_SIG[0][3]_i_2_n_0 ),
        .I1(\filled_V_reg_133_reg_n_0_[3] ),
        .I2(\filled_V_reg_133_reg_n_0_[0] ),
        .I3(tmp_reg_422[1]),
        .I4(\localbuffer_V_fu_76[2]_i_3_n_0 ),
        .I5(localbuffer_V_fu_76[2]),
        .O(\localbuffer_V_fu_76[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair702" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \localbuffer_V_fu_76[2]_i_3 
       (.I0(\filled_V_reg_133_reg_n_0_[1] ),
        .I1(\filled_V_reg_133_reg_n_0_[2] ),
        .O(\localbuffer_V_fu_76[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_76[3]_i_1 
       (.I0(r_reg_431[3]),
        .I1(\localbuffer_V_fu_76[7]_i_2_n_0 ),
        .I2(\localbuffer_V_fu_76[3]_i_2_n_0 ),
        .O(\localbuffer_V_fu_76[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF1013)) 
    \localbuffer_V_fu_76[3]_i_2 
       (.I0(\SRL_SIG[0][3]_i_2_n_0 ),
        .I1(\filled_V_reg_133_reg_n_0_[3] ),
        .I2(\filled_V_reg_133_reg_n_0_[0] ),
        .I3(\SRL_SIG[0][4]_i_2_n_0 ),
        .I4(localbuffer_V_fu_76[3]),
        .O(\localbuffer_V_fu_76[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair704" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_76[4]_i_1 
       (.I0(r_reg_431[4]),
        .I1(\localbuffer_V_fu_76[7]_i_2_n_0 ),
        .I2(\localbuffer_V_fu_76[4]_i_2_n_0 ),
        .O(\localbuffer_V_fu_76[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0232)) 
    \localbuffer_V_fu_76[4]_i_2 
       (.I0(\SRL_SIG[0][5]_i_2_n_0 ),
        .I1(\filled_V_reg_133_reg_n_0_[3] ),
        .I2(\filled_V_reg_133_reg_n_0_[0] ),
        .I3(\SRL_SIG[0][4]_i_2_n_0 ),
        .I4(localbuffer_V_fu_76[4]),
        .O(\localbuffer_V_fu_76[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_76[5]_i_1 
       (.I0(r_reg_431[5]),
        .I1(\localbuffer_V_fu_76[7]_i_2_n_0 ),
        .I2(\localbuffer_V_fu_76[5]_i_2_n_0 ),
        .O(\localbuffer_V_fu_76[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0A0C)) 
    \localbuffer_V_fu_76[5]_i_2 
       (.I0(\SRL_SIG[0][5]_i_2_n_0 ),
        .I1(\SRL_SIG[0][6]_i_2_n_0 ),
        .I2(\filled_V_reg_133_reg_n_0_[3] ),
        .I3(\filled_V_reg_133_reg_n_0_[0] ),
        .I4(localbuffer_V_fu_76[5]),
        .O(\localbuffer_V_fu_76[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair705" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_76[6]_i_1 
       (.I0(r_reg_431[6]),
        .I1(\localbuffer_V_fu_76[7]_i_2_n_0 ),
        .I2(\localbuffer_V_fu_76[6]_i_2_n_0 ),
        .O(\localbuffer_V_fu_76[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF0C0A)) 
    \localbuffer_V_fu_76[6]_i_2 
       (.I0(\SRL_SIG[0][6]_i_3_n_0 ),
        .I1(\SRL_SIG[0][6]_i_2_n_0 ),
        .I2(\filled_V_reg_133_reg_n_0_[3] ),
        .I3(\filled_V_reg_133_reg_n_0_[0] ),
        .I4(localbuffer_V_fu_76[6]),
        .O(\localbuffer_V_fu_76[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair706" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \localbuffer_V_fu_76[7]_i_1 
       (.I0(r_reg_431[7]),
        .I1(\localbuffer_V_fu_76[7]_i_2_n_0 ),
        .I2(\localbuffer_V_fu_76[7]_i_3_n_0 ),
        .O(\localbuffer_V_fu_76[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair700" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \localbuffer_V_fu_76[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I2(icmp_ln878_reg_427),
        .I3(\icmp_ln1324_reg_408_pp0_iter1_reg_reg_n_0_[0] ),
        .O(\localbuffer_V_fu_76[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT5 #(
    .INIT(32'hFFFF0A0C)) 
    \localbuffer_V_fu_76[7]_i_3 
       (.I0(\SRL_SIG[0][6]_i_3_n_0 ),
        .I1(\localbuffer_V_fu_76[7]_i_4_n_0 ),
        .I2(\filled_V_reg_133_reg_n_0_[3] ),
        .I3(\filled_V_reg_133_reg_n_0_[0] ),
        .I4(localbuffer_V_fu_76[7]),
        .O(\localbuffer_V_fu_76[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \localbuffer_V_fu_76[7]_i_4 
       (.I0(tmp_reg_422[1]),
        .I1(tmp_reg_422[5]),
        .I2(\filled_V_reg_133_reg_n_0_[1] ),
        .I3(tmp_reg_422[3]),
        .I4(\filled_V_reg_133_reg_n_0_[2] ),
        .I5(tmp_reg_422[7]),
        .O(\localbuffer_V_fu_76[7]_i_4_n_0 ));
  FDRE \localbuffer_V_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(filled_V_reg_1330),
        .D(\localbuffer_V_fu_76[0]_i_1_n_0 ),
        .Q(localbuffer_V_fu_76[0]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(filled_V_reg_1330),
        .D(\localbuffer_V_fu_76[1]_i_1_n_0 ),
        .Q(localbuffer_V_fu_76[1]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(filled_V_reg_1330),
        .D(\localbuffer_V_fu_76[2]_i_1_n_0 ),
        .Q(localbuffer_V_fu_76[2]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(filled_V_reg_1330),
        .D(\localbuffer_V_fu_76[3]_i_1_n_0 ),
        .Q(localbuffer_V_fu_76[3]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(filled_V_reg_1330),
        .D(\localbuffer_V_fu_76[4]_i_1_n_0 ),
        .Q(localbuffer_V_fu_76[4]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(filled_V_reg_1330),
        .D(\localbuffer_V_fu_76[5]_i_1_n_0 ),
        .Q(localbuffer_V_fu_76[5]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(filled_V_reg_1330),
        .D(\localbuffer_V_fu_76[6]_i_1_n_0 ),
        .Q(localbuffer_V_fu_76[6]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  FDRE \localbuffer_V_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(filled_V_reg_1330),
        .D(\localbuffer_V_fu_76[7]_i_1_n_0 ),
        .Q(localbuffer_V_fu_76[7]),
        .R(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h7FFF800080007FFF)) 
    \mOutPtr[0]_i_1__43 
       (.I0(imgOutput_data_empty_n),
        .I1(\mOutPtr_reg[0] ),
        .I2(\icmp_ln878_reg_427[0]_i_1_n_0 ),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h0000FFFEFFFFFFFF)) 
    \mOutPtr[0]_i_2__0 
       (.I0(\filled_V_reg_133_reg_n_0_[3] ),
        .I1(\filled_V_reg_133_reg_n_0_[0] ),
        .I2(\filled_V_reg_133_reg_n_0_[2] ),
        .I3(\filled_V_reg_133_reg_n_0_[1] ),
        .I4(ldata_full_n),
        .I5(ap_CS_fsm_state7),
        .O(\filled_V_reg_133_reg[3]_2 ));
  LUT6 #(
    .INIT(64'h8080808880808080)) 
    \mOutPtr[1]_i_2__10 
       (.I0(MatStream2AxiStream_U0_ap_start),
        .I1(ap_CS_fsm_state7),
        .I2(ldata_full_n),
        .I3(\filled_V_reg_133_reg_n_0_[1] ),
        .I4(\filled_V_reg_133_reg_n_0_[2] ),
        .I5(\mOutPtr[1]_i_3__1_n_0 ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair696" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \mOutPtr[1]_i_3__1 
       (.I0(\filled_V_reg_133_reg_n_0_[0] ),
        .I1(\filled_V_reg_133_reg_n_0_[3] ),
        .O(\mOutPtr[1]_i_3__1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_32ns_32ns_64_2_1 mul_32ns_32ns_64_2_1_U100
       (.A(A),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg__0({\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 ,mul_32ns_32ns_64_2_1_U100_n_48,mul_32ns_32ns_64_2_1_U100_n_49,mul_32ns_32ns_64_2_1_U100_n_50,mul_32ns_32ns_64_2_1_U100_n_51,mul_32ns_32ns_64_2_1_U100_n_52,mul_32ns_32ns_64_2_1_U100_n_53,mul_32ns_32ns_64_2_1_U100_n_54,mul_32ns_32ns_64_2_1_U100_n_55,mul_32ns_32ns_64_2_1_U100_n_56,mul_32ns_32ns_64_2_1_U100_n_57,mul_32ns_32ns_64_2_1_U100_n_58,mul_32ns_32ns_64_2_1_U100_n_59,mul_32ns_32ns_64_2_1_U100_n_60,mul_32ns_32ns_64_2_1_U100_n_61,mul_32ns_32ns_64_2_1_U100_n_62,mul_32ns_32ns_64_2_1_U100_n_63}),
        .tmp_product__0(tmp_product__0));
  FDRE \mul_ln1310_reg_398_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U100_n_63),
        .Q(mul_ln1310_reg_398[0]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U100_n_53),
        .Q(mul_ln1310_reg_398[10]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U100_n_52),
        .Q(mul_ln1310_reg_398[11]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U100_n_51),
        .Q(mul_ln1310_reg_398[12]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U100_n_50),
        .Q(mul_ln1310_reg_398[13]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U100_n_49),
        .Q(mul_ln1310_reg_398[14]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U100_n_48),
        .Q(mul_ln1310_reg_398[15]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [16]),
        .Q(mul_ln1310_reg_398[16]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [17]),
        .Q(mul_ln1310_reg_398[17]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [18]),
        .Q(mul_ln1310_reg_398[18]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [19]),
        .Q(mul_ln1310_reg_398[19]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U100_n_62),
        .Q(mul_ln1310_reg_398[1]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [20]),
        .Q(mul_ln1310_reg_398[20]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [21]),
        .Q(mul_ln1310_reg_398[21]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [22]),
        .Q(mul_ln1310_reg_398[22]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [23]),
        .Q(mul_ln1310_reg_398[23]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [24]),
        .Q(mul_ln1310_reg_398[24]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [25]),
        .Q(mul_ln1310_reg_398[25]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [26]),
        .Q(mul_ln1310_reg_398[26]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [27]),
        .Q(mul_ln1310_reg_398[27]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [28]),
        .Q(mul_ln1310_reg_398[28]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [29]),
        .Q(mul_ln1310_reg_398[29]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U100_n_61),
        .Q(mul_ln1310_reg_398[2]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [30]),
        .Q(mul_ln1310_reg_398[30]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [31]),
        .Q(mul_ln1310_reg_398[31]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[32] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [32]),
        .Q(mul_ln1310_reg_398[32]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[33] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [33]),
        .Q(mul_ln1310_reg_398[33]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[34] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [34]),
        .Q(mul_ln1310_reg_398[34]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[35] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [35]),
        .Q(mul_ln1310_reg_398[35]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[36] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [36]),
        .Q(mul_ln1310_reg_398[36]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[37] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [37]),
        .Q(mul_ln1310_reg_398[37]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[38] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [38]),
        .Q(mul_ln1310_reg_398[38]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[39] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [39]),
        .Q(mul_ln1310_reg_398[39]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U100_n_60),
        .Q(mul_ln1310_reg_398[3]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[40] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [40]),
        .Q(mul_ln1310_reg_398[40]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[41] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [41]),
        .Q(mul_ln1310_reg_398[41]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[42] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [42]),
        .Q(mul_ln1310_reg_398[42]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[43] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [43]),
        .Q(mul_ln1310_reg_398[43]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[44] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [44]),
        .Q(mul_ln1310_reg_398[44]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[45] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [45]),
        .Q(mul_ln1310_reg_398[45]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[46] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [46]),
        .Q(mul_ln1310_reg_398[46]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[47] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [47]),
        .Q(mul_ln1310_reg_398[47]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[48] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [48]),
        .Q(mul_ln1310_reg_398[48]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[49] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [49]),
        .Q(mul_ln1310_reg_398[49]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U100_n_59),
        .Q(mul_ln1310_reg_398[4]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[50] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [50]),
        .Q(mul_ln1310_reg_398[50]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[51] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [51]),
        .Q(mul_ln1310_reg_398[51]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[52] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [52]),
        .Q(mul_ln1310_reg_398[52]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[53] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [53]),
        .Q(mul_ln1310_reg_398[53]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[54] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [54]),
        .Q(mul_ln1310_reg_398[54]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[55] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [55]),
        .Q(mul_ln1310_reg_398[55]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[56] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [56]),
        .Q(mul_ln1310_reg_398[56]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[57] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [57]),
        .Q(mul_ln1310_reg_398[57]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[58] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [58]),
        .Q(mul_ln1310_reg_398[58]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[59] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [59]),
        .Q(mul_ln1310_reg_398[59]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U100_n_58),
        .Q(mul_ln1310_reg_398[5]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[60] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [60]),
        .Q(mul_ln1310_reg_398[60]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[61] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [61]),
        .Q(mul_ln1310_reg_398[61]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[62] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [62]),
        .Q(mul_ln1310_reg_398[62]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[63] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U/p_reg__1 [63]),
        .Q(mul_ln1310_reg_398[63]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U100_n_57),
        .Q(mul_ln1310_reg_398[6]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U100_n_56),
        .Q(mul_ln1310_reg_398[7]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U100_n_55),
        .Q(mul_ln1310_reg_398[8]),
        .R(1'b0));
  FDRE \mul_ln1310_reg_398_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(mul_32ns_32ns_64_2_1_U100_n_54),
        .Q(mul_ln1310_reg_398[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000202AAAAA202A)) 
    \r_reg_431[0]_i_1 
       (.I0(\filled_V_reg_133_reg[3]_1 ),
        .I1(\r_reg_431_reg[0]_1 ),
        .I2(\filled_V_1_reg_436_reg[1]_0 ),
        .I3(\r_reg_431_reg[0]_2 ),
        .I4(\filled_V_reg_133_reg[2]_0 [0]),
        .I5(\r_reg_431_reg[0]_0 ),
        .O(r_fu_306_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair701" *) 
  LUT4 #(
    .INIT(16'h04F7)) 
    \r_reg_431[0]_i_3 
       (.I0(filled_V_1_reg_436_reg[1]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(\icmp_ln1324_reg_408_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(\filled_V_reg_133_reg_n_0_[1] ),
        .O(\filled_V_1_reg_436_reg[1]_0 ));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    \r_reg_431[1]_i_1 
       (.I0(\r_reg_431_reg[1]_0 ),
        .I1(\filled_V_reg_133_reg[2]_0 [0]),
        .I2(\r_reg_431_reg[0]_0 ),
        .I3(\filled_V_reg_133_reg[3]_1 ),
        .I4(\r_reg_431[1]_i_3_n_0 ),
        .O(r_fu_306_p3[1]));
  LUT5 #(
    .INIT(32'h08000000)) 
    \r_reg_431[1]_i_3 
       (.I0(\filled_V_1_reg_436_reg[3]_0 ),
        .I1(\filled_V_1_reg_436_reg[1]_0 ),
        .I2(\filled_V_reg_133_reg[2]_0 [1]),
        .I3(\filled_V_reg_133_reg[2]_0 [0]),
        .I4(\tmp_reg_422_reg[7]_0 [0]),
        .O(\r_reg_431[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h10DFEF2010DF10DF)) 
    \r_reg_431[2]_i_5 
       (.I0(filled_V_1_reg_436_reg[2]),
        .I1(\icmp_ln1324_reg_408_pp0_iter1_reg_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(\filled_V_reg_133_reg_n_0_[2] ),
        .I4(\filled_V_reg_133_reg[2]_0 [0]),
        .I5(\filled_V_1_reg_436_reg[1]_0 ),
        .O(\filled_V_1_reg_436_reg[2]_1 ));
  LUT6 #(
    .INIT(64'h5A335A5A5ACC5A5A)) 
    \r_reg_431[2]_i_6 
       (.I0(\filled_V_reg_133_reg_n_0_[1] ),
        .I1(filled_V_1_reg_436_reg[1]),
        .I2(\filled_V_reg_133_reg_n_0_[0] ),
        .I3(\icmp_ln1324_reg_408_pp0_iter1_reg_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(filled_V_1_reg_436_reg[0]),
        .O(\filled_V_reg_133_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h1D1D1D1D1DE21D1D)) 
    \r_reg_431[5]_i_3 
       (.I0(\filled_V_reg_133_reg_n_0_[3] ),
        .I1(\filled_V_reg_133[3]_i_3_n_0 ),
        .I2(filled_V_1_reg_436_reg[3]),
        .I3(\filled_V_reg_133_reg[2]_0 [1]),
        .I4(\filled_V_1_reg_436_reg[1]_0 ),
        .I5(\filled_V_reg_133_reg[2]_0 [0]),
        .O(\filled_V_reg_133_reg[3]_1 ));
  LUT5 #(
    .INIT(32'hBABFAAAA)) 
    \r_reg_431[6]_i_1 
       (.I0(\r_reg_431[6]_i_2_n_0 ),
        .I1(\r_reg_431_reg[6]_0 ),
        .I2(\filled_V_reg_133_reg[2]_0 [0]),
        .I3(\r_reg_431_reg[6]_1 ),
        .I4(\filled_V_reg_133_reg[3]_0 ),
        .O(r_fu_306_p3[6]));
  LUT6 #(
    .INIT(64'h0000008850000000)) 
    \r_reg_431[6]_i_2 
       (.I0(\filled_V_1_reg_436_reg[3]_0 ),
        .I1(\tmp_reg_422_reg[7]_0 [6]),
        .I2(\tmp_reg_422_reg[7]_0 [7]),
        .I3(\filled_V_reg_133_reg[2]_0 [1]),
        .I4(\filled_V_reg_133_reg[2]_0 [0]),
        .I5(\filled_V_1_reg_436_reg[1]_0 ),
        .O(\r_reg_431[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE2E2E2E2E200E2E2)) 
    \r_reg_431[6]_i_4 
       (.I0(\filled_V_reg_133_reg_n_0_[3] ),
        .I1(\filled_V_reg_133[3]_i_3_n_0 ),
        .I2(filled_V_1_reg_436_reg[3]),
        .I3(\filled_V_reg_133_reg[2]_0 [1]),
        .I4(\filled_V_1_reg_436_reg[1]_0 ),
        .I5(\filled_V_reg_133_reg[2]_0 [0]),
        .O(\filled_V_reg_133_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8A80AAAA)) 
    \r_reg_431[7]_i_1 
       (.I0(\icmp_ln878_reg_427[0]_i_1_n_0 ),
        .I1(filled_V_1_reg_436_reg[3]),
        .I2(\filled_V_reg_133[3]_i_3_n_0 ),
        .I3(\filled_V_reg_133_reg_n_0_[3] ),
        .I4(bLast_reg_412),
        .I5(last_blk_width_read_reg_388),
        .O(r_reg_4310));
  LUT4 #(
    .INIT(16'hFB08)) 
    \r_reg_431[7]_i_5 
       (.I0(filled_V_1_reg_436_reg[3]),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(\icmp_ln1324_reg_408_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(\filled_V_reg_133_reg_n_0_[3] ),
        .O(\filled_V_1_reg_436_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0004000044044444)) 
    \r_reg_431[7]_i_6 
       (.I0(\filled_V_reg_133_reg[2]_0 [0]),
        .I1(\filled_V_1_reg_436_reg[1]_0 ),
        .I2(filled_V_1_reg_436_reg[2]),
        .I3(\icmp_ln1324_reg_408_pp0_iter1_reg_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter2_reg_n_0),
        .I5(\filled_V_reg_133_reg_n_0_[2] ),
        .O(\filled_V_1_reg_436_reg[2]_0 ));
  FDRE \r_reg_431_reg[0] 
       (.C(ap_clk),
        .CE(r_reg_4310),
        .D(r_fu_306_p3[0]),
        .Q(r_reg_431[0]),
        .R(1'b0));
  FDRE \r_reg_431_reg[1] 
       (.C(ap_clk),
        .CE(r_reg_4310),
        .D(r_fu_306_p3[1]),
        .Q(r_reg_431[1]),
        .R(1'b0));
  FDRE \r_reg_431_reg[2] 
       (.C(ap_clk),
        .CE(r_reg_4310),
        .D(\r_reg_431_reg[7]_0 [0]),
        .Q(r_reg_431[2]),
        .R(1'b0));
  FDRE \r_reg_431_reg[3] 
       (.C(ap_clk),
        .CE(r_reg_4310),
        .D(\r_reg_431_reg[7]_0 [1]),
        .Q(r_reg_431[3]),
        .R(1'b0));
  FDRE \r_reg_431_reg[4] 
       (.C(ap_clk),
        .CE(r_reg_4310),
        .D(\r_reg_431_reg[7]_0 [2]),
        .Q(r_reg_431[4]),
        .R(1'b0));
  FDRE \r_reg_431_reg[5] 
       (.C(ap_clk),
        .CE(r_reg_4310),
        .D(\r_reg_431_reg[7]_0 [3]),
        .Q(r_reg_431[5]),
        .R(1'b0));
  FDRE \r_reg_431_reg[6] 
       (.C(ap_clk),
        .CE(r_reg_4310),
        .D(r_fu_306_p3[6]),
        .Q(r_reg_431[6]),
        .R(1'b0));
  FDRE \r_reg_431_reg[7] 
       (.C(ap_clk),
        .CE(r_reg_4310),
        .D(\r_reg_431_reg[7]_0 [4]),
        .Q(r_reg_431[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_175_p2_carry
       (.CI(1'b0),
        .CO({sub_i_fu_175_p2_carry_n_0,sub_i_fu_175_p2_carry_n_1,sub_i_fu_175_p2_carry_n_2,sub_i_fu_175_p2_carry_n_3}),
        .CYINIT(cols_bound_per_npc_read_reg_371[0]),
        .DI(cols_bound_per_npc_read_reg_371[4:1]),
        .O(sub_i_fu_175_p2[4:1]),
        .S({sub_i_fu_175_p2_carry_i_1_n_0,sub_i_fu_175_p2_carry_i_2_n_0,sub_i_fu_175_p2_carry_i_3_n_0,sub_i_fu_175_p2_carry_i_4_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_175_p2_carry__0
       (.CI(sub_i_fu_175_p2_carry_n_0),
        .CO({sub_i_fu_175_p2_carry__0_n_0,sub_i_fu_175_p2_carry__0_n_1,sub_i_fu_175_p2_carry__0_n_2,sub_i_fu_175_p2_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_371[8:5]),
        .O(sub_i_fu_175_p2[8:5]),
        .S({sub_i_fu_175_p2_carry__0_i_1_n_0,sub_i_fu_175_p2_carry__0_i_2_n_0,sub_i_fu_175_p2_carry__0_i_3_n_0,sub_i_fu_175_p2_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__0_i_1
       (.I0(cols_bound_per_npc_read_reg_371[8]),
        .O(sub_i_fu_175_p2_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__0_i_2
       (.I0(cols_bound_per_npc_read_reg_371[7]),
        .O(sub_i_fu_175_p2_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__0_i_3
       (.I0(cols_bound_per_npc_read_reg_371[6]),
        .O(sub_i_fu_175_p2_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__0_i_4
       (.I0(cols_bound_per_npc_read_reg_371[5]),
        .O(sub_i_fu_175_p2_carry__0_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_175_p2_carry__1
       (.CI(sub_i_fu_175_p2_carry__0_n_0),
        .CO({sub_i_fu_175_p2_carry__1_n_0,sub_i_fu_175_p2_carry__1_n_1,sub_i_fu_175_p2_carry__1_n_2,sub_i_fu_175_p2_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_371[12:9]),
        .O(sub_i_fu_175_p2[12:9]),
        .S({sub_i_fu_175_p2_carry__1_i_1_n_0,sub_i_fu_175_p2_carry__1_i_2_n_0,sub_i_fu_175_p2_carry__1_i_3_n_0,sub_i_fu_175_p2_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__1_i_1
       (.I0(cols_bound_per_npc_read_reg_371[12]),
        .O(sub_i_fu_175_p2_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__1_i_2
       (.I0(cols_bound_per_npc_read_reg_371[11]),
        .O(sub_i_fu_175_p2_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__1_i_3
       (.I0(cols_bound_per_npc_read_reg_371[10]),
        .O(sub_i_fu_175_p2_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__1_i_4
       (.I0(cols_bound_per_npc_read_reg_371[9]),
        .O(sub_i_fu_175_p2_carry__1_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_175_p2_carry__2
       (.CI(sub_i_fu_175_p2_carry__1_n_0),
        .CO({sub_i_fu_175_p2_carry__2_n_0,sub_i_fu_175_p2_carry__2_n_1,sub_i_fu_175_p2_carry__2_n_2,sub_i_fu_175_p2_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_371[16:13]),
        .O(sub_i_fu_175_p2[16:13]),
        .S({sub_i_fu_175_p2_carry__2_i_1_n_0,sub_i_fu_175_p2_carry__2_i_2_n_0,sub_i_fu_175_p2_carry__2_i_3_n_0,sub_i_fu_175_p2_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__2_i_1
       (.I0(cols_bound_per_npc_read_reg_371[16]),
        .O(sub_i_fu_175_p2_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__2_i_2
       (.I0(cols_bound_per_npc_read_reg_371[15]),
        .O(sub_i_fu_175_p2_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__2_i_3
       (.I0(cols_bound_per_npc_read_reg_371[14]),
        .O(sub_i_fu_175_p2_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__2_i_4
       (.I0(cols_bound_per_npc_read_reg_371[13]),
        .O(sub_i_fu_175_p2_carry__2_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_175_p2_carry__3
       (.CI(sub_i_fu_175_p2_carry__2_n_0),
        .CO({sub_i_fu_175_p2_carry__3_n_0,sub_i_fu_175_p2_carry__3_n_1,sub_i_fu_175_p2_carry__3_n_2,sub_i_fu_175_p2_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_371[20:17]),
        .O(sub_i_fu_175_p2[20:17]),
        .S({sub_i_fu_175_p2_carry__3_i_1_n_0,sub_i_fu_175_p2_carry__3_i_2_n_0,sub_i_fu_175_p2_carry__3_i_3_n_0,sub_i_fu_175_p2_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__3_i_1
       (.I0(cols_bound_per_npc_read_reg_371[20]),
        .O(sub_i_fu_175_p2_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__3_i_2
       (.I0(cols_bound_per_npc_read_reg_371[19]),
        .O(sub_i_fu_175_p2_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__3_i_3
       (.I0(cols_bound_per_npc_read_reg_371[18]),
        .O(sub_i_fu_175_p2_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__3_i_4
       (.I0(cols_bound_per_npc_read_reg_371[17]),
        .O(sub_i_fu_175_p2_carry__3_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_175_p2_carry__4
       (.CI(sub_i_fu_175_p2_carry__3_n_0),
        .CO({sub_i_fu_175_p2_carry__4_n_0,sub_i_fu_175_p2_carry__4_n_1,sub_i_fu_175_p2_carry__4_n_2,sub_i_fu_175_p2_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_371[24:21]),
        .O(sub_i_fu_175_p2[24:21]),
        .S({sub_i_fu_175_p2_carry__4_i_1_n_0,sub_i_fu_175_p2_carry__4_i_2_n_0,sub_i_fu_175_p2_carry__4_i_3_n_0,sub_i_fu_175_p2_carry__4_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__4_i_1
       (.I0(cols_bound_per_npc_read_reg_371[24]),
        .O(sub_i_fu_175_p2_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__4_i_2
       (.I0(cols_bound_per_npc_read_reg_371[23]),
        .O(sub_i_fu_175_p2_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__4_i_3
       (.I0(cols_bound_per_npc_read_reg_371[22]),
        .O(sub_i_fu_175_p2_carry__4_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__4_i_4
       (.I0(cols_bound_per_npc_read_reg_371[21]),
        .O(sub_i_fu_175_p2_carry__4_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_175_p2_carry__5
       (.CI(sub_i_fu_175_p2_carry__4_n_0),
        .CO({sub_i_fu_175_p2_carry__5_n_0,sub_i_fu_175_p2_carry__5_n_1,sub_i_fu_175_p2_carry__5_n_2,sub_i_fu_175_p2_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI(cols_bound_per_npc_read_reg_371[28:25]),
        .O(sub_i_fu_175_p2[28:25]),
        .S({sub_i_fu_175_p2_carry__5_i_1_n_0,sub_i_fu_175_p2_carry__5_i_2_n_0,sub_i_fu_175_p2_carry__5_i_3_n_0,sub_i_fu_175_p2_carry__5_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__5_i_1
       (.I0(cols_bound_per_npc_read_reg_371[28]),
        .O(sub_i_fu_175_p2_carry__5_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__5_i_2
       (.I0(cols_bound_per_npc_read_reg_371[27]),
        .O(sub_i_fu_175_p2_carry__5_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__5_i_3
       (.I0(cols_bound_per_npc_read_reg_371[26]),
        .O(sub_i_fu_175_p2_carry__5_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__5_i_4
       (.I0(cols_bound_per_npc_read_reg_371[25]),
        .O(sub_i_fu_175_p2_carry__5_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 sub_i_fu_175_p2_carry__6
       (.CI(sub_i_fu_175_p2_carry__5_n_0),
        .CO({NLW_sub_i_fu_175_p2_carry__6_CO_UNCONNECTED[3:2],sub_i_fu_175_p2_carry__6_n_2,sub_i_fu_175_p2_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,cols_bound_per_npc_read_reg_371[30:29]}),
        .O({NLW_sub_i_fu_175_p2_carry__6_O_UNCONNECTED[3],sub_i_fu_175_p2[31:29]}),
        .S({1'b0,sub_i_fu_175_p2_carry__6_i_1_n_0,sub_i_fu_175_p2_carry__6_i_2_n_0,sub_i_fu_175_p2_carry__6_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__6_i_1
       (.I0(cols_bound_per_npc_read_reg_371[31]),
        .O(sub_i_fu_175_p2_carry__6_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__6_i_2
       (.I0(cols_bound_per_npc_read_reg_371[30]),
        .O(sub_i_fu_175_p2_carry__6_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry__6_i_3
       (.I0(cols_bound_per_npc_read_reg_371[29]),
        .O(sub_i_fu_175_p2_carry__6_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry_i_1
       (.I0(cols_bound_per_npc_read_reg_371[4]),
        .O(sub_i_fu_175_p2_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry_i_2
       (.I0(cols_bound_per_npc_read_reg_371[3]),
        .O(sub_i_fu_175_p2_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry_i_3
       (.I0(cols_bound_per_npc_read_reg_371[2]),
        .O(sub_i_fu_175_p2_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sub_i_fu_175_p2_carry_i_4
       (.I0(cols_bound_per_npc_read_reg_371[1]),
        .O(sub_i_fu_175_p2_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_i_reg_393[0]_i_1 
       (.I0(cols_bound_per_npc_read_reg_371[0]),
        .O(sub_i_fu_175_p2[0]));
  FDRE \sub_i_reg_393_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[0]),
        .Q(sub_i_reg_393[0]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[10]),
        .Q(sub_i_reg_393[10]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[11]),
        .Q(sub_i_reg_393[11]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[12]),
        .Q(sub_i_reg_393[12]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[13]),
        .Q(sub_i_reg_393[13]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[14]),
        .Q(sub_i_reg_393[14]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[15]),
        .Q(sub_i_reg_393[15]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[16]),
        .Q(sub_i_reg_393[16]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[17]),
        .Q(sub_i_reg_393[17]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[18]),
        .Q(sub_i_reg_393[18]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[19]),
        .Q(sub_i_reg_393[19]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[1]),
        .Q(sub_i_reg_393[1]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[20]),
        .Q(sub_i_reg_393[20]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[21]),
        .Q(sub_i_reg_393[21]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[22]),
        .Q(sub_i_reg_393[22]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[23]),
        .Q(sub_i_reg_393[23]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[24]),
        .Q(sub_i_reg_393[24]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[25]),
        .Q(sub_i_reg_393[25]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[26]),
        .Q(sub_i_reg_393[26]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[27]),
        .Q(sub_i_reg_393[27]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[28]),
        .Q(sub_i_reg_393[28]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[29]),
        .Q(sub_i_reg_393[29]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[2]),
        .Q(sub_i_reg_393[2]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[30]),
        .Q(sub_i_reg_393[30]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[31]),
        .Q(sub_i_reg_393[31]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[3]),
        .Q(sub_i_reg_393[3]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[4]),
        .Q(sub_i_reg_393[4]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[5]),
        .Q(sub_i_reg_393[5]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[6]),
        .Q(sub_i_reg_393[6]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[7]),
        .Q(sub_i_reg_393[7]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[8]),
        .Q(sub_i_reg_393[8]),
        .R(1'b0));
  FDRE \sub_i_reg_393_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(sub_i_fu_175_p2[9]),
        .Q(sub_i_reg_393[9]),
        .R(1'b0));
  FDRE \tmp_reg_422_reg[0] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_427[0]_i_1_n_0 ),
        .D(\tmp_reg_422_reg[7]_0 [0]),
        .Q(tmp_reg_422[0]),
        .R(1'b0));
  FDRE \tmp_reg_422_reg[1] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_427[0]_i_1_n_0 ),
        .D(\tmp_reg_422_reg[7]_0 [1]),
        .Q(tmp_reg_422[1]),
        .R(1'b0));
  FDRE \tmp_reg_422_reg[2] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_427[0]_i_1_n_0 ),
        .D(\tmp_reg_422_reg[7]_0 [2]),
        .Q(tmp_reg_422[2]),
        .R(1'b0));
  FDRE \tmp_reg_422_reg[3] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_427[0]_i_1_n_0 ),
        .D(\tmp_reg_422_reg[7]_0 [3]),
        .Q(tmp_reg_422[3]),
        .R(1'b0));
  FDRE \tmp_reg_422_reg[4] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_427[0]_i_1_n_0 ),
        .D(\tmp_reg_422_reg[7]_0 [4]),
        .Q(tmp_reg_422[4]),
        .R(1'b0));
  FDRE \tmp_reg_422_reg[5] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_427[0]_i_1_n_0 ),
        .D(\tmp_reg_422_reg[7]_0 [5]),
        .Q(tmp_reg_422[5]),
        .R(1'b0));
  FDRE \tmp_reg_422_reg[6] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_427[0]_i_1_n_0 ),
        .D(\tmp_reg_422_reg[7]_0 [6]),
        .Q(tmp_reg_422[6]),
        .R(1'b0));
  FDRE \tmp_reg_422_reg[7] 
       (.C(ap_clk),
        .CE(\icmp_ln878_reg_427[0]_i_1_n_0 ),
        .D(\tmp_reg_422_reg[7]_0 [7]),
        .Q(tmp_reg_422[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_absdiff_0_32_32_1_s
   (Q,
    CO,
    absdiff_0_32_32_1_U0_ap_ready,
    absdiff_0_32_32_1_U0_imgInput2_435_read,
    internal_empty_n_reg,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    mOutPtr110_out_0,
    E,
    ap_enable_reg_pp0_iter2_reg_0,
    internal_empty_n_reg_1,
    internal_empty_n_reg_2,
    D,
    sub_ln270_fu_157_p2,
    ap_clk,
    ap_rst_n,
    imgInput1_rows_c11_empty_n,
    imgInput1_cols_c12_empty_n,
    absdiff_0_32_32_1_U0_ap_start,
    imgInput2_data_empty_n,
    imgInput1_data_empty_n,
    imgOutput_data_full_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    ap_rst_n_inv,
    \image_width_reg_187_reg[15]_0 ,
    \image_height_reg_192_reg[15]_0 );
  output [1:0]Q;
  output [0:0]CO;
  output absdiff_0_32_32_1_U0_ap_ready;
  output absdiff_0_32_32_1_U0_imgInput2_435_read;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output internal_empty_n_reg_0;
  output mOutPtr110_out_0;
  output [0:0]E;
  output ap_enable_reg_pp0_iter2_reg_0;
  output internal_empty_n_reg_1;
  output internal_empty_n_reg_2;
  output [7:0]D;
  input [8:0]sub_ln270_fu_157_p2;
  input ap_clk;
  input ap_rst_n;
  input imgInput1_rows_c11_empty_n;
  input imgInput1_cols_c12_empty_n;
  input absdiff_0_32_32_1_U0_ap_start;
  input imgInput2_data_empty_n;
  input imgInput1_data_empty_n;
  input imgOutput_data_full_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input ap_rst_n_inv;
  input [15:0]\image_width_reg_187_reg[15]_0 ;
  input [15:0]\image_height_reg_192_reg[15]_0 ;

  wire [0:0]CO;
  wire [7:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG[0][5]_i_2__0_n_0 ;
  wire \SRL_SIG[0][7]_i_3__0_n_0 ;
  wire absdiff_0_32_32_1_U0_ap_ready;
  wire absdiff_0_32_32_1_U0_ap_start;
  wire absdiff_0_32_32_1_U0_imgInput2_435_read;
  wire \ap_CS_fsm[2]_i_10_n_0 ;
  wire \ap_CS_fsm[2]_i_11_n_0 ;
  wire \ap_CS_fsm[2]_i_12_n_0 ;
  wire \ap_CS_fsm[2]_i_13_n_0 ;
  wire \ap_CS_fsm[2]_i_14_n_0 ;
  wire \ap_CS_fsm[2]_i_15_n_0 ;
  wire \ap_CS_fsm[2]_i_16_n_0 ;
  wire \ap_CS_fsm[2]_i_17_n_0 ;
  wire \ap_CS_fsm[2]_i_18_n_0 ;
  wire \ap_CS_fsm[2]_i_19_n_0 ;
  wire \ap_CS_fsm[2]_i_20_n_0 ;
  wire \ap_CS_fsm[2]_i_2_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[2]_i_7_n_0 ;
  wire \ap_CS_fsm[2]_i_8_n_0 ;
  wire \ap_CS_fsm[2]_i_9_n_0 ;
  wire \ap_CS_fsm[3]_i_10_n_0 ;
  wire \ap_CS_fsm[3]_i_11_n_0 ;
  wire \ap_CS_fsm[3]_i_4_n_0 ;
  wire \ap_CS_fsm[3]_i_6_n_0 ;
  wire \ap_CS_fsm[3]_i_7_n_0 ;
  wire \ap_CS_fsm[3]_i_8_n_0 ;
  wire \ap_CS_fsm[3]_i_9_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_5_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_5_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_5_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_5_n_3 ;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_11001;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter2_reg_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [12:0]i_V_1_fu_123_p2;
  wire [12:0]i_V_1_reg_197;
  wire \i_V_1_reg_197_reg[12]_i_1_n_1 ;
  wire \i_V_1_reg_197_reg[12]_i_1_n_2 ;
  wire \i_V_1_reg_197_reg[12]_i_1_n_3 ;
  wire \i_V_1_reg_197_reg[4]_i_1_n_0 ;
  wire \i_V_1_reg_197_reg[4]_i_1_n_1 ;
  wire \i_V_1_reg_197_reg[4]_i_1_n_2 ;
  wire \i_V_1_reg_197_reg[4]_i_1_n_3 ;
  wire \i_V_1_reg_197_reg[8]_i_1_n_0 ;
  wire \i_V_1_reg_197_reg[8]_i_1_n_1 ;
  wire \i_V_1_reg_197_reg[8]_i_1_n_2 ;
  wire \i_V_1_reg_197_reg[8]_i_1_n_3 ;
  wire i_V_reg_93;
  wire \i_V_reg_93_reg_n_0_[0] ;
  wire \i_V_reg_93_reg_n_0_[10] ;
  wire \i_V_reg_93_reg_n_0_[11] ;
  wire \i_V_reg_93_reg_n_0_[12] ;
  wire \i_V_reg_93_reg_n_0_[1] ;
  wire \i_V_reg_93_reg_n_0_[2] ;
  wire \i_V_reg_93_reg_n_0_[3] ;
  wire \i_V_reg_93_reg_n_0_[4] ;
  wire \i_V_reg_93_reg_n_0_[5] ;
  wire \i_V_reg_93_reg_n_0_[6] ;
  wire \i_V_reg_93_reg_n_0_[7] ;
  wire \i_V_reg_93_reg_n_0_[8] ;
  wire \i_V_reg_93_reg_n_0_[9] ;
  wire \icmp_ln252_reg_211[0]_i_1_n_0 ;
  wire icmp_ln252_reg_211_pp0_iter1_reg;
  wire \icmp_ln252_reg_211_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \icmp_ln252_reg_211_reg_n_0_[0] ;
  wire [15:0]image_height_reg_192;
  wire [15:0]\image_height_reg_192_reg[15]_0 ;
  wire [15:0]image_width_reg_187;
  wire [15:0]\image_width_reg_187_reg[15]_0 ;
  wire imgInput1_cols_c12_empty_n;
  wire imgInput1_data_empty_n;
  wire imgInput1_rows_c11_empty_n;
  wire imgInput2_data_empty_n;
  wire imgOutput_data_full_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire j_V_reg_104;
  wire j_V_reg_1040;
  wire \j_V_reg_104[0]_i_4_n_0 ;
  wire [15:0]j_V_reg_104_reg;
  wire \j_V_reg_104_reg[0]_i_3_n_0 ;
  wire \j_V_reg_104_reg[0]_i_3_n_1 ;
  wire \j_V_reg_104_reg[0]_i_3_n_2 ;
  wire \j_V_reg_104_reg[0]_i_3_n_3 ;
  wire \j_V_reg_104_reg[0]_i_3_n_4 ;
  wire \j_V_reg_104_reg[0]_i_3_n_5 ;
  wire \j_V_reg_104_reg[0]_i_3_n_6 ;
  wire \j_V_reg_104_reg[0]_i_3_n_7 ;
  wire \j_V_reg_104_reg[12]_i_1_n_1 ;
  wire \j_V_reg_104_reg[12]_i_1_n_2 ;
  wire \j_V_reg_104_reg[12]_i_1_n_3 ;
  wire \j_V_reg_104_reg[12]_i_1_n_4 ;
  wire \j_V_reg_104_reg[12]_i_1_n_5 ;
  wire \j_V_reg_104_reg[12]_i_1_n_6 ;
  wire \j_V_reg_104_reg[12]_i_1_n_7 ;
  wire \j_V_reg_104_reg[4]_i_1_n_0 ;
  wire \j_V_reg_104_reg[4]_i_1_n_1 ;
  wire \j_V_reg_104_reg[4]_i_1_n_2 ;
  wire \j_V_reg_104_reg[4]_i_1_n_3 ;
  wire \j_V_reg_104_reg[4]_i_1_n_4 ;
  wire \j_V_reg_104_reg[4]_i_1_n_5 ;
  wire \j_V_reg_104_reg[4]_i_1_n_6 ;
  wire \j_V_reg_104_reg[4]_i_1_n_7 ;
  wire \j_V_reg_104_reg[8]_i_1_n_0 ;
  wire \j_V_reg_104_reg[8]_i_1_n_1 ;
  wire \j_V_reg_104_reg[8]_i_1_n_2 ;
  wire \j_V_reg_104_reg[8]_i_1_n_3 ;
  wire \j_V_reg_104_reg[8]_i_1_n_4 ;
  wire \j_V_reg_104_reg[8]_i_1_n_5 ;
  wire \j_V_reg_104_reg[8]_i_1_n_6 ;
  wire \j_V_reg_104_reg[8]_i_1_n_7 ;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire p_4_in;
  wire [8:0]sub_ln270_fu_157_p2;
  wire tmp_reg_215;
  wire tmp_reg_2150;
  wire [7:1]trunc_ln270_reg_220;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED ;
  wire [3:2]\NLW_ap_CS_fsm_reg[3]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_i_V_1_reg_197_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_V_reg_104_reg[12]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h6C)) 
    \SRL_SIG[0][1]_i_1__9 
       (.I0(D[0]),
        .I1(trunc_ln270_reg_220[1]),
        .I2(tmp_reg_215),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h1EF0)) 
    \SRL_SIG[0][2]_i_1__9 
       (.I0(D[0]),
        .I1(trunc_ln270_reg_220[1]),
        .I2(trunc_ln270_reg_220[2]),
        .I3(tmp_reg_215),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'h01FEFF00)) 
    \SRL_SIG[0][3]_i_1__9 
       (.I0(trunc_ln270_reg_220[2]),
        .I1(trunc_ln270_reg_220[1]),
        .I2(D[0]),
        .I3(trunc_ln270_reg_220[3]),
        .I4(tmp_reg_215),
        .O(D[3]));
  LUT6 #(
    .INIT(64'h0001FFFEFFFF0000)) 
    \SRL_SIG[0][4]_i_1__9 
       (.I0(trunc_ln270_reg_220[3]),
        .I1(D[0]),
        .I2(trunc_ln270_reg_220[1]),
        .I3(trunc_ln270_reg_220[2]),
        .I4(trunc_ln270_reg_220[4]),
        .I5(tmp_reg_215),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \SRL_SIG[0][5]_i_1__9 
       (.I0(\SRL_SIG[0][5]_i_2__0_n_0 ),
        .I1(trunc_ln270_reg_220[5]),
        .I2(tmp_reg_215),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \SRL_SIG[0][5]_i_2__0 
       (.I0(trunc_ln270_reg_220[3]),
        .I1(D[0]),
        .I2(trunc_ln270_reg_220[1]),
        .I3(trunc_ln270_reg_220[2]),
        .I4(trunc_ln270_reg_220[4]),
        .O(\SRL_SIG[0][5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h9C)) 
    \SRL_SIG[0][6]_i_1__9 
       (.I0(\SRL_SIG[0][7]_i_3__0_n_0 ),
        .I1(trunc_ln270_reg_220[6]),
        .I2(tmp_reg_215),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \SRL_SIG[0][7]_i_1__18 
       (.I0(imgOutput_data_full_n),
        .I1(icmp_ln252_reg_211_pp0_iter1_reg),
        .I2(ap_enable_reg_pp0_iter2_reg_n_0),
        .I3(ap_block_pp0_stage0_11001),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h4BF0)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(trunc_ln270_reg_220[6]),
        .I1(\SRL_SIG[0][7]_i_3__0_n_0 ),
        .I2(trunc_ln270_reg_220[7]),
        .I3(tmp_reg_215),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \SRL_SIG[0][7]_i_3__0 
       (.I0(trunc_ln270_reg_220[4]),
        .I1(trunc_ln270_reg_220[2]),
        .I2(trunc_ln270_reg_220[1]),
        .I3(D[0]),
        .I4(trunc_ln270_reg_220[3]),
        .I5(trunc_ln270_reg_220[5]),
        .O(\SRL_SIG[0][7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h2F22FF22FF22FF22)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(Q[1]),
        .I1(CO),
        .I2(absdiff_0_32_32_1_U0_ap_start),
        .I3(Q[0]),
        .I4(imgInput1_cols_c12_empty_n),
        .I5(imgInput1_rows_c11_empty_n),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(absdiff_0_32_32_1_U0_ap_start),
        .I1(Q[0]),
        .I2(imgInput1_cols_c12_empty_n),
        .I3(imgInput1_rows_c11_empty_n),
        .I4(ap_CS_fsm_state6),
        .O(ap_NS_fsm[1]));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(\i_V_reg_93_reg_n_0_[12] ),
        .I1(image_height_reg_192[12]),
        .I2(image_height_reg_192[13]),
        .O(\ap_CS_fsm[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(\i_V_reg_93_reg_n_0_[11] ),
        .I1(image_height_reg_192[11]),
        .I2(\i_V_reg_93_reg_n_0_[10] ),
        .I3(image_height_reg_192[10]),
        .O(\ap_CS_fsm[2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(\i_V_reg_93_reg_n_0_[9] ),
        .I1(image_height_reg_192[9]),
        .I2(\i_V_reg_93_reg_n_0_[8] ),
        .I3(image_height_reg_192[8]),
        .O(\ap_CS_fsm[2]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(image_height_reg_192[6]),
        .I1(\i_V_reg_93_reg_n_0_[6] ),
        .I2(\i_V_reg_93_reg_n_0_[7] ),
        .I3(image_height_reg_192[7]),
        .O(\ap_CS_fsm[2]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(image_height_reg_192[4]),
        .I1(\i_V_reg_93_reg_n_0_[4] ),
        .I2(\i_V_reg_93_reg_n_0_[5] ),
        .I3(image_height_reg_192[5]),
        .O(\ap_CS_fsm[2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(image_height_reg_192[2]),
        .I1(\i_V_reg_93_reg_n_0_[2] ),
        .I2(\i_V_reg_93_reg_n_0_[3] ),
        .I3(image_height_reg_192[3]),
        .O(\ap_CS_fsm[2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(image_height_reg_192[0]),
        .I1(\i_V_reg_93_reg_n_0_[0] ),
        .I2(\i_V_reg_93_reg_n_0_[1] ),
        .I3(image_height_reg_192[1]),
        .O(\ap_CS_fsm[2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_17 
       (.I0(\i_V_reg_93_reg_n_0_[7] ),
        .I1(image_height_reg_192[7]),
        .I2(\i_V_reg_93_reg_n_0_[6] ),
        .I3(image_height_reg_192[6]),
        .O(\ap_CS_fsm[2]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_18 
       (.I0(\i_V_reg_93_reg_n_0_[5] ),
        .I1(image_height_reg_192[5]),
        .I2(\i_V_reg_93_reg_n_0_[4] ),
        .I3(image_height_reg_192[4]),
        .O(\ap_CS_fsm[2]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_19 
       (.I0(\i_V_reg_93_reg_n_0_[3] ),
        .I1(image_height_reg_192[3]),
        .I2(\i_V_reg_93_reg_n_0_[2] ),
        .I3(image_height_reg_192[2]),
        .O(\ap_CS_fsm[2]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm[2]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[1]),
        .I3(CO),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'h00000F08)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_20 
       (.I0(\i_V_reg_93_reg_n_0_[1] ),
        .I1(image_height_reg_192[1]),
        .I2(\i_V_reg_93_reg_n_0_[0] ),
        .I3(image_height_reg_192[0]),
        .O(\ap_CS_fsm[2]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(image_height_reg_192[14]),
        .I1(image_height_reg_192[15]),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hF4)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\i_V_reg_93_reg_n_0_[12] ),
        .I1(image_height_reg_192[12]),
        .I2(image_height_reg_192[13]),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(image_height_reg_192[10]),
        .I1(\i_V_reg_93_reg_n_0_[10] ),
        .I2(\i_V_reg_93_reg_n_0_[11] ),
        .I3(image_height_reg_192[11]),
        .O(\ap_CS_fsm[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(image_height_reg_192[8]),
        .I1(\i_V_reg_93_reg_n_0_[8] ),
        .I2(\i_V_reg_93_reg_n_0_[9] ),
        .I3(image_height_reg_192[9]),
        .O(\ap_CS_fsm[2]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(image_height_reg_192[15]),
        .I1(image_height_reg_192[14]),
        .O(\ap_CS_fsm[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(j_V_reg_104_reg[4]),
        .I1(image_width_reg_187[4]),
        .I2(j_V_reg_104_reg[3]),
        .I3(image_width_reg_187[3]),
        .I4(image_width_reg_187[5]),
        .I5(j_V_reg_104_reg[5]),
        .O(\ap_CS_fsm[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_11 
       (.I0(j_V_reg_104_reg[1]),
        .I1(image_width_reg_187[1]),
        .I2(j_V_reg_104_reg[0]),
        .I3(image_width_reg_187[0]),
        .I4(image_width_reg_187[2]),
        .I5(j_V_reg_104_reg[2]),
        .O(\ap_CS_fsm[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0504040400000000)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0070FFFF00700070)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(imgInput2_data_empty_n),
        .I1(imgInput1_data_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\icmp_ln252_reg_211_reg_n_0_[0] ),
        .I4(imgOutput_data_full_n),
        .I5(\ap_CS_fsm[3]_i_4_n_0 ),
        .O(ap_block_pp0_stage0_11001));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(icmp_ln252_reg_211_pp0_iter1_reg),
        .O(\ap_CS_fsm[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(image_width_reg_187[15]),
        .I1(j_V_reg_104_reg[15]),
        .O(\ap_CS_fsm[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(j_V_reg_104_reg[13]),
        .I1(image_width_reg_187[13]),
        .I2(j_V_reg_104_reg[12]),
        .I3(image_width_reg_187[12]),
        .I4(image_width_reg_187[14]),
        .I5(j_V_reg_104_reg[14]),
        .O(\ap_CS_fsm[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(j_V_reg_104_reg[10]),
        .I1(image_width_reg_187[10]),
        .I2(j_V_reg_104_reg[9]),
        .I3(image_width_reg_187[9]),
        .I4(image_width_reg_187[11]),
        .I5(j_V_reg_104_reg[11]),
        .O(\ap_CS_fsm[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(j_V_reg_104_reg[7]),
        .I1(image_width_reg_187[7]),
        .I2(j_V_reg_104_reg[6]),
        .I3(image_width_reg_187[6]),
        .I4(image_width_reg_187[8]),
        .I5(j_V_reg_104_reg[8]),
        .O(\ap_CS_fsm[3]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(\ap_CS_fsm_reg[2]_i_4_n_0 ),
        .CO({CO,\ap_CS_fsm_reg[2]_i_3_n_1 ,\ap_CS_fsm_reg[2]_i_3_n_2 ,\ap_CS_fsm_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_5_n_0 ,\ap_CS_fsm[2]_i_6_n_0 ,\ap_CS_fsm[2]_i_7_n_0 ,\ap_CS_fsm[2]_i_8_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_9_n_0 ,\ap_CS_fsm[2]_i_10_n_0 ,\ap_CS_fsm[2]_i_11_n_0 ,\ap_CS_fsm[2]_i_12_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_4 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_4_n_0 ,\ap_CS_fsm_reg[2]_i_4_n_1 ,\ap_CS_fsm_reg[2]_i_4_n_2 ,\ap_CS_fsm_reg[2]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_13_n_0 ,\ap_CS_fsm[2]_i_14_n_0 ,\ap_CS_fsm[2]_i_15_n_0 ,\ap_CS_fsm[2]_i_16_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_17_n_0 ,\ap_CS_fsm[2]_i_18_n_0 ,\ap_CS_fsm[2]_i_19_n_0 ,\ap_CS_fsm[2]_i_20_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(ap_rst_n_inv));
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(\ap_CS_fsm_reg[3]_i_5_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_3_CO_UNCONNECTED [3:2],ap_condition_pp0_exit_iter0_state3,\ap_CS_fsm_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\ap_CS_fsm[3]_i_6_n_0 ,\ap_CS_fsm[3]_i_7_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_5 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_5_n_0 ,\ap_CS_fsm_reg[3]_i_5_n_1 ,\ap_CS_fsm_reg[3]_i_5_n_2 ,\ap_CS_fsm_reg[3]_i_5_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_8_n_0 ,\ap_CS_fsm[3]_i_9_n_0 ,\ap_CS_fsm[3]_i_10_n_0 ,\ap_CS_fsm[3]_i_11_n_0 }));
  LUT6 #(
    .INIT(64'h0000EA00EA00EA00)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .I2(Q[1]),
        .I3(ap_rst_n),
        .I4(p_4_in),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_11001),
        .O(p_4_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_11001),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A0C0A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_11001),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_1_reg_197[0]_i_1 
       (.I0(\i_V_reg_93_reg_n_0_[0] ),
        .O(i_V_1_fu_123_p2[0]));
  FDRE \i_V_1_reg_197_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_123_p2[0]),
        .Q(i_V_1_reg_197[0]),
        .R(1'b0));
  FDRE \i_V_1_reg_197_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_123_p2[10]),
        .Q(i_V_1_reg_197[10]),
        .R(1'b0));
  FDRE \i_V_1_reg_197_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_123_p2[11]),
        .Q(i_V_1_reg_197[11]),
        .R(1'b0));
  FDRE \i_V_1_reg_197_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_123_p2[12]),
        .Q(i_V_1_reg_197[12]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_1_reg_197_reg[12]_i_1 
       (.CI(\i_V_1_reg_197_reg[8]_i_1_n_0 ),
        .CO({\NLW_i_V_1_reg_197_reg[12]_i_1_CO_UNCONNECTED [3],\i_V_1_reg_197_reg[12]_i_1_n_1 ,\i_V_1_reg_197_reg[12]_i_1_n_2 ,\i_V_1_reg_197_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_1_fu_123_p2[12:9]),
        .S({\i_V_reg_93_reg_n_0_[12] ,\i_V_reg_93_reg_n_0_[11] ,\i_V_reg_93_reg_n_0_[10] ,\i_V_reg_93_reg_n_0_[9] }));
  FDRE \i_V_1_reg_197_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_123_p2[1]),
        .Q(i_V_1_reg_197[1]),
        .R(1'b0));
  FDRE \i_V_1_reg_197_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_123_p2[2]),
        .Q(i_V_1_reg_197[2]),
        .R(1'b0));
  FDRE \i_V_1_reg_197_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_123_p2[3]),
        .Q(i_V_1_reg_197[3]),
        .R(1'b0));
  FDRE \i_V_1_reg_197_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_123_p2[4]),
        .Q(i_V_1_reg_197[4]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_1_reg_197_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_1_reg_197_reg[4]_i_1_n_0 ,\i_V_1_reg_197_reg[4]_i_1_n_1 ,\i_V_1_reg_197_reg[4]_i_1_n_2 ,\i_V_1_reg_197_reg[4]_i_1_n_3 }),
        .CYINIT(\i_V_reg_93_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_1_fu_123_p2[4:1]),
        .S({\i_V_reg_93_reg_n_0_[4] ,\i_V_reg_93_reg_n_0_[3] ,\i_V_reg_93_reg_n_0_[2] ,\i_V_reg_93_reg_n_0_[1] }));
  FDRE \i_V_1_reg_197_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_123_p2[5]),
        .Q(i_V_1_reg_197[5]),
        .R(1'b0));
  FDRE \i_V_1_reg_197_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_123_p2[6]),
        .Q(i_V_1_reg_197[6]),
        .R(1'b0));
  FDRE \i_V_1_reg_197_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_123_p2[7]),
        .Q(i_V_1_reg_197[7]),
        .R(1'b0));
  FDRE \i_V_1_reg_197_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_123_p2[8]),
        .Q(i_V_1_reg_197[8]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \i_V_1_reg_197_reg[8]_i_1 
       (.CI(\i_V_1_reg_197_reg[4]_i_1_n_0 ),
        .CO({\i_V_1_reg_197_reg[8]_i_1_n_0 ,\i_V_1_reg_197_reg[8]_i_1_n_1 ,\i_V_1_reg_197_reg[8]_i_1_n_2 ,\i_V_1_reg_197_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_1_fu_123_p2[8:5]),
        .S({\i_V_reg_93_reg_n_0_[8] ,\i_V_reg_93_reg_n_0_[7] ,\i_V_reg_93_reg_n_0_[6] ,\i_V_reg_93_reg_n_0_[5] }));
  FDRE \i_V_1_reg_197_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_1_fu_123_p2[9]),
        .Q(i_V_1_reg_197[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \i_V_reg_93[12]_i_1 
       (.I0(imgInput1_rows_c11_empty_n),
        .I1(imgInput1_cols_c12_empty_n),
        .I2(Q[0]),
        .I3(absdiff_0_32_32_1_U0_ap_start),
        .I4(ap_CS_fsm_state6),
        .O(i_V_reg_93));
  FDRE \i_V_reg_93_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_1_reg_197[0]),
        .Q(\i_V_reg_93_reg_n_0_[0] ),
        .R(i_V_reg_93));
  FDRE \i_V_reg_93_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_1_reg_197[10]),
        .Q(\i_V_reg_93_reg_n_0_[10] ),
        .R(i_V_reg_93));
  FDRE \i_V_reg_93_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_1_reg_197[11]),
        .Q(\i_V_reg_93_reg_n_0_[11] ),
        .R(i_V_reg_93));
  FDRE \i_V_reg_93_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_1_reg_197[12]),
        .Q(\i_V_reg_93_reg_n_0_[12] ),
        .R(i_V_reg_93));
  FDRE \i_V_reg_93_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_1_reg_197[1]),
        .Q(\i_V_reg_93_reg_n_0_[1] ),
        .R(i_V_reg_93));
  FDRE \i_V_reg_93_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_1_reg_197[2]),
        .Q(\i_V_reg_93_reg_n_0_[2] ),
        .R(i_V_reg_93));
  FDRE \i_V_reg_93_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_1_reg_197[3]),
        .Q(\i_V_reg_93_reg_n_0_[3] ),
        .R(i_V_reg_93));
  FDRE \i_V_reg_93_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_1_reg_197[4]),
        .Q(\i_V_reg_93_reg_n_0_[4] ),
        .R(i_V_reg_93));
  FDRE \i_V_reg_93_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_1_reg_197[5]),
        .Q(\i_V_reg_93_reg_n_0_[5] ),
        .R(i_V_reg_93));
  FDRE \i_V_reg_93_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_1_reg_197[6]),
        .Q(\i_V_reg_93_reg_n_0_[6] ),
        .R(i_V_reg_93));
  FDRE \i_V_reg_93_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_1_reg_197[7]),
        .Q(\i_V_reg_93_reg_n_0_[7] ),
        .R(i_V_reg_93));
  FDRE \i_V_reg_93_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_1_reg_197[8]),
        .Q(\i_V_reg_93_reg_n_0_[8] ),
        .R(i_V_reg_93));
  FDRE \i_V_reg_93_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_1_reg_197[9]),
        .Q(\i_V_reg_93_reg_n_0_[9] ),
        .R(i_V_reg_93));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln252_reg_211[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(\icmp_ln252_reg_211_reg_n_0_[0] ),
        .O(\icmp_ln252_reg_211[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln252_reg_211_pp0_iter1_reg[0]_i_1 
       (.I0(\icmp_ln252_reg_211_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(icmp_ln252_reg_211_pp0_iter1_reg),
        .O(\icmp_ln252_reg_211_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \icmp_ln252_reg_211_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln252_reg_211_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(icmp_ln252_reg_211_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln252_reg_211_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_ln252_reg_211[0]_i_1_n_0 ),
        .Q(\icmp_ln252_reg_211_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \image_height_reg_192_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_height_reg_192_reg[15]_0 [0]),
        .Q(image_height_reg_192[0]),
        .R(1'b0));
  FDRE \image_height_reg_192_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_height_reg_192_reg[15]_0 [10]),
        .Q(image_height_reg_192[10]),
        .R(1'b0));
  FDRE \image_height_reg_192_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_height_reg_192_reg[15]_0 [11]),
        .Q(image_height_reg_192[11]),
        .R(1'b0));
  FDRE \image_height_reg_192_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_height_reg_192_reg[15]_0 [12]),
        .Q(image_height_reg_192[12]),
        .R(1'b0));
  FDRE \image_height_reg_192_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_height_reg_192_reg[15]_0 [13]),
        .Q(image_height_reg_192[13]),
        .R(1'b0));
  FDRE \image_height_reg_192_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_height_reg_192_reg[15]_0 [14]),
        .Q(image_height_reg_192[14]),
        .R(1'b0));
  FDRE \image_height_reg_192_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_height_reg_192_reg[15]_0 [15]),
        .Q(image_height_reg_192[15]),
        .R(1'b0));
  FDRE \image_height_reg_192_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_height_reg_192_reg[15]_0 [1]),
        .Q(image_height_reg_192[1]),
        .R(1'b0));
  FDRE \image_height_reg_192_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_height_reg_192_reg[15]_0 [2]),
        .Q(image_height_reg_192[2]),
        .R(1'b0));
  FDRE \image_height_reg_192_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_height_reg_192_reg[15]_0 [3]),
        .Q(image_height_reg_192[3]),
        .R(1'b0));
  FDRE \image_height_reg_192_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_height_reg_192_reg[15]_0 [4]),
        .Q(image_height_reg_192[4]),
        .R(1'b0));
  FDRE \image_height_reg_192_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_height_reg_192_reg[15]_0 [5]),
        .Q(image_height_reg_192[5]),
        .R(1'b0));
  FDRE \image_height_reg_192_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_height_reg_192_reg[15]_0 [6]),
        .Q(image_height_reg_192[6]),
        .R(1'b0));
  FDRE \image_height_reg_192_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_height_reg_192_reg[15]_0 [7]),
        .Q(image_height_reg_192[7]),
        .R(1'b0));
  FDRE \image_height_reg_192_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_height_reg_192_reg[15]_0 [8]),
        .Q(image_height_reg_192[8]),
        .R(1'b0));
  FDRE \image_height_reg_192_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_height_reg_192_reg[15]_0 [9]),
        .Q(image_height_reg_192[9]),
        .R(1'b0));
  FDRE \image_width_reg_187_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_width_reg_187_reg[15]_0 [0]),
        .Q(image_width_reg_187[0]),
        .R(1'b0));
  FDRE \image_width_reg_187_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_width_reg_187_reg[15]_0 [10]),
        .Q(image_width_reg_187[10]),
        .R(1'b0));
  FDRE \image_width_reg_187_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_width_reg_187_reg[15]_0 [11]),
        .Q(image_width_reg_187[11]),
        .R(1'b0));
  FDRE \image_width_reg_187_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_width_reg_187_reg[15]_0 [12]),
        .Q(image_width_reg_187[12]),
        .R(1'b0));
  FDRE \image_width_reg_187_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_width_reg_187_reg[15]_0 [13]),
        .Q(image_width_reg_187[13]),
        .R(1'b0));
  FDRE \image_width_reg_187_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_width_reg_187_reg[15]_0 [14]),
        .Q(image_width_reg_187[14]),
        .R(1'b0));
  FDRE \image_width_reg_187_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_width_reg_187_reg[15]_0 [15]),
        .Q(image_width_reg_187[15]),
        .R(1'b0));
  FDRE \image_width_reg_187_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_width_reg_187_reg[15]_0 [1]),
        .Q(image_width_reg_187[1]),
        .R(1'b0));
  FDRE \image_width_reg_187_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_width_reg_187_reg[15]_0 [2]),
        .Q(image_width_reg_187[2]),
        .R(1'b0));
  FDRE \image_width_reg_187_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_width_reg_187_reg[15]_0 [3]),
        .Q(image_width_reg_187[3]),
        .R(1'b0));
  FDRE \image_width_reg_187_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_width_reg_187_reg[15]_0 [4]),
        .Q(image_width_reg_187[4]),
        .R(1'b0));
  FDRE \image_width_reg_187_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_width_reg_187_reg[15]_0 [5]),
        .Q(image_width_reg_187[5]),
        .R(1'b0));
  FDRE \image_width_reg_187_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_width_reg_187_reg[15]_0 [6]),
        .Q(image_width_reg_187[6]),
        .R(1'b0));
  FDRE \image_width_reg_187_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_width_reg_187_reg[15]_0 [7]),
        .Q(image_width_reg_187[7]),
        .R(1'b0));
  FDRE \image_width_reg_187_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_width_reg_187_reg[15]_0 [8]),
        .Q(image_width_reg_187[8]),
        .R(1'b0));
  FDRE \image_width_reg_187_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\image_width_reg_187_reg[15]_0 [9]),
        .Q(image_width_reg_187[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFDFFFFF)) 
    internal_full_n_i_2__23
       (.I0(imgInput1_data_empty_n),
        .I1(\icmp_ln252_reg_211_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\mOutPtr_reg[0] ),
        .O(internal_empty_n_reg_1));
  LUT6 #(
    .INIT(64'h00000000FFDFFFFF)) 
    internal_full_n_i_2__27
       (.I0(imgInput2_data_empty_n),
        .I1(\icmp_ln252_reg_211_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_11001),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(internal_empty_n_reg_2));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    internal_full_n_i_3__12
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_11001),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\icmp_ln252_reg_211_reg_n_0_[0] ),
        .I4(imgInput2_data_empty_n),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(mOutPtr110_out_0));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    internal_full_n_i_3__9
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_11001),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\icmp_ln252_reg_211_reg_n_0_[0] ),
        .I4(imgInput1_data_empty_n),
        .I5(\mOutPtr_reg[0] ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hFBFF000000000000)) 
    \j_V_reg_104[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(Q[1]),
        .I5(CO),
        .O(j_V_reg_104));
  LUT4 #(
    .INIT(16'h0400)) 
    \j_V_reg_104[0]_i_2 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(j_V_reg_1040));
  LUT1 #(
    .INIT(2'h1)) 
    \j_V_reg_104[0]_i_4 
       (.I0(j_V_reg_104_reg[0]),
        .O(\j_V_reg_104[0]_i_4_n_0 ));
  FDRE \j_V_reg_104_reg[0] 
       (.C(ap_clk),
        .CE(j_V_reg_1040),
        .D(\j_V_reg_104_reg[0]_i_3_n_7 ),
        .Q(j_V_reg_104_reg[0]),
        .R(j_V_reg_104));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_104_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_V_reg_104_reg[0]_i_3_n_0 ,\j_V_reg_104_reg[0]_i_3_n_1 ,\j_V_reg_104_reg[0]_i_3_n_2 ,\j_V_reg_104_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_V_reg_104_reg[0]_i_3_n_4 ,\j_V_reg_104_reg[0]_i_3_n_5 ,\j_V_reg_104_reg[0]_i_3_n_6 ,\j_V_reg_104_reg[0]_i_3_n_7 }),
        .S({j_V_reg_104_reg[3:1],\j_V_reg_104[0]_i_4_n_0 }));
  FDRE \j_V_reg_104_reg[10] 
       (.C(ap_clk),
        .CE(j_V_reg_1040),
        .D(\j_V_reg_104_reg[8]_i_1_n_5 ),
        .Q(j_V_reg_104_reg[10]),
        .R(j_V_reg_104));
  FDRE \j_V_reg_104_reg[11] 
       (.C(ap_clk),
        .CE(j_V_reg_1040),
        .D(\j_V_reg_104_reg[8]_i_1_n_4 ),
        .Q(j_V_reg_104_reg[11]),
        .R(j_V_reg_104));
  FDRE \j_V_reg_104_reg[12] 
       (.C(ap_clk),
        .CE(j_V_reg_1040),
        .D(\j_V_reg_104_reg[12]_i_1_n_7 ),
        .Q(j_V_reg_104_reg[12]),
        .R(j_V_reg_104));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_104_reg[12]_i_1 
       (.CI(\j_V_reg_104_reg[8]_i_1_n_0 ),
        .CO({\NLW_j_V_reg_104_reg[12]_i_1_CO_UNCONNECTED [3],\j_V_reg_104_reg[12]_i_1_n_1 ,\j_V_reg_104_reg[12]_i_1_n_2 ,\j_V_reg_104_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_104_reg[12]_i_1_n_4 ,\j_V_reg_104_reg[12]_i_1_n_5 ,\j_V_reg_104_reg[12]_i_1_n_6 ,\j_V_reg_104_reg[12]_i_1_n_7 }),
        .S(j_V_reg_104_reg[15:12]));
  FDRE \j_V_reg_104_reg[13] 
       (.C(ap_clk),
        .CE(j_V_reg_1040),
        .D(\j_V_reg_104_reg[12]_i_1_n_6 ),
        .Q(j_V_reg_104_reg[13]),
        .R(j_V_reg_104));
  FDRE \j_V_reg_104_reg[14] 
       (.C(ap_clk),
        .CE(j_V_reg_1040),
        .D(\j_V_reg_104_reg[12]_i_1_n_5 ),
        .Q(j_V_reg_104_reg[14]),
        .R(j_V_reg_104));
  FDRE \j_V_reg_104_reg[15] 
       (.C(ap_clk),
        .CE(j_V_reg_1040),
        .D(\j_V_reg_104_reg[12]_i_1_n_4 ),
        .Q(j_V_reg_104_reg[15]),
        .R(j_V_reg_104));
  FDRE \j_V_reg_104_reg[1] 
       (.C(ap_clk),
        .CE(j_V_reg_1040),
        .D(\j_V_reg_104_reg[0]_i_3_n_6 ),
        .Q(j_V_reg_104_reg[1]),
        .R(j_V_reg_104));
  FDRE \j_V_reg_104_reg[2] 
       (.C(ap_clk),
        .CE(j_V_reg_1040),
        .D(\j_V_reg_104_reg[0]_i_3_n_5 ),
        .Q(j_V_reg_104_reg[2]),
        .R(j_V_reg_104));
  FDRE \j_V_reg_104_reg[3] 
       (.C(ap_clk),
        .CE(j_V_reg_1040),
        .D(\j_V_reg_104_reg[0]_i_3_n_4 ),
        .Q(j_V_reg_104_reg[3]),
        .R(j_V_reg_104));
  FDRE \j_V_reg_104_reg[4] 
       (.C(ap_clk),
        .CE(j_V_reg_1040),
        .D(\j_V_reg_104_reg[4]_i_1_n_7 ),
        .Q(j_V_reg_104_reg[4]),
        .R(j_V_reg_104));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_104_reg[4]_i_1 
       (.CI(\j_V_reg_104_reg[0]_i_3_n_0 ),
        .CO({\j_V_reg_104_reg[4]_i_1_n_0 ,\j_V_reg_104_reg[4]_i_1_n_1 ,\j_V_reg_104_reg[4]_i_1_n_2 ,\j_V_reg_104_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_104_reg[4]_i_1_n_4 ,\j_V_reg_104_reg[4]_i_1_n_5 ,\j_V_reg_104_reg[4]_i_1_n_6 ,\j_V_reg_104_reg[4]_i_1_n_7 }),
        .S(j_V_reg_104_reg[7:4]));
  FDRE \j_V_reg_104_reg[5] 
       (.C(ap_clk),
        .CE(j_V_reg_1040),
        .D(\j_V_reg_104_reg[4]_i_1_n_6 ),
        .Q(j_V_reg_104_reg[5]),
        .R(j_V_reg_104));
  FDRE \j_V_reg_104_reg[6] 
       (.C(ap_clk),
        .CE(j_V_reg_1040),
        .D(\j_V_reg_104_reg[4]_i_1_n_5 ),
        .Q(j_V_reg_104_reg[6]),
        .R(j_V_reg_104));
  FDRE \j_V_reg_104_reg[7] 
       (.C(ap_clk),
        .CE(j_V_reg_1040),
        .D(\j_V_reg_104_reg[4]_i_1_n_4 ),
        .Q(j_V_reg_104_reg[7]),
        .R(j_V_reg_104));
  FDRE \j_V_reg_104_reg[8] 
       (.C(ap_clk),
        .CE(j_V_reg_1040),
        .D(\j_V_reg_104_reg[8]_i_1_n_7 ),
        .Q(j_V_reg_104_reg[8]),
        .R(j_V_reg_104));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \j_V_reg_104_reg[8]_i_1 
       (.CI(\j_V_reg_104_reg[4]_i_1_n_0 ),
        .CO({\j_V_reg_104_reg[8]_i_1_n_0 ,\j_V_reg_104_reg[8]_i_1_n_1 ,\j_V_reg_104_reg[8]_i_1_n_2 ,\j_V_reg_104_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_104_reg[8]_i_1_n_4 ,\j_V_reg_104_reg[8]_i_1_n_5 ,\j_V_reg_104_reg[8]_i_1_n_6 ,\j_V_reg_104_reg[8]_i_1_n_7 }),
        .S(j_V_reg_104_reg[11:8]));
  FDRE \j_V_reg_104_reg[9] 
       (.C(ap_clk),
        .CE(j_V_reg_1040),
        .D(\j_V_reg_104_reg[8]_i_1_n_6 ),
        .Q(j_V_reg_104_reg[9]),
        .R(j_V_reg_104));
  LUT6 #(
    .INIT(64'hDFFF20002000DFFF)) 
    \mOutPtr[0]_i_1__39 
       (.I0(imgInput1_data_empty_n),
        .I1(\icmp_ln252_reg_211_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(p_4_in),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hDFFF20002000DFFF)) 
    \mOutPtr[0]_i_1__42 
       (.I0(imgInput2_data_empty_n),
        .I1(\icmp_ln252_reg_211_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(p_4_in),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(\mOutPtr_reg[0]_2 ),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[0]_i_2 
       (.I0(Q[1]),
        .I1(CO),
        .O(absdiff_0_32_32_1_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mOutPtr[1]_i_2__14 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(icmp_ln252_reg_211_pp0_iter1_reg),
        .I3(imgOutput_data_full_n),
        .O(ap_enable_reg_pp0_iter2_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \mOutPtr[1]_i_3 
       (.I0(\icmp_ln252_reg_211_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_block_pp0_stage0_11001),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(absdiff_0_32_32_1_U0_imgInput2_435_read));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_reg_215[0]_i_1 
       (.I0(ap_block_pp0_stage0_11001),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\icmp_ln252_reg_211_reg_n_0_[0] ),
        .O(tmp_reg_2150));
  FDRE \tmp_reg_215_reg[0] 
       (.C(ap_clk),
        .CE(tmp_reg_2150),
        .D(sub_ln270_fu_157_p2[8]),
        .Q(tmp_reg_215),
        .R(1'b0));
  FDRE \trunc_ln270_reg_220_reg[0] 
       (.C(ap_clk),
        .CE(tmp_reg_2150),
        .D(sub_ln270_fu_157_p2[0]),
        .Q(D[0]),
        .R(1'b0));
  FDRE \trunc_ln270_reg_220_reg[1] 
       (.C(ap_clk),
        .CE(tmp_reg_2150),
        .D(sub_ln270_fu_157_p2[1]),
        .Q(trunc_ln270_reg_220[1]),
        .R(1'b0));
  FDRE \trunc_ln270_reg_220_reg[2] 
       (.C(ap_clk),
        .CE(tmp_reg_2150),
        .D(sub_ln270_fu_157_p2[2]),
        .Q(trunc_ln270_reg_220[2]),
        .R(1'b0));
  FDRE \trunc_ln270_reg_220_reg[3] 
       (.C(ap_clk),
        .CE(tmp_reg_2150),
        .D(sub_ln270_fu_157_p2[3]),
        .Q(trunc_ln270_reg_220[3]),
        .R(1'b0));
  FDRE \trunc_ln270_reg_220_reg[4] 
       (.C(ap_clk),
        .CE(tmp_reg_2150),
        .D(sub_ln270_fu_157_p2[4]),
        .Q(trunc_ln270_reg_220[4]),
        .R(1'b0));
  FDRE \trunc_ln270_reg_220_reg[5] 
       (.C(ap_clk),
        .CE(tmp_reg_2150),
        .D(sub_ln270_fu_157_p2[5]),
        .Q(trunc_ln270_reg_220[5]),
        .R(1'b0));
  FDRE \trunc_ln270_reg_220_reg[6] 
       (.C(ap_clk),
        .CE(tmp_reg_2150),
        .D(sub_ln270_fu_157_p2[6]),
        .Q(trunc_ln270_reg_220[6]),
        .R(1'b0));
  FDRE \trunc_ln270_reg_220_reg[7] 
       (.C(ap_clk),
        .CE(tmp_reg_2150),
        .D(sub_ln270_fu_157_p2[7]),
        .Q(trunc_ln270_reg_220[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_addrbound
   (ap_done_reg,
    E,
    internal_empty_n_reg,
    \ap_CS_fsm_reg[0]_0 ,
    Q,
    shiftReg_ce,
    D,
    ap_clk,
    B,
    A,
    shiftReg_ce_0,
    cols_c_empty_n,
    addrbound_U0_ap_start,
    rows_c_empty_n,
    addrbound_U0_ap_continue,
    ap_rst_n,
    ap_rst_n_inv);
  output ap_done_reg;
  output [0:0]E;
  output internal_empty_n_reg;
  output \ap_CS_fsm_reg[0]_0 ;
  output [0:0]Q;
  output shiftReg_ce;
  output [10:0]D;
  input ap_clk;
  input [10:0]B;
  input [10:0]A;
  input shiftReg_ce_0;
  input cols_c_empty_n;
  input addrbound_U0_ap_start;
  input rows_c_empty_n;
  input addrbound_U0_ap_continue;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire [10:0]A;
  wire [10:0]B;
  wire [10:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire addrbound_U0_ap_continue;
  wire addrbound_U0_ap_start;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__8_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c_empty_n;
  wire internal_empty_n_reg;
  wire mul_mul_11s_11s_11_4_1_U90_n_0;
  wire mul_mul_11s_11s_11_4_1_U90_n_1;
  wire mul_mul_11s_11s_11_4_1_U90_n_10;
  wire mul_mul_11s_11s_11_4_1_U90_n_2;
  wire mul_mul_11s_11s_11_4_1_U90_n_3;
  wire mul_mul_11s_11s_11_4_1_U90_n_4;
  wire mul_mul_11s_11s_11_4_1_U90_n_5;
  wire mul_mul_11s_11s_11_4_1_U90_n_6;
  wire mul_mul_11s_11s_11_4_1_U90_n_7;
  wire mul_mul_11s_11s_11_4_1_U90_n_8;
  wire mul_mul_11s_11s_11_4_1_U90_n_9;
  wire \return_r_preg_reg_n_0_[0] ;
  wire \return_r_preg_reg_n_0_[10] ;
  wire \return_r_preg_reg_n_0_[1] ;
  wire \return_r_preg_reg_n_0_[2] ;
  wire \return_r_preg_reg_n_0_[3] ;
  wire \return_r_preg_reg_n_0_[4] ;
  wire \return_r_preg_reg_n_0_[5] ;
  wire \return_r_preg_reg_n_0_[6] ;
  wire \return_r_preg_reg_n_0_[7] ;
  wire \return_r_preg_reg_n_0_[8] ;
  wire \return_r_preg_reg_n_0_[9] ;
  wire rows_c_empty_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][10]_i_1__9 
       (.I0(addrbound_U0_ap_continue),
        .I1(Q),
        .I2(ap_done_reg),
        .O(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFBFFFFFFAAAAAAAA)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(Q),
        .I1(cols_c_empty_n),
        .I2(ap_done_reg),
        .I3(addrbound_U0_ap_start),
        .I4(rows_c_empty_n),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(\ap_CS_fsm_reg[0]_0 ),
        .I1(Q),
        .I2(\ap_CS_fsm_reg_n_0_[1] ),
        .I3(\ap_CS_fsm_reg_n_0_[2] ),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h00800000)) 
    \ap_CS_fsm[1]_i_2__1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(rows_c_empty_n),
        .I2(addrbound_U0_ap_start),
        .I3(ap_done_reg),
        .I4(cols_c_empty_n),
        .O(\ap_CS_fsm_reg[0]_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(Q),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair716" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__8
       (.I0(addrbound_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(Q),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__8_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \mOutPtr[1]_i_1__23 
       (.I0(shiftReg_ce_0),
        .I1(cols_c_empty_n),
        .I2(ap_done_reg),
        .I3(addrbound_U0_ap_start),
        .I4(rows_c_empty_n),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(E));
  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    \mOutPtr[1]_i_3__0 
       (.I0(shiftReg_ce_0),
        .I1(cols_c_empty_n),
        .I2(ap_done_reg),
        .I3(addrbound_U0_ap_start),
        .I4(rows_c_empty_n),
        .I5(\ap_CS_fsm_reg_n_0_[0] ),
        .O(internal_empty_n_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_mul_11s_11s_11_4_1 mul_mul_11s_11s_11_4_1_U90
       (.A(A),
        .B(B),
        .D(D),
        .P({mul_mul_11s_11s_11_4_1_U90_n_0,mul_mul_11s_11s_11_4_1_U90_n_1,mul_mul_11s_11s_11_4_1_U90_n_2,mul_mul_11s_11s_11_4_1_U90_n_3,mul_mul_11s_11s_11_4_1_U90_n_4,mul_mul_11s_11s_11_4_1_U90_n_5,mul_mul_11s_11s_11_4_1_U90_n_6,mul_mul_11s_11s_11_4_1_U90_n_7,mul_mul_11s_11s_11_4_1_U90_n_8,mul_mul_11s_11s_11_4_1_U90_n_9,mul_mul_11s_11s_11_4_1_U90_n_10}),
        .Q({Q,\ap_CS_fsm_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][0] (\return_r_preg_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][10] (\return_r_preg_reg_n_0_[10] ),
        .\SRL_SIG_reg[0][1] (\return_r_preg_reg_n_0_[1] ),
        .\SRL_SIG_reg[0][2] (\return_r_preg_reg_n_0_[2] ),
        .\SRL_SIG_reg[0][3] (\return_r_preg_reg_n_0_[3] ),
        .\SRL_SIG_reg[0][4] (\return_r_preg_reg_n_0_[4] ),
        .\SRL_SIG_reg[0][5] (\return_r_preg_reg_n_0_[5] ),
        .\SRL_SIG_reg[0][6] (\return_r_preg_reg_n_0_[6] ),
        .\SRL_SIG_reg[0][7] (\return_r_preg_reg_n_0_[7] ),
        .\SRL_SIG_reg[0][8] (\return_r_preg_reg_n_0_[8] ),
        .\SRL_SIG_reg[0][9] (\return_r_preg_reg_n_0_[9] ),
        .addrbound_U0_ap_start(addrbound_U0_ap_start),
        .ap_clk(ap_clk),
        .cols_c_empty_n(cols_c_empty_n),
        .p_reg_reg(ap_done_reg),
        .rows_c_empty_n(rows_c_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[0] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_mul_11s_11s_11_4_1_U90_n_10),
        .Q(\return_r_preg_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[10] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_mul_11s_11s_11_4_1_U90_n_0),
        .Q(\return_r_preg_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[1] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_mul_11s_11s_11_4_1_U90_n_9),
        .Q(\return_r_preg_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[2] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_mul_11s_11s_11_4_1_U90_n_8),
        .Q(\return_r_preg_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[3] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_mul_11s_11s_11_4_1_U90_n_7),
        .Q(\return_r_preg_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[4] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_mul_11s_11s_11_4_1_U90_n_6),
        .Q(\return_r_preg_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[5] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_mul_11s_11s_11_4_1_U90_n_5),
        .Q(\return_r_preg_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[6] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_mul_11s_11s_11_4_1_U90_n_4),
        .Q(\return_r_preg_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[7] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_mul_11s_11s_11_4_1_U90_n_3),
        .Q(\return_r_preg_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[8] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_mul_11s_11s_11_4_1_U90_n_2),
        .Q(\return_r_preg_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[9] 
       (.C(ap_clk),
        .CE(Q),
        .D(mul_mul_11s_11s_11_4_1_U90_n_1),
        .Q(\return_r_preg_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_addrbound4
   (ap_done_reg,
    E,
    shiftReg_ce,
    Q,
    shiftReg_ce_0,
    D,
    p_reg_reg,
    ap_clk,
    in,
    p_reg_reg_0,
    AxiStream2MatStream_U0_last_blk_width_read,
    \ap_CS_fsm_reg[0]_0 ,
    addrbound4_U0_ap_continue,
    ap_rst_n,
    ap_rst_n_inv);
  output ap_done_reg;
  output [0:0]E;
  output shiftReg_ce;
  output [1:0]Q;
  output shiftReg_ce_0;
  output [10:0]D;
  input p_reg_reg;
  input ap_clk;
  input [10:0]in;
  input [10:0]p_reg_reg_0;
  input AxiStream2MatStream_U0_last_blk_width_read;
  input \ap_CS_fsm_reg[0]_0 ;
  input addrbound4_U0_ap_continue;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [10:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire addrbound4_U0_ap_continue;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__4_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [10:0]in;
  wire mul_mul_11s_11s_11_4_1_U26_n_0;
  wire mul_mul_11s_11s_11_4_1_U26_n_1;
  wire mul_mul_11s_11s_11_4_1_U26_n_10;
  wire mul_mul_11s_11s_11_4_1_U26_n_2;
  wire mul_mul_11s_11s_11_4_1_U26_n_3;
  wire mul_mul_11s_11s_11_4_1_U26_n_4;
  wire mul_mul_11s_11s_11_4_1_U26_n_5;
  wire mul_mul_11s_11s_11_4_1_U26_n_6;
  wire mul_mul_11s_11s_11_4_1_U26_n_7;
  wire mul_mul_11s_11s_11_4_1_U26_n_8;
  wire mul_mul_11s_11s_11_4_1_U26_n_9;
  wire p_reg_reg;
  wire [10:0]p_reg_reg_0;
  wire [10:0]return_r_preg;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][10]_i_1__5 
       (.I0(addrbound4_U0_ap_continue),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__3 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(Q[0]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(shiftReg_ce),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg_n_0_[1] ),
        .I3(\ap_CS_fsm_reg_n_0_[2] ),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__4
       (.I0(addrbound4_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__4_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1__1 
       (.I0(shiftReg_ce),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_mul_11s_11s_11_4_1_38 mul_mul_11s_11s_11_4_1_U26
       (.D(D),
        .P({mul_mul_11s_11s_11_4_1_U26_n_0,mul_mul_11s_11s_11_4_1_U26_n_1,mul_mul_11s_11s_11_4_1_U26_n_2,mul_mul_11s_11s_11_4_1_U26_n_3,mul_mul_11s_11s_11_4_1_U26_n_4,mul_mul_11s_11s_11_4_1_U26_n_5,mul_mul_11s_11s_11_4_1_U26_n_6,mul_mul_11s_11s_11_4_1_U26_n_7,mul_mul_11s_11s_11_4_1_U26_n_8,mul_mul_11s_11s_11_4_1_U26_n_9,mul_mul_11s_11s_11_4_1_U26_n_10}),
        .Q(Q[1]),
        .ap_clk(ap_clk),
        .in(in),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(p_reg_reg_0),
        .return_r_preg(return_r_preg));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_10),
        .Q(return_r_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_0),
        .Q(return_r_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_9),
        .Q(return_r_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_8),
        .Q(return_r_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_7),
        .Q(return_r_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_6),
        .Q(return_r_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_5),
        .Q(return_r_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_4),
        .Q(return_r_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_3),
        .Q(return_r_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_2),
        .Q(return_r_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_1),
        .Q(return_r_preg[9]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_addrbound4" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_addrbound4_46
   (ap_done_reg,
    E,
    shiftReg_ce,
    Q,
    shiftReg_ce_0,
    D,
    p_reg_reg,
    ap_clk,
    in,
    p_reg_reg_0,
    AxiStream2MatStream_U0_last_blk_width_read,
    \ap_CS_fsm_reg[0]_0 ,
    addrbound4_U0_ap_continue,
    ap_rst_n,
    ap_rst_n_inv);
  output ap_done_reg;
  output [0:0]E;
  output shiftReg_ce;
  output [1:0]Q;
  output shiftReg_ce_0;
  output [10:0]D;
  input p_reg_reg;
  input ap_clk;
  input [10:0]in;
  input [10:0]p_reg_reg_0;
  input AxiStream2MatStream_U0_last_blk_width_read;
  input \ap_CS_fsm_reg[0]_0 ;
  input addrbound4_U0_ap_continue;
  input ap_rst_n;
  input ap_rst_n_inv;

  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [10:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire addrbound4_U0_ap_continue;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg_n_0_[1] ;
  wire \ap_CS_fsm_reg_n_0_[2] ;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__1_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [10:0]in;
  wire mul_mul_11s_11s_11_4_1_U26_n_0;
  wire mul_mul_11s_11s_11_4_1_U26_n_1;
  wire mul_mul_11s_11s_11_4_1_U26_n_10;
  wire mul_mul_11s_11s_11_4_1_U26_n_2;
  wire mul_mul_11s_11s_11_4_1_U26_n_3;
  wire mul_mul_11s_11s_11_4_1_U26_n_4;
  wire mul_mul_11s_11s_11_4_1_U26_n_5;
  wire mul_mul_11s_11s_11_4_1_U26_n_6;
  wire mul_mul_11s_11s_11_4_1_U26_n_7;
  wire mul_mul_11s_11s_11_4_1_U26_n_8;
  wire mul_mul_11s_11s_11_4_1_U26_n_9;
  wire p_reg_reg;
  wire [10:0]p_reg_reg_0;
  wire [10:0]return_r_preg;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][10]_i_1__1 
       (.I0(addrbound4_U0_ap_continue),
        .I1(Q[1]),
        .I2(ap_done_reg),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(Q[0]),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[1]),
        .I1(\ap_CS_fsm_reg[0]_0 ),
        .I2(Q[0]),
        .O(ap_NS_fsm[0]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(shiftReg_ce),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg_n_0_[1] ),
        .I3(\ap_CS_fsm_reg_n_0_[2] ),
        .O(ap_NS_fsm[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(\ap_CS_fsm_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[1] ),
        .Q(\ap_CS_fsm_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm_reg_n_0_[2] ),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__1
       (.I0(addrbound4_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(Q[1]),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__1_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[2]_i_1 
       (.I0(shiftReg_ce),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .O(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_mul_11s_11s_11_4_1_75 mul_mul_11s_11s_11_4_1_U26
       (.D(D),
        .P({mul_mul_11s_11s_11_4_1_U26_n_0,mul_mul_11s_11s_11_4_1_U26_n_1,mul_mul_11s_11s_11_4_1_U26_n_2,mul_mul_11s_11s_11_4_1_U26_n_3,mul_mul_11s_11s_11_4_1_U26_n_4,mul_mul_11s_11s_11_4_1_U26_n_5,mul_mul_11s_11s_11_4_1_U26_n_6,mul_mul_11s_11s_11_4_1_U26_n_7,mul_mul_11s_11s_11_4_1_U26_n_8,mul_mul_11s_11s_11_4_1_U26_n_9,mul_mul_11s_11s_11_4_1_U26_n_10}),
        .Q(Q[1]),
        .ap_clk(ap_clk),
        .in(in),
        .p_reg_reg(p_reg_reg),
        .p_reg_reg_0(p_reg_reg_0),
        .return_r_preg(return_r_preg));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_10),
        .Q(return_r_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_0),
        .Q(return_r_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_9),
        .Q(return_r_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_8),
        .Q(return_r_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_7),
        .Q(return_r_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_6),
        .Q(return_r_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_5),
        .Q(return_r_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_4),
        .Q(return_r_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_3),
        .Q(return_r_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_2),
        .Q(return_r_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(mul_mul_11s_11s_11_4_1_U26_n_1),
        .Q(return_r_preg[9]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_control_r_s_axi
   (img_in2,
    img_out,
    s_axi_control_r_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_r_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    img_in1,
    s_axi_control_r_RDATA,
    s_axi_control_r_ARADDR,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_r_AWADDR,
    s_axi_control_r_ARVALID,
    s_axi_control_r_WVALID,
    s_axi_control_r_BREADY,
    s_axi_control_r_AWVALID,
    s_axi_control_r_RREADY,
    s_axi_control_r_WDATA,
    s_axi_control_r_WSTRB);
  output [63:0]img_in2;
  output [63:0]img_out;
  output s_axi_control_r_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_r_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [63:0]img_in1;
  output [31:0]s_axi_control_r_RDATA;
  input [5:0]s_axi_control_r_ARADDR;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_control_r_AWADDR;
  input s_axi_control_r_ARVALID;
  input s_axi_control_r_WVALID;
  input s_axi_control_r_BREADY;
  input s_axi_control_r_AWVALID;
  input s_axi_control_r_RREADY;
  input [31:0]s_axi_control_r_WDATA;
  input [3:0]s_axi_control_r_WSTRB;

  wire \FSM_onehot_rstate[1]_i_1__0_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1__0_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1__0_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1__0_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [63:0]img_in1;
  wire [63:0]img_in2;
  wire [63:0]img_out;
  wire \int_img_in1[31]_i_1_n_0 ;
  wire \int_img_in1[31]_i_3_n_0 ;
  wire [31:0]int_img_in1_reg0;
  wire [31:0]int_img_in1_reg06_out;
  wire \int_img_in2[31]_i_1_n_0 ;
  wire \int_img_in2[63]_i_1_n_0 ;
  wire [31:0]int_img_in2_reg0;
  wire [31:0]int_img_in2_reg03_out;
  wire \int_img_out[31]_i_1_n_0 ;
  wire \int_img_out[63]_i_1_n_0 ;
  wire [31:0]int_img_out_reg0;
  wire [31:0]int_img_out_reg01_out;
  wire p_0_in;
  wire \rdata[0]_i_1__0_n_0 ;
  wire \rdata[0]_i_2__0_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[10]_i_2_n_0 ;
  wire \rdata[10]_i_3_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[11]_i_2_n_0 ;
  wire \rdata[11]_i_3_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[12]_i_2_n_0 ;
  wire \rdata[12]_i_3_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[13]_i_2_n_0 ;
  wire \rdata[13]_i_3_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[14]_i_2_n_0 ;
  wire \rdata[14]_i_3_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[15]_i_2_n_0 ;
  wire \rdata[15]_i_3_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[16]_i_2_n_0 ;
  wire \rdata[16]_i_3_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[17]_i_2_n_0 ;
  wire \rdata[17]_i_3_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[18]_i_2_n_0 ;
  wire \rdata[18]_i_3_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[19]_i_2_n_0 ;
  wire \rdata[19]_i_3_n_0 ;
  wire \rdata[1]_i_1__0_n_0 ;
  wire \rdata[1]_i_2__0_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[20]_i_2_n_0 ;
  wire \rdata[20]_i_3_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[21]_i_2_n_0 ;
  wire \rdata[21]_i_3_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[22]_i_2_n_0 ;
  wire \rdata[22]_i_3_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[23]_i_2_n_0 ;
  wire \rdata[23]_i_3_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[24]_i_2_n_0 ;
  wire \rdata[24]_i_3_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[25]_i_2_n_0 ;
  wire \rdata[25]_i_3_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[26]_i_2_n_0 ;
  wire \rdata[26]_i_3_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[27]_i_2_n_0 ;
  wire \rdata[27]_i_3_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[28]_i_2_n_0 ;
  wire \rdata[28]_i_3_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[29]_i_2_n_0 ;
  wire \rdata[29]_i_3_n_0 ;
  wire \rdata[2]_i_1__0_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[30]_i_2_n_0 ;
  wire \rdata[30]_i_3_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_2_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[31]_i_4_n_0 ;
  wire \rdata[31]_i_5_n_0 ;
  wire \rdata[3]_i_1__0_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[4]_i_2_n_0 ;
  wire \rdata[4]_i_3_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[5]_i_2_n_0 ;
  wire \rdata[5]_i_3_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[6]_i_2_n_0 ;
  wire \rdata[6]_i_3_n_0 ;
  wire \rdata[7]_i_1__0_n_0 ;
  wire \rdata[7]_i_2__0_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[8]_i_2_n_0 ;
  wire \rdata[8]_i_3_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata[9]_i_2_n_0 ;
  wire \rdata[9]_i_3_n_0 ;
  wire [5:0]s_axi_control_r_ARADDR;
  wire s_axi_control_r_ARVALID;
  wire [5:0]s_axi_control_r_AWADDR;
  wire s_axi_control_r_AWVALID;
  wire s_axi_control_r_BREADY;
  wire s_axi_control_r_BVALID;
  wire [31:0]s_axi_control_r_RDATA;
  wire s_axi_control_r_RREADY;
  wire s_axi_control_r_RVALID;
  wire [31:0]s_axi_control_r_WDATA;
  wire [3:0]s_axi_control_r_WSTRB;
  wire s_axi_control_r_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1__0 
       (.I0(s_axi_control_r_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_r_RVALID),
        .I3(s_axi_control_r_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1__0 
       (.I0(s_axi_control_r_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_r_RREADY),
        .I3(s_axi_control_r_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1__0_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hC0FFD1D1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_r_BVALID),
        .I2(s_axi_control_r_BREADY),
        .I3(s_axi_control_r_AWVALID),
        .I4(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1__0 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_r_AWVALID),
        .I2(s_axi_control_r_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[3]_i_1__0 
       (.I0(s_axi_control_r_BREADY),
        .I1(s_axi_control_r_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_r_WVALID),
        .O(\FSM_onehot_wstate[3]_i_1__0_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1__0_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1__0_n_0 ),
        .Q(s_axi_control_r_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[0]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in1[0]),
        .O(int_img_in1_reg06_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[10]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in1[10]),
        .O(int_img_in1_reg06_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[11]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in1[11]),
        .O(int_img_in1_reg06_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[12]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in1[12]),
        .O(int_img_in1_reg06_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[13]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in1[13]),
        .O(int_img_in1_reg06_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[14]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in1[14]),
        .O(int_img_in1_reg06_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[15]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in1[15]),
        .O(int_img_in1_reg06_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[16]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in1[16]),
        .O(int_img_in1_reg06_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[17]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in1[17]),
        .O(int_img_in1_reg06_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[18]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in1[18]),
        .O(int_img_in1_reg06_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[19]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in1[19]),
        .O(int_img_in1_reg06_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[1]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in1[1]),
        .O(int_img_in1_reg06_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[20]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in1[20]),
        .O(int_img_in1_reg06_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[21]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in1[21]),
        .O(int_img_in1_reg06_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[22]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in1[22]),
        .O(int_img_in1_reg06_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[23]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in1[23]),
        .O(int_img_in1_reg06_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[24]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in1[24]),
        .O(int_img_in1_reg06_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[25]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in1[25]),
        .O(int_img_in1_reg06_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[26]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in1[26]),
        .O(int_img_in1_reg06_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[27]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in1[27]),
        .O(int_img_in1_reg06_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[28]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in1[28]),
        .O(int_img_in1_reg06_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[29]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in1[29]),
        .O(int_img_in1_reg06_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[2]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in1[2]),
        .O(int_img_in1_reg06_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[30]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in1[30]),
        .O(int_img_in1_reg06_out[30]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \int_img_in1[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_img_in1[31]_i_3_n_0 ),
        .O(\int_img_in1[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[31]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in1[31]),
        .O(int_img_in1_reg06_out[31]));
  LUT4 #(
    .INIT(16'h1000)) 
    \int_img_in1[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(\waddr_reg_n_0_[0] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_r_WVALID),
        .O(\int_img_in1[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[32]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in1[32]),
        .O(int_img_in1_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[33]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in1[33]),
        .O(int_img_in1_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[34]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in1[34]),
        .O(int_img_in1_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[35]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in1[35]),
        .O(int_img_in1_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[36]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in1[36]),
        .O(int_img_in1_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[37]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in1[37]),
        .O(int_img_in1_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[38]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in1[38]),
        .O(int_img_in1_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[39]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in1[39]),
        .O(int_img_in1_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[3]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in1[3]),
        .O(int_img_in1_reg06_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[40]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in1[40]),
        .O(int_img_in1_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[41]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in1[41]),
        .O(int_img_in1_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[42]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in1[42]),
        .O(int_img_in1_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[43]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in1[43]),
        .O(int_img_in1_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[44]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in1[44]),
        .O(int_img_in1_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[45]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in1[45]),
        .O(int_img_in1_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[46]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in1[46]),
        .O(int_img_in1_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[47]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in1[47]),
        .O(int_img_in1_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[48]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in1[48]),
        .O(int_img_in1_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[49]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in1[49]),
        .O(int_img_in1_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[4]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in1[4]),
        .O(int_img_in1_reg06_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[50]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in1[50]),
        .O(int_img_in1_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[51]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in1[51]),
        .O(int_img_in1_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[52]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in1[52]),
        .O(int_img_in1_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[53]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in1[53]),
        .O(int_img_in1_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[54]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in1[54]),
        .O(int_img_in1_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[55]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in1[55]),
        .O(int_img_in1_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[56]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in1[56]),
        .O(int_img_in1_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[57]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in1[57]),
        .O(int_img_in1_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[58]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in1[58]),
        .O(int_img_in1_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[59]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in1[59]),
        .O(int_img_in1_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[5]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in1[5]),
        .O(int_img_in1_reg06_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[60]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in1[60]),
        .O(int_img_in1_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[61]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in1[61]),
        .O(int_img_in1_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[62]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in1[62]),
        .O(int_img_in1_reg0[30]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \int_img_in1[63]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_img_in1[31]_i_3_n_0 ),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[63]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in1[63]),
        .O(int_img_in1_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[6]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in1[6]),
        .O(int_img_in1_reg06_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[7]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in1[7]),
        .O(int_img_in1_reg06_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[8]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in1[8]),
        .O(int_img_in1_reg06_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in1[9]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in1[9]),
        .O(int_img_in1_reg06_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[0]),
        .Q(img_in1[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[10] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[10]),
        .Q(img_in1[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[11] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[11]),
        .Q(img_in1[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[12] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[12]),
        .Q(img_in1[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[13] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[13]),
        .Q(img_in1[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[14] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[14]),
        .Q(img_in1[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[15] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[15]),
        .Q(img_in1[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[16] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[16]),
        .Q(img_in1[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[17] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[17]),
        .Q(img_in1[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[18] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[18]),
        .Q(img_in1[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[19] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[19]),
        .Q(img_in1[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[1]),
        .Q(img_in1[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[20] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[20]),
        .Q(img_in1[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[21] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[21]),
        .Q(img_in1[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[22] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[22]),
        .Q(img_in1[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[23] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[23]),
        .Q(img_in1[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[24] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[24]),
        .Q(img_in1[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[25] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[25]),
        .Q(img_in1[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[26] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[26]),
        .Q(img_in1[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[27] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[27]),
        .Q(img_in1[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[28] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[28]),
        .Q(img_in1[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[29] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[29]),
        .Q(img_in1[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[2]),
        .Q(img_in1[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[30] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[30]),
        .Q(img_in1[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[31] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[31]),
        .Q(img_in1[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[32] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[0]),
        .Q(img_in1[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[33] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[1]),
        .Q(img_in1[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[34] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[2]),
        .Q(img_in1[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[35] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[3]),
        .Q(img_in1[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[36] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[4]),
        .Q(img_in1[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[37] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[5]),
        .Q(img_in1[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[38] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[6]),
        .Q(img_in1[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[39] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[7]),
        .Q(img_in1[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[3]),
        .Q(img_in1[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[40] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[8]),
        .Q(img_in1[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[41] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[9]),
        .Q(img_in1[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[42] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[10]),
        .Q(img_in1[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[43] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[11]),
        .Q(img_in1[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[44] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[12]),
        .Q(img_in1[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[45] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[13]),
        .Q(img_in1[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[46] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[14]),
        .Q(img_in1[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[47] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[15]),
        .Q(img_in1[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[48] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[16]),
        .Q(img_in1[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[49] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[17]),
        .Q(img_in1[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[4]),
        .Q(img_in1[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[50] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[18]),
        .Q(img_in1[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[51] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[19]),
        .Q(img_in1[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[52] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[20]),
        .Q(img_in1[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[53] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[21]),
        .Q(img_in1[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[54] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[22]),
        .Q(img_in1[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[55] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[23]),
        .Q(img_in1[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[56] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[24]),
        .Q(img_in1[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[57] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[25]),
        .Q(img_in1[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[58] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[26]),
        .Q(img_in1[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[59] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[27]),
        .Q(img_in1[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[5]),
        .Q(img_in1[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[60] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[28]),
        .Q(img_in1[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[61] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[29]),
        .Q(img_in1[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[62] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[30]),
        .Q(img_in1[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[63] 
       (.C(ap_clk),
        .CE(p_0_in),
        .D(int_img_in1_reg0[31]),
        .Q(img_in1[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[6]),
        .Q(img_in1[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[7]),
        .Q(img_in1[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[8] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[8]),
        .Q(img_in1[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in1_reg[9] 
       (.C(ap_clk),
        .CE(\int_img_in1[31]_i_1_n_0 ),
        .D(int_img_in1_reg06_out[9]),
        .Q(img_in1[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[0]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in2[0]),
        .O(int_img_in2_reg03_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[10]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in2[10]),
        .O(int_img_in2_reg03_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[11]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in2[11]),
        .O(int_img_in2_reg03_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[12]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in2[12]),
        .O(int_img_in2_reg03_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[13]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in2[13]),
        .O(int_img_in2_reg03_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[14]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in2[14]),
        .O(int_img_in2_reg03_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[15]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in2[15]),
        .O(int_img_in2_reg03_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[16]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in2[16]),
        .O(int_img_in2_reg03_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[17]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in2[17]),
        .O(int_img_in2_reg03_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[18]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in2[18]),
        .O(int_img_in2_reg03_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[19]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in2[19]),
        .O(int_img_in2_reg03_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[1]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in2[1]),
        .O(int_img_in2_reg03_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[20]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in2[20]),
        .O(int_img_in2_reg03_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[21]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in2[21]),
        .O(int_img_in2_reg03_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[22]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in2[22]),
        .O(int_img_in2_reg03_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[23]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in2[23]),
        .O(int_img_in2_reg03_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[24]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in2[24]),
        .O(int_img_in2_reg03_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[25]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in2[25]),
        .O(int_img_in2_reg03_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[26]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in2[26]),
        .O(int_img_in2_reg03_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[27]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in2[27]),
        .O(int_img_in2_reg03_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[28]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in2[28]),
        .O(int_img_in2_reg03_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[29]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in2[29]),
        .O(int_img_in2_reg03_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[2]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in2[2]),
        .O(int_img_in2_reg03_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[30]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in2[30]),
        .O(int_img_in2_reg03_out[30]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_img_in2[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_img_in1[31]_i_3_n_0 ),
        .O(\int_img_in2[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[31]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in2[31]),
        .O(int_img_in2_reg03_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[32]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in2[32]),
        .O(int_img_in2_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[33]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in2[33]),
        .O(int_img_in2_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[34]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in2[34]),
        .O(int_img_in2_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[35]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in2[35]),
        .O(int_img_in2_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[36]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in2[36]),
        .O(int_img_in2_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[37]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in2[37]),
        .O(int_img_in2_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[38]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in2[38]),
        .O(int_img_in2_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[39]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in2[39]),
        .O(int_img_in2_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[3]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in2[3]),
        .O(int_img_in2_reg03_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[40]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in2[40]),
        .O(int_img_in2_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[41]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in2[41]),
        .O(int_img_in2_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[42]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in2[42]),
        .O(int_img_in2_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[43]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in2[43]),
        .O(int_img_in2_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[44]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in2[44]),
        .O(int_img_in2_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[45]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in2[45]),
        .O(int_img_in2_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[46]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in2[46]),
        .O(int_img_in2_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[47]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in2[47]),
        .O(int_img_in2_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[48]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in2[48]),
        .O(int_img_in2_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[49]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in2[49]),
        .O(int_img_in2_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[4]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in2[4]),
        .O(int_img_in2_reg03_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[50]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in2[50]),
        .O(int_img_in2_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[51]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in2[51]),
        .O(int_img_in2_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[52]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in2[52]),
        .O(int_img_in2_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[53]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in2[53]),
        .O(int_img_in2_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[54]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in2[54]),
        .O(int_img_in2_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[55]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_in2[55]),
        .O(int_img_in2_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[56]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in2[56]),
        .O(int_img_in2_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[57]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in2[57]),
        .O(int_img_in2_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[58]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in2[58]),
        .O(int_img_in2_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[59]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in2[59]),
        .O(int_img_in2_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[5]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in2[5]),
        .O(int_img_in2_reg03_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[60]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in2[60]),
        .O(int_img_in2_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[61]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in2[61]),
        .O(int_img_in2_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[62]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in2[62]),
        .O(int_img_in2_reg0[30]));
  LUT5 #(
    .INIT(32'h00020000)) 
    \int_img_in2[63]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_img_in1[31]_i_3_n_0 ),
        .O(\int_img_in2[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[63]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_in2[63]),
        .O(int_img_in2_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[6]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in2[6]),
        .O(int_img_in2_reg03_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[7]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_in2[7]),
        .O(int_img_in2_reg03_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[8]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in2[8]),
        .O(int_img_in2_reg03_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_in2[9]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_in2[9]),
        .O(int_img_in2_reg03_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[0]),
        .Q(img_in2[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[10] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[10]),
        .Q(img_in2[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[11] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[11]),
        .Q(img_in2[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[12] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[12]),
        .Q(img_in2[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[13] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[13]),
        .Q(img_in2[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[14] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[14]),
        .Q(img_in2[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[15] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[15]),
        .Q(img_in2[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[16] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[16]),
        .Q(img_in2[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[17] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[17]),
        .Q(img_in2[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[18] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[18]),
        .Q(img_in2[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[19] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[19]),
        .Q(img_in2[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[1]),
        .Q(img_in2[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[20] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[20]),
        .Q(img_in2[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[21] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[21]),
        .Q(img_in2[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[22] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[22]),
        .Q(img_in2[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[23] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[23]),
        .Q(img_in2[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[24] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[24]),
        .Q(img_in2[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[25] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[25]),
        .Q(img_in2[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[26] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[26]),
        .Q(img_in2[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[27] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[27]),
        .Q(img_in2[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[28] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[28]),
        .Q(img_in2[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[29] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[29]),
        .Q(img_in2[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[2]),
        .Q(img_in2[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[30] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[30]),
        .Q(img_in2[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[31] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[31]),
        .Q(img_in2[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[32] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[0]),
        .Q(img_in2[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[33] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[1]),
        .Q(img_in2[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[34] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[2]),
        .Q(img_in2[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[35] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[3]),
        .Q(img_in2[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[36] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[4]),
        .Q(img_in2[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[37] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[5]),
        .Q(img_in2[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[38] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[6]),
        .Q(img_in2[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[39] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[7]),
        .Q(img_in2[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[3]),
        .Q(img_in2[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[40] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[8]),
        .Q(img_in2[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[41] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[9]),
        .Q(img_in2[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[42] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[10]),
        .Q(img_in2[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[43] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[11]),
        .Q(img_in2[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[44] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[12]),
        .Q(img_in2[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[45] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[13]),
        .Q(img_in2[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[46] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[14]),
        .Q(img_in2[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[47] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[15]),
        .Q(img_in2[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[48] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[16]),
        .Q(img_in2[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[49] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[17]),
        .Q(img_in2[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[4]),
        .Q(img_in2[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[50] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[18]),
        .Q(img_in2[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[51] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[19]),
        .Q(img_in2[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[52] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[20]),
        .Q(img_in2[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[53] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[21]),
        .Q(img_in2[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[54] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[22]),
        .Q(img_in2[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[55] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[23]),
        .Q(img_in2[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[56] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[24]),
        .Q(img_in2[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[57] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[25]),
        .Q(img_in2[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[58] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[26]),
        .Q(img_in2[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[59] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[27]),
        .Q(img_in2[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[5]),
        .Q(img_in2[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[60] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[28]),
        .Q(img_in2[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[61] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[29]),
        .Q(img_in2[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[62] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[30]),
        .Q(img_in2[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[63] 
       (.C(ap_clk),
        .CE(\int_img_in2[63]_i_1_n_0 ),
        .D(int_img_in2_reg0[31]),
        .Q(img_in2[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[6]),
        .Q(img_in2[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[7]),
        .Q(img_in2[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[8] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[8]),
        .Q(img_in2[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_in2_reg[9] 
       (.C(ap_clk),
        .CE(\int_img_in2[31]_i_1_n_0 ),
        .D(int_img_in2_reg03_out[9]),
        .Q(img_in2[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[0]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[0]),
        .O(int_img_out_reg01_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[10]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[10]),
        .O(int_img_out_reg01_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[11]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[11]),
        .O(int_img_out_reg01_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[12]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[12]),
        .O(int_img_out_reg01_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[13]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[13]),
        .O(int_img_out_reg01_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[14]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[14]),
        .O(int_img_out_reg01_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[15]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[15]),
        .O(int_img_out_reg01_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[16]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[16]),
        .O(int_img_out_reg01_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[17]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[17]),
        .O(int_img_out_reg01_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[18]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[18]),
        .O(int_img_out_reg01_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[19]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[19]),
        .O(int_img_out_reg01_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[1]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[1]),
        .O(int_img_out_reg01_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[20]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[20]),
        .O(int_img_out_reg01_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[21]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[21]),
        .O(int_img_out_reg01_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[22]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[22]),
        .O(int_img_out_reg01_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[23]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[23]),
        .O(int_img_out_reg01_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[24]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[24]),
        .O(int_img_out_reg01_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[25]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[25]),
        .O(int_img_out_reg01_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[26]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[26]),
        .O(int_img_out_reg01_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[27]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[27]),
        .O(int_img_out_reg01_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[28]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[28]),
        .O(int_img_out_reg01_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[29]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[29]),
        .O(int_img_out_reg01_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[2]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[2]),
        .O(int_img_out_reg01_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[30]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[30]),
        .O(int_img_out_reg01_out[30]));
  LUT5 #(
    .INIT(32'h00200000)) 
    \int_img_out[31]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_img_in1[31]_i_3_n_0 ),
        .O(\int_img_out[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[31]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[31]),
        .O(int_img_out_reg01_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[32]_i_1 
       (.I0(s_axi_control_r_WDATA[0]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[32]),
        .O(int_img_out_reg0[0]));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[33]_i_1 
       (.I0(s_axi_control_r_WDATA[1]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[33]),
        .O(int_img_out_reg0[1]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[34]_i_1 
       (.I0(s_axi_control_r_WDATA[2]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[34]),
        .O(int_img_out_reg0[2]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[35]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[35]),
        .O(int_img_out_reg0[3]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[36]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[36]),
        .O(int_img_out_reg0[4]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[37]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[37]),
        .O(int_img_out_reg0[5]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[38]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[38]),
        .O(int_img_out_reg0[6]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[39]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[39]),
        .O(int_img_out_reg0[7]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[3]_i_1 
       (.I0(s_axi_control_r_WDATA[3]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[3]),
        .O(int_img_out_reg01_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[40]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[40]),
        .O(int_img_out_reg0[8]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[41]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[41]),
        .O(int_img_out_reg0[9]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[42]_i_1 
       (.I0(s_axi_control_r_WDATA[10]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[42]),
        .O(int_img_out_reg0[10]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[43]_i_1 
       (.I0(s_axi_control_r_WDATA[11]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[43]),
        .O(int_img_out_reg0[11]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[44]_i_1 
       (.I0(s_axi_control_r_WDATA[12]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[44]),
        .O(int_img_out_reg0[12]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[45]_i_1 
       (.I0(s_axi_control_r_WDATA[13]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[45]),
        .O(int_img_out_reg0[13]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[46]_i_1 
       (.I0(s_axi_control_r_WDATA[14]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[46]),
        .O(int_img_out_reg0[14]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[47]_i_1 
       (.I0(s_axi_control_r_WDATA[15]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[47]),
        .O(int_img_out_reg0[15]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[48]_i_1 
       (.I0(s_axi_control_r_WDATA[16]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[48]),
        .O(int_img_out_reg0[16]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[49]_i_1 
       (.I0(s_axi_control_r_WDATA[17]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[49]),
        .O(int_img_out_reg0[17]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[4]_i_1 
       (.I0(s_axi_control_r_WDATA[4]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[4]),
        .O(int_img_out_reg01_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[50]_i_1 
       (.I0(s_axi_control_r_WDATA[18]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[50]),
        .O(int_img_out_reg0[18]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[51]_i_1 
       (.I0(s_axi_control_r_WDATA[19]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[51]),
        .O(int_img_out_reg0[19]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[52]_i_1 
       (.I0(s_axi_control_r_WDATA[20]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[52]),
        .O(int_img_out_reg0[20]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[53]_i_1 
       (.I0(s_axi_control_r_WDATA[21]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[53]),
        .O(int_img_out_reg0[21]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[54]_i_1 
       (.I0(s_axi_control_r_WDATA[22]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[54]),
        .O(int_img_out_reg0[22]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[55]_i_1 
       (.I0(s_axi_control_r_WDATA[23]),
        .I1(s_axi_control_r_WSTRB[2]),
        .I2(img_out[55]),
        .O(int_img_out_reg0[23]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[56]_i_1 
       (.I0(s_axi_control_r_WDATA[24]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[56]),
        .O(int_img_out_reg0[24]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[57]_i_1 
       (.I0(s_axi_control_r_WDATA[25]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[57]),
        .O(int_img_out_reg0[25]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[58]_i_1 
       (.I0(s_axi_control_r_WDATA[26]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[58]),
        .O(int_img_out_reg0[26]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[59]_i_1 
       (.I0(s_axi_control_r_WDATA[27]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[59]),
        .O(int_img_out_reg0[27]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[5]_i_1 
       (.I0(s_axi_control_r_WDATA[5]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[5]),
        .O(int_img_out_reg01_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[60]_i_1 
       (.I0(s_axi_control_r_WDATA[28]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[60]),
        .O(int_img_out_reg0[28]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[61]_i_1 
       (.I0(s_axi_control_r_WDATA[29]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[61]),
        .O(int_img_out_reg0[29]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[62]_i_1 
       (.I0(s_axi_control_r_WDATA[30]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[62]),
        .O(int_img_out_reg0[30]));
  LUT5 #(
    .INIT(32'h20000000)) 
    \int_img_out[63]_i_1 
       (.I0(\waddr_reg_n_0_[5] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .I4(\int_img_in1[31]_i_3_n_0 ),
        .O(\int_img_out[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[63]_i_2 
       (.I0(s_axi_control_r_WDATA[31]),
        .I1(s_axi_control_r_WSTRB[3]),
        .I2(img_out[63]),
        .O(int_img_out_reg0[31]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[6]_i_1 
       (.I0(s_axi_control_r_WDATA[6]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[6]),
        .O(int_img_out_reg01_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[7]_i_1 
       (.I0(s_axi_control_r_WDATA[7]),
        .I1(s_axi_control_r_WSTRB[0]),
        .I2(img_out[7]),
        .O(int_img_out_reg01_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[8]_i_1 
       (.I0(s_axi_control_r_WDATA[8]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[8]),
        .O(int_img_out_reg01_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_img_out[9]_i_1 
       (.I0(s_axi_control_r_WDATA[9]),
        .I1(s_axi_control_r_WSTRB[1]),
        .I2(img_out[9]),
        .O(int_img_out_reg01_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[0] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[0]),
        .Q(img_out[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[10] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[10]),
        .Q(img_out[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[11] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[11]),
        .Q(img_out[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[12] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[12]),
        .Q(img_out[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[13] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[13]),
        .Q(img_out[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[14] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[14]),
        .Q(img_out[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[15] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[15]),
        .Q(img_out[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[16] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[16]),
        .Q(img_out[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[17] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[17]),
        .Q(img_out[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[18] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[18]),
        .Q(img_out[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[19] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[19]),
        .Q(img_out[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[1] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[1]),
        .Q(img_out[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[20] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[20]),
        .Q(img_out[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[21] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[21]),
        .Q(img_out[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[22] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[22]),
        .Q(img_out[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[23] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[23]),
        .Q(img_out[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[24] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[24]),
        .Q(img_out[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[25] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[25]),
        .Q(img_out[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[26] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[26]),
        .Q(img_out[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[27] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[27]),
        .Q(img_out[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[28] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[28]),
        .Q(img_out[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[29] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[29]),
        .Q(img_out[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[2] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[2]),
        .Q(img_out[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[30] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[30]),
        .Q(img_out[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[31] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[31]),
        .Q(img_out[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[32] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[0]),
        .Q(img_out[32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[33] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[1]),
        .Q(img_out[33]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[34] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[2]),
        .Q(img_out[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[35] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[3]),
        .Q(img_out[35]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[36] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[4]),
        .Q(img_out[36]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[37] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[5]),
        .Q(img_out[37]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[38] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[6]),
        .Q(img_out[38]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[39] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[7]),
        .Q(img_out[39]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[3] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[3]),
        .Q(img_out[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[40] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[8]),
        .Q(img_out[40]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[41] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[9]),
        .Q(img_out[41]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[42] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[10]),
        .Q(img_out[42]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[43] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[11]),
        .Q(img_out[43]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[44] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[12]),
        .Q(img_out[44]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[45] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[13]),
        .Q(img_out[45]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[46] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[14]),
        .Q(img_out[46]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[47] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[15]),
        .Q(img_out[47]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[48] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[16]),
        .Q(img_out[48]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[49] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[17]),
        .Q(img_out[49]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[4] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[4]),
        .Q(img_out[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[50] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[18]),
        .Q(img_out[50]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[51] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[19]),
        .Q(img_out[51]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[52] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[20]),
        .Q(img_out[52]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[53] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[21]),
        .Q(img_out[53]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[54] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[22]),
        .Q(img_out[54]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[55] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[23]),
        .Q(img_out[55]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[56] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[24]),
        .Q(img_out[56]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[57] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[25]),
        .Q(img_out[57]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[58] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[26]),
        .Q(img_out[58]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[59] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[27]),
        .Q(img_out[59]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[5] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[5]),
        .Q(img_out[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[60] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[28]),
        .Q(img_out[60]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[61] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[29]),
        .Q(img_out[61]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[62] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[30]),
        .Q(img_out[62]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[63] 
       (.C(ap_clk),
        .CE(\int_img_out[63]_i_1_n_0 ),
        .D(int_img_out_reg0[31]),
        .Q(img_out[63]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[6] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[6]),
        .Q(img_out[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[7] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[7]),
        .Q(img_out[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[8] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[8]),
        .Q(img_out[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_img_out_reg[9] 
       (.C(ap_clk),
        .CE(\int_img_out[31]_i_1_n_0 ),
        .D(int_img_out_reg01_out[9]),
        .Q(img_out[9]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[0]_i_1__0 
       (.I0(\rdata[0]_i_2__0_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[0]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[0]_i_2__0 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[0]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[32]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[0]),
        .O(\rdata[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[0]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[32]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[0]),
        .I4(img_out[32]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[10]_i_1 
       (.I0(\rdata[10]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[10]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[10]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[10]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[42]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[10]),
        .O(\rdata[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[10]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[42]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[10]),
        .I4(img_out[42]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[10]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[11]_i_1 
       (.I0(\rdata[11]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[11]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[11]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[11]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[43]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[11]),
        .O(\rdata[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[11]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[43]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[11]),
        .I4(img_out[43]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[11]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[12]_i_1 
       (.I0(\rdata[12]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[12]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[12]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[12]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[44]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[12]),
        .O(\rdata[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[12]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[44]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[12]),
        .I4(img_out[44]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[13]_i_1 
       (.I0(\rdata[13]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[13]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[13]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[13]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[45]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[13]),
        .O(\rdata[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[13]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[45]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[13]),
        .I4(img_out[45]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[14]_i_1 
       (.I0(\rdata[14]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[14]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[14]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[14]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[46]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[14]),
        .O(\rdata[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[14]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[46]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[14]),
        .I4(img_out[46]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[14]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[15]_i_1 
       (.I0(\rdata[15]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[15]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[15]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[15]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[47]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[15]),
        .O(\rdata[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[15]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[47]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[15]),
        .I4(img_out[47]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[15]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[16]_i_1 
       (.I0(\rdata[16]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[16]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[16]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[16]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[48]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[16]),
        .O(\rdata[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[16]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[48]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[16]),
        .I4(img_out[48]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[17]_i_1 
       (.I0(\rdata[17]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[17]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[17]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[17]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[49]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[17]),
        .O(\rdata[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[17]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[49]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[17]),
        .I4(img_out[49]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[18]_i_1 
       (.I0(\rdata[18]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[18]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[18]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[18]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[50]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[18]),
        .O(\rdata[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[18]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[50]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[18]),
        .I4(img_out[50]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[18]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[19]_i_1 
       (.I0(\rdata[19]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[19]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[19]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[19]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[51]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[19]),
        .O(\rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[19]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[51]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[19]),
        .I4(img_out[51]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[19]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[1]_i_1__0 
       (.I0(\rdata[1]_i_2__0_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[1]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[1]_i_2__0 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[1]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[33]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[1]),
        .O(\rdata[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[1]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[33]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[1]),
        .I4(img_out[33]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[1]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[20]_i_1 
       (.I0(\rdata[20]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[20]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[20]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[20]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[52]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[20]),
        .O(\rdata[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[20]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[52]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[20]),
        .I4(img_out[52]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[21]_i_1 
       (.I0(\rdata[21]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[21]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[21]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[21]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[53]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[21]),
        .O(\rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[21]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[53]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[21]),
        .I4(img_out[53]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[21]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[22]_i_1 
       (.I0(\rdata[22]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[22]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[22]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[22]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[54]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[22]),
        .O(\rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[22]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[54]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[22]),
        .I4(img_out[54]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[22]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[23]_i_1 
       (.I0(\rdata[23]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[23]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[23]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[23]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[55]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[23]),
        .O(\rdata[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[23]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[55]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[23]),
        .I4(img_out[55]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[24]_i_1 
       (.I0(\rdata[24]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[24]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[24]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[24]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[56]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[24]),
        .O(\rdata[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[24]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[56]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[24]),
        .I4(img_out[56]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[25]_i_1 
       (.I0(\rdata[25]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[25]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[25]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[25]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[57]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[25]),
        .O(\rdata[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[25]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[57]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[25]),
        .I4(img_out[57]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[25]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[26]_i_1 
       (.I0(\rdata[26]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[26]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[26]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[26]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[58]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[26]),
        .O(\rdata[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[26]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[58]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[26]),
        .I4(img_out[58]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[26]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[27]_i_1 
       (.I0(\rdata[27]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[27]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[27]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[27]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[59]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[27]),
        .O(\rdata[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[27]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[59]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[27]),
        .I4(img_out[59]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[27]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[28]_i_1 
       (.I0(\rdata[28]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[28]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[28]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[28]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[60]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[28]),
        .O(\rdata[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[28]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[60]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[28]),
        .I4(img_out[60]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[29]_i_1 
       (.I0(\rdata[29]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[29]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[29]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[29]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[61]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[29]),
        .O(\rdata[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[29]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[61]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[29]),
        .I4(img_out[61]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[29]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[2]_i_1__0 
       (.I0(\rdata[2]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[2]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[2]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[2]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[34]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[2]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[2]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[34]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[2]),
        .I4(img_out[34]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[2]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[30]_i_1 
       (.I0(\rdata[30]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[30]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[30]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[30]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[62]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[30]),
        .O(\rdata[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[30]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[62]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[30]),
        .I4(img_out[62]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \rdata[31]_i_1 
       (.I0(s_axi_control_r_ARADDR[1]),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_r_ARVALID),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_r_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\rdata[31]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[31]_i_3 
       (.I0(\rdata[31]_i_4_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[31]_i_5_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[31]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[63]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[31]),
        .O(\rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[63]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[31]),
        .I4(img_out[63]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[3]_i_1__0 
       (.I0(\rdata[3]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[3]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[3]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[3]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[35]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[3]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[3]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[35]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[3]),
        .I4(img_out[35]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[4]_i_1 
       (.I0(\rdata[4]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[4]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[4]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[4]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[36]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[4]),
        .O(\rdata[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[4]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[36]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[4]),
        .I4(img_out[36]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[5]_i_1 
       (.I0(\rdata[5]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[5]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[5]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[5]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[37]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[5]),
        .O(\rdata[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[5]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[37]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[5]),
        .I4(img_out[37]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[6]_i_1 
       (.I0(\rdata[6]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[6]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[6]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[6]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[38]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[6]),
        .O(\rdata[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[6]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[38]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[6]),
        .I4(img_out[38]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[7]_i_1__0 
       (.I0(\rdata[7]_i_2__0_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[7]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[7]_i_2__0 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[7]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[39]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[7]),
        .O(\rdata[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[7]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[39]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[7]),
        .I4(img_out[39]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[8]_i_1 
       (.I0(\rdata[8]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[8]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[8]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[8]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[40]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[8]),
        .O(\rdata[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[8]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[40]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[8]),
        .I4(img_out[40]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \rdata[9]_i_1 
       (.I0(\rdata[9]_i_2_n_0 ),
        .I1(s_axi_control_r_ARADDR[5]),
        .I2(\rdata[9]_i_3_n_0 ),
        .I3(s_axi_control_r_ARADDR[0]),
        .O(\rdata[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA0A0A8080000A808)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_r_ARADDR[4]),
        .I1(img_in1[9]),
        .I2(s_axi_control_r_ARADDR[2]),
        .I3(img_in1[41]),
        .I4(s_axi_control_r_ARADDR[3]),
        .I5(img_in2[9]),
        .O(\rdata[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000F4A45404)) 
    \rdata[9]_i_3 
       (.I0(s_axi_control_r_ARADDR[2]),
        .I1(img_in2[41]),
        .I2(s_axi_control_r_ARADDR[3]),
        .I3(img_out[9]),
        .I4(img_out[41]),
        .I5(s_axi_control_r_ARADDR[4]),
        .O(\rdata[9]_i_3_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[0]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[0]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[1]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[1]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[2]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[2]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_control_r_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[3]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[3]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[7]_i_1__0_n_0 ),
        .Q(s_axi_control_r_RDATA[7]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(\rdata[31]_i_2_n_0 ),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_control_r_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_control_r_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_r_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_control_s_axi
   (Array2xfMat_8_0_32_32_1_U0_ap_start,
    ap_start,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    s_axi_control_RDATA,
    interrupt,
    imgInput2_rows_channel_empty_n,
    imgInput2_cols_channel_empty_n,
    ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    ap_sync_ready,
    s_axi_control_WDATA,
    xfMat2Array_8_0_32_32_1_1_U0_ap_done,
    s_axi_control_RREADY,
    s_axi_control_ARVALID,
    s_axi_control_AWVALID,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_ARADDR,
    s_axi_control_BREADY,
    ap_idle);
  output Array2xfMat_8_0_32_32_1_U0_ap_start;
  output ap_start;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [4:0]s_axi_control_RDATA;
  output interrupt;
  input imgInput2_rows_channel_empty_n;
  input imgInput2_cols_channel_empty_n;
  input ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]s_axi_control_AWADDR;
  input ap_sync_ready;
  input [2:0]s_axi_control_WDATA;
  input xfMat2Array_8_0_32_32_1_1_U0_ap_done;
  input s_axi_control_RREADY;
  input s_axi_control_ARVALID;
  input s_axi_control_AWVALID;
  input [0:0]s_axi_control_WSTRB;
  input s_axi_control_WVALID;
  input [3:0]s_axi_control_ARADDR;
  input s_axi_control_BREADY;
  input ap_idle;

  wire Array2xfMat_8_0_32_32_1_U0_ap_start;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready;
  wire ar_hs;
  wire [7:1]data0;
  wire imgInput2_cols_channel_empty_n;
  wire imgInput2_rows_channel_empty_n;
  wire int_ap_done_i_1_n_0;
  wire int_ap_done_i_2_n_0;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire interrupt;
  wire p_0_in__0;
  wire p_1_in;
  wire [7:0]rdata;
  wire \rdata[0]_i_2_n_0 ;
  wire \rdata[1]_i_2_n_0 ;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [4:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [2:0]s_axi_control_WDATA;
  wire [0:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire xfMat2Array_8_0_32_32_1_1_U0_ap_done;

  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hF727)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'hF222)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_RVALID),
        .I1(s_axi_control_RREADY),
        .I2(s_axi_control_ARVALID),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFF0C1D1D)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(s_axi_control_BREADY),
        .I4(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_AWVALID),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFDFFFFFF0000)) 
    int_ap_done_i_1
       (.I0(int_ap_done_i_2_n_0),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[1]),
        .I3(ar_hs),
        .I4(xfMat2Array_8_0_32_32_1_1_U0_ap_done),
        .I5(data0[1]),
        .O(int_ap_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_ap_done_i_2
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .O(int_ap_done_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_i_1_n_0),
        .Q(data0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h0080)) 
    int_ap_idle_i_4
       (.I0(ap_start),
        .I1(imgInput2_rows_channel_empty_n),
        .I2(imgInput2_cols_channel_empty_n),
        .I3(ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .O(Array2xfMat_8_0_32_32_1_U0_ap_start));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(ap_rst_n_inv));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFEFF0200)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[2]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(data0[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0[7]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(p_0_in__0),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WSTRB),
        .I1(s_axi_control_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[1] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in__0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(xfMat2Array_8_0_32_32_1_1_U0_ap_done),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in__0),
        .I3(ap_sync_ready),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(\int_isr_reg_n_0_[0] ),
        .I1(p_1_in),
        .I2(int_gie_reg_n_0),
        .O(interrupt));
  LUT3 #(
    .INIT(8'h10)) 
    \rdata[0]_i_1 
       (.I0(s_axi_control_ARADDR[0]),
        .I1(s_axi_control_ARADDR[1]),
        .I2(\rdata[0]_i_2_n_0 ),
        .O(rdata[0]));
  LUT6 #(
    .INIT(64'hCFAFCFA0C0AFC0A0)) 
    \rdata[0]_i_2 
       (.I0(\int_ier_reg_n_0_[0] ),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(ap_start),
        .I5(int_gie_reg_n_0),
        .O(\rdata[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h80AA800A80A08000)) 
    \rdata[1]_i_1 
       (.I0(\rdata[1]_i_2_n_0 ),
        .I1(p_1_in),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .I4(p_0_in__0),
        .I5(data0[1]),
        .O(rdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \rdata[1]_i_2 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(\rdata[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[2]_i_1 
       (.I0(data0[2]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .O(rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[3]_i_1 
       (.I0(data0[3]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .O(rdata[3]));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[7]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .O(ar_hs));
  LUT5 #(
    .INIT(32'h00000002)) 
    \rdata[7]_i_2 
       (.I0(data0[7]),
        .I1(s_axi_control_ARADDR[2]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[1]),
        .O(rdata[7]));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[3]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S
   (axibound_V_empty_n,
    D,
    internal_full_n_reg_0,
    S,
    \SRL_SIG_reg[0][10] ,
    \SRL_SIG_reg[1][0] ,
    ap_clk,
    \data_p1_reg[74] ,
    load_p1_from_p2,
    ap_rst_n,
    internal_full_n_reg_1,
    \mOutPtr_reg[1]_0 ,
    ap_done_reg,
    Axi2Mat_Block_split15_proc_U0_ap_start,
    icmp_ln1024_fu_127_p2_carry,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][10]_0 );
  output axibound_V_empty_n;
  output [10:0]D;
  output internal_full_n_reg_0;
  output [1:0]S;
  output [10:0]\SRL_SIG_reg[0][10] ;
  output \SRL_SIG_reg[1][0] ;
  input ap_clk;
  input [10:0]\data_p1_reg[74] ;
  input load_p1_from_p2;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input ap_done_reg;
  input Axi2Mat_Block_split15_proc_U0_ap_start;
  input [4:0]icmp_ln1024_fu_127_p2_carry;
  input ap_rst_n_inv;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;

  wire Axi2Mat_Block_split15_proc_U0_ap_continue;
  wire Axi2Mat_Block_split15_proc_U0_ap_start;
  wire [10:0]D;
  wire [1:0]S;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axibound_V_empty_n;
  wire [10:0]\data_p1_reg[74] ;
  wire [4:0]icmp_ln1024_fu_127_p2_carry;
  wire icmp_ln1024_fu_127_p2_carry_i_5__0_n_0;
  wire internal_empty_n_i_1__27_n_0;
  wire internal_full_n_i_1__27_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire load_p1_from_p2;
  wire \mOutPtr[0]_i_1__16_n_0 ;
  wire \mOutPtr[1]_i_1__12_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_shiftReg_37 U_arithm_accel_fifo_w11_d2_S_ram
       (.Axi2Mat_Block_split15_proc_U0_ap_continue(Axi2Mat_Block_split15_proc_U0_ap_continue),
        .Axi2Mat_Block_split15_proc_U0_ap_start(Axi2Mat_Block_split15_proc_U0_ap_start),
        .D(D),
        .S(S),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][10]_1 (\SRL_SIG_reg[0][10]_0 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\ap_CS_fsm[9]_i_3__0_0 (icmp_ln1024_fu_127_p2_carry_i_5__0_n_0),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .\data_p1_reg[64] (\mOutPtr_reg_n_0_[0] ),
        .\data_p1_reg[64]_0 (\mOutPtr_reg_n_0_[1] ),
        .\data_p1_reg[74] (\data_p1_reg[74] ),
        .icmp_ln1024_fu_127_p2_carry(icmp_ln1024_fu_127_p2_carry),
        .load_p1_from_p2(load_p1_from_p2),
        .shiftReg_ce(shiftReg_ce));
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__5
       (.I0(Axi2Mat_Block_split15_proc_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(ap_done_reg),
        .I3(Axi2Mat_Block_split15_proc_U0_ap_start),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln1024_fu_127_p2_carry_i_5__0
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(icmp_ln1024_fu_127_p2_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__27
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(shiftReg_ce),
        .I4(axibound_V_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__27_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__27_n_0),
        .Q(axibound_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__27
       (.I0(ap_rst_n),
        .I1(Axi2Mat_Block_split15_proc_U0_ap_continue),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_1__27_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__27_n_0),
        .Q(Axi2Mat_Block_split15_proc_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8787877778787888)) 
    \mOutPtr[0]_i_1__16 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(axibound_V_empty_n),
        .I2(Axi2Mat_Block_split15_proc_U0_ap_continue),
        .I3(ap_done_reg),
        .I4(Axi2Mat_Block_split15_proc_U0_ap_start),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(axibound_V_empty_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__12_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__16_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w11_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_29
   (addrbound4_U0_ap_continue,
    Axi2Mat_Block_split15_proc_U0_ap_start,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[0][10] ,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][9] ,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    ap_done_reg,
    ap_return_preg,
    Q,
    ap_done_reg_0,
    ap_rst_n_inv,
    D);
  output addrbound4_U0_ap_continue;
  output Axi2Mat_Block_split15_proc_U0_ap_start;
  output internal_empty_n_reg_0;
  output [10:0]\SRL_SIG_reg[0][10] ;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][8] ;
  output \SRL_SIG_reg[0][9] ;
  output \SRL_SIG_reg[0][10]_0 ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input ap_done_reg;
  input [10:0]ap_return_preg;
  input [0:0]Q;
  input ap_done_reg_0;
  input ap_rst_n_inv;
  input [10:0]D;

  wire Axi2Mat_Block_split15_proc_U0_ap_start;
  wire [10:0]D;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire \SRL_SIG_reg[0][9] ;
  wire addrbound4_U0_ap_continue;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire [10:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__26_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__26_n_0;
  wire \mOutPtr[0]_i_1__15_n_0 ;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_shiftReg U_arithm_accel_fifo_w11_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][10]_1 (\SRL_SIG_reg[0][10]_0 ),
        .\SRL_SIG_reg[0][10]_2 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[0][10]_3 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[10] (Axi2Mat_Block_split15_proc_U0_ap_start),
        .internal_empty_n_reg(internal_empty_n_reg_0),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFEFF0000000000)) 
    internal_empty_n_i_1__26
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(ap_done_reg),
        .I3(shiftReg_ce),
        .I4(Axi2Mat_Block_split15_proc_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__26_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__26_n_0),
        .Q(Axi2Mat_Block_split15_proc_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__26
       (.I0(ap_rst_n),
        .I1(addrbound4_U0_ap_continue),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__26_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__26_n_0),
        .Q(addrbound4_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5757A857A8A857A8)) 
    \mOutPtr[0]_i_1__15 
       (.I0(addrbound4_U0_ap_continue),
        .I1(Q),
        .I2(ap_done_reg_0),
        .I3(Axi2Mat_Block_split15_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'h75EF8A10)) 
    \mOutPtr[1]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_done_reg),
        .I2(Axi2Mat_Block_split15_proc_U0_ap_start),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w11_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_47
   (axibound_V_empty_n,
    D,
    internal_full_n_reg_0,
    S,
    \SRL_SIG_reg[0][10] ,
    \SRL_SIG_reg[1][0] ,
    ap_clk,
    \data_p1_reg[74] ,
    load_p1_from_p2,
    ap_rst_n,
    internal_full_n_reg_1,
    \mOutPtr_reg[1]_0 ,
    ap_done_reg,
    Axi2Mat_Block_split15_proc_U0_ap_start,
    icmp_ln1024_fu_127_p2_carry,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][10]_0 );
  output axibound_V_empty_n;
  output [10:0]D;
  output internal_full_n_reg_0;
  output [1:0]S;
  output [10:0]\SRL_SIG_reg[0][10] ;
  output \SRL_SIG_reg[1][0] ;
  input ap_clk;
  input [10:0]\data_p1_reg[74] ;
  input load_p1_from_p2;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input ap_done_reg;
  input Axi2Mat_Block_split15_proc_U0_ap_start;
  input [4:0]icmp_ln1024_fu_127_p2_carry;
  input ap_rst_n_inv;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;

  wire Axi2Mat_Block_split15_proc_U0_ap_continue;
  wire Axi2Mat_Block_split15_proc_U0_ap_start;
  wire [10:0]D;
  wire [1:0]S;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axibound_V_empty_n;
  wire [10:0]\data_p1_reg[74] ;
  wire [4:0]icmp_ln1024_fu_127_p2_carry;
  wire icmp_ln1024_fu_127_p2_carry_i_5_n_0;
  wire internal_empty_n_i_1__12_n_0;
  wire internal_full_n_i_1__12_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire load_p1_from_p2;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_shiftReg_74 U_arithm_accel_fifo_w11_d2_S_ram
       (.Axi2Mat_Block_split15_proc_U0_ap_continue(Axi2Mat_Block_split15_proc_U0_ap_continue),
        .Axi2Mat_Block_split15_proc_U0_ap_start(Axi2Mat_Block_split15_proc_U0_ap_start),
        .D(D),
        .S(S),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][10]_1 (\SRL_SIG_reg[0][10]_0 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\ap_CS_fsm[9]_i_3_0 (icmp_ln1024_fu_127_p2_carry_i_5_n_0),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .\data_p1_reg[64] (\mOutPtr_reg_n_0_[0] ),
        .\data_p1_reg[64]_0 (\mOutPtr_reg_n_0_[1] ),
        .\data_p1_reg[74] (\data_p1_reg[74] ),
        .icmp_ln1024_fu_127_p2_carry(icmp_ln1024_fu_127_p2_carry),
        .load_p1_from_p2(load_p1_from_p2),
        .shiftReg_ce(shiftReg_ce));
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__2
       (.I0(Axi2Mat_Block_split15_proc_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(ap_done_reg),
        .I3(Axi2Mat_Block_split15_proc_U0_ap_start),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln1024_fu_127_p2_carry_i_5
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(icmp_ln1024_fu_127_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__12
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(shiftReg_ce),
        .I4(axibound_V_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__12_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_0),
        .Q(axibound_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(Axi2Mat_Block_split15_proc_U0_ap_continue),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_1__12_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_0),
        .Q(Axi2Mat_Block_split15_proc_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8787877778787888)) 
    \mOutPtr[0]_i_1__4 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(axibound_V_empty_n),
        .I2(Axi2Mat_Block_split15_proc_U0_ap_continue),
        .I3(ap_done_reg),
        .I4(Axi2Mat_Block_split15_proc_U0_ap_start),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(axibound_V_empty_n),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w11_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_56
   (addrbound4_U0_ap_continue,
    Axi2Mat_Block_split15_proc_U0_ap_start,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[0][10] ,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][9] ,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk,
    ap_rst_n,
    shiftReg_ce,
    ap_done_reg,
    ap_return_preg,
    Q,
    ap_done_reg_0,
    ap_rst_n_inv,
    D);
  output addrbound4_U0_ap_continue;
  output Axi2Mat_Block_split15_proc_U0_ap_start;
  output internal_empty_n_reg_0;
  output [10:0]\SRL_SIG_reg[0][10] ;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][8] ;
  output \SRL_SIG_reg[0][9] ;
  output \SRL_SIG_reg[0][10]_0 ;
  input ap_clk;
  input ap_rst_n;
  input shiftReg_ce;
  input ap_done_reg;
  input [10:0]ap_return_preg;
  input [0:0]Q;
  input ap_done_reg_0;
  input ap_rst_n_inv;
  input [10:0]D;

  wire Axi2Mat_Block_split15_proc_U0_ap_start;
  wire [10:0]D;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire \SRL_SIG_reg[0][9] ;
  wire addrbound4_U0_ap_continue;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire [10:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__11_n_0;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_shiftReg_66 U_arithm_accel_fifo_w11_d2_S_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][10]_1 (\SRL_SIG_reg[0][10]_0 ),
        .\SRL_SIG_reg[0][10]_2 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[0][10]_3 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[10] (Axi2Mat_Block_split15_proc_U0_ap_start),
        .internal_empty_n_reg(internal_empty_n_reg_0),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFEFF0000000000)) 
    internal_empty_n_i_1__11
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(ap_done_reg),
        .I3(shiftReg_ce),
        .I4(Axi2Mat_Block_split15_proc_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(Axi2Mat_Block_split15_proc_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(addrbound4_U0_ap_continue),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__11_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_0),
        .Q(addrbound4_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h5757A857A8A857A8)) 
    \mOutPtr[0]_i_1__3 
       (.I0(addrbound4_U0_ap_continue),
        .I1(Q),
        .I2(ap_done_reg_0),
        .I3(Axi2Mat_Block_split15_proc_U0_ap_start),
        .I4(ap_done_reg),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h75EF8A10)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_done_reg),
        .I2(Axi2Mat_Block_split15_proc_U0_ap_start),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_shiftReg
   (\SRL_SIG_reg[0][10]_0 ,
    internal_empty_n_reg,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][9]_0 ,
    \SRL_SIG_reg[0][10]_1 ,
    \SRL_SIG_reg[0][10]_2 ,
    \SRL_SIG_reg[0][10]_3 ,
    ap_return_preg,
    \ap_return_preg_reg[10] ,
    ap_done_reg,
    shiftReg_ce,
    D,
    ap_clk);
  output [10:0]\SRL_SIG_reg[0][10]_0 ;
  output internal_empty_n_reg;
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][8]_0 ;
  output \SRL_SIG_reg[0][9]_0 ;
  output \SRL_SIG_reg[0][10]_1 ;
  input \SRL_SIG_reg[0][10]_2 ;
  input \SRL_SIG_reg[0][10]_3 ;
  input [10:0]ap_return_preg;
  input \ap_return_preg_reg[10] ;
  input ap_done_reg;
  input shiftReg_ce;
  input [10:0]D;
  input ap_clk;

  wire [10:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][10]_1 ;
  wire \SRL_SIG_reg[0][10]_2 ;
  wire \SRL_SIG_reg[0][10]_3 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[0][9]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_10 ;
  wire [10:0]\SRL_SIG_reg[1]_11 ;
  wire ap_clk;
  wire ap_done_reg;
  wire [10:0]ap_return_preg;
  wire \ap_return_preg_reg[10] ;
  wire internal_empty_n_reg;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][0]_i_1__5 
       (.I0(\SRL_SIG_reg[0]_10 [0]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [0]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[0]),
        .O(\SRL_SIG_reg[0][10]_0 [0]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][10]_i_2__1 
       (.I0(\SRL_SIG_reg[0]_10 [10]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [10]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[10]),
        .O(\SRL_SIG_reg[0][10]_0 [10]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][1]_i_1__5 
       (.I0(\SRL_SIG_reg[0]_10 [1]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [1]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[1]),
        .O(\SRL_SIG_reg[0][10]_0 [1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][2]_i_1__5 
       (.I0(\SRL_SIG_reg[0]_10 [2]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [2]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[2]),
        .O(\SRL_SIG_reg[0][10]_0 [2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][3]_i_1__5 
       (.I0(\SRL_SIG_reg[0]_10 [3]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [3]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[3]),
        .O(\SRL_SIG_reg[0][10]_0 [3]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][4]_i_1__5 
       (.I0(\SRL_SIG_reg[0]_10 [4]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [4]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[4]),
        .O(\SRL_SIG_reg[0][10]_0 [4]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][5]_i_1__5 
       (.I0(\SRL_SIG_reg[0]_10 [5]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [5]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[5]),
        .O(\SRL_SIG_reg[0][10]_0 [5]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][6]_i_1__5 
       (.I0(\SRL_SIG_reg[0]_10 [6]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [6]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[6]),
        .O(\SRL_SIG_reg[0][10]_0 [6]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][7]_i_1__7 
       (.I0(\SRL_SIG_reg[0]_10 [7]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [7]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[7]),
        .O(\SRL_SIG_reg[0][10]_0 [7]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][8]_i_1__5 
       (.I0(\SRL_SIG_reg[0]_10 [8]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [8]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[8]),
        .O(\SRL_SIG_reg[0][10]_0 [8]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][9]_i_1__5 
       (.I0(\SRL_SIG_reg[0]_10 [9]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [9]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[9]),
        .O(\SRL_SIG_reg[0][10]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_10 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_10 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_10 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_10 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_10 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_10 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_10 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_10 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_10 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_10 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_10 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [0]),
        .Q(\SRL_SIG_reg[1]_11 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [10]),
        .Q(\SRL_SIG_reg[1]_11 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [1]),
        .Q(\SRL_SIG_reg[1]_11 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [2]),
        .Q(\SRL_SIG_reg[1]_11 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [3]),
        .Q(\SRL_SIG_reg[1]_11 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [4]),
        .Q(\SRL_SIG_reg[1]_11 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [5]),
        .Q(\SRL_SIG_reg[1]_11 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [6]),
        .Q(\SRL_SIG_reg[1]_11 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [7]),
        .Q(\SRL_SIG_reg[1]_11 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [8]),
        .Q(\SRL_SIG_reg[1]_11 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [9]),
        .Q(\SRL_SIG_reg[1]_11 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[0]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_10 [0]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [0]),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_preg[10]_i_1__0 
       (.I0(\ap_return_preg_reg[10] ),
        .I1(ap_done_reg),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[10]_i_2__0 
       (.I0(\SRL_SIG_reg[0]_10 [10]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [10]),
        .O(\SRL_SIG_reg[0][10]_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[1]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_10 [1]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [1]),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[2]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_10 [2]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [2]),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[3]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_10 [3]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [3]),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[4]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_10 [4]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [4]),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[5]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_10 [5]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [5]),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[6]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_10 [6]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [6]),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[7]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_10 [7]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [7]),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[8]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_10 [8]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [8]),
        .O(\SRL_SIG_reg[0][8]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[9]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_10 [9]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [9]),
        .O(\SRL_SIG_reg[0][9]_0 ));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w11_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_shiftReg_37
   (D,
    shiftReg_ce,
    S,
    \SRL_SIG_reg[0][10]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \data_p1_reg[74] ,
    load_p1_from_p2,
    \data_p1_reg[64] ,
    \data_p1_reg[64]_0 ,
    Axi2Mat_Block_split15_proc_U0_ap_continue,
    ap_done_reg,
    Axi2Mat_Block_split15_proc_U0_ap_start,
    icmp_ln1024_fu_127_p2_carry,
    \ap_CS_fsm[9]_i_3__0_0 ,
    \SRL_SIG_reg[0][10]_1 ,
    ap_clk);
  output [10:0]D;
  output shiftReg_ce;
  output [1:0]S;
  output [10:0]\SRL_SIG_reg[0][10]_0 ;
  output \SRL_SIG_reg[1][0]_0 ;
  input [10:0]\data_p1_reg[74] ;
  input load_p1_from_p2;
  input \data_p1_reg[64] ;
  input \data_p1_reg[64]_0 ;
  input Axi2Mat_Block_split15_proc_U0_ap_continue;
  input ap_done_reg;
  input Axi2Mat_Block_split15_proc_U0_ap_start;
  input [4:0]icmp_ln1024_fu_127_p2_carry;
  input \ap_CS_fsm[9]_i_3__0_0 ;
  input [10:0]\SRL_SIG_reg[0][10]_1 ;
  input ap_clk;

  wire Axi2Mat_Block_split15_proc_U0_ap_continue;
  wire Axi2Mat_Block_split15_proc_U0_ap_start;
  wire [10:0]D;
  wire [1:0]S;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0][10]_1 ;
  wire [10:0]\SRL_SIG_reg[0]_12 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_13 ;
  wire \ap_CS_fsm[9]_i_3__0_0 ;
  wire \ap_CS_fsm[9]_i_5__0_n_0 ;
  wire \ap_CS_fsm[9]_i_6__0_n_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire \data_p1_reg[64] ;
  wire \data_p1_reg[64]_0 ;
  wire [10:0]\data_p1_reg[74] ;
  wire [4:0]icmp_ln1024_fu_127_p2_carry;
  wire icmp_ln1024_fu_127_p2_carry_i_6__0_n_0;
  wire load_p1_from_p2;
  wire shiftReg_ce;

  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][10]_i_1__6 
       (.I0(Axi2Mat_Block_split15_proc_U0_ap_continue),
        .I1(ap_done_reg),
        .I2(Axi2Mat_Block_split15_proc_U0_ap_start),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [0]),
        .Q(\SRL_SIG_reg[0]_12 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [10]),
        .Q(\SRL_SIG_reg[0]_12 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [1]),
        .Q(\SRL_SIG_reg[0]_12 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [2]),
        .Q(\SRL_SIG_reg[0]_12 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [3]),
        .Q(\SRL_SIG_reg[0]_12 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [4]),
        .Q(\SRL_SIG_reg[0]_12 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [5]),
        .Q(\SRL_SIG_reg[0]_12 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [6]),
        .Q(\SRL_SIG_reg[0]_12 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [7]),
        .Q(\SRL_SIG_reg[0]_12 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [8]),
        .Q(\SRL_SIG_reg[0]_12 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [9]),
        .Q(\SRL_SIG_reg[0]_12 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [0]),
        .Q(\SRL_SIG_reg[1]_13 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [10]),
        .Q(\SRL_SIG_reg[1]_13 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [1]),
        .Q(\SRL_SIG_reg[1]_13 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [2]),
        .Q(\SRL_SIG_reg[1]_13 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [3]),
        .Q(\SRL_SIG_reg[1]_13 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [4]),
        .Q(\SRL_SIG_reg[1]_13 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [5]),
        .Q(\SRL_SIG_reg[1]_13 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [6]),
        .Q(\SRL_SIG_reg[1]_13 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [7]),
        .Q(\SRL_SIG_reg[1]_13 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [8]),
        .Q(\SRL_SIG_reg[1]_13 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [9]),
        .Q(\SRL_SIG_reg[1]_13 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[9]_i_3__0 
       (.I0(\ap_CS_fsm[9]_i_5__0_n_0 ),
        .I1(\ap_CS_fsm[9]_i_6__0_n_0 ),
        .I2(\SRL_SIG_reg[0][10]_0 [1]),
        .I3(\SRL_SIG_reg[0][10]_0 [3]),
        .I4(\SRL_SIG_reg[0][10]_0 [10]),
        .I5(\SRL_SIG_reg[0][10]_0 [4]),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'h0003000000030505)) 
    \ap_CS_fsm[9]_i_5__0 
       (.I0(\SRL_SIG_reg[1]_13 [0]),
        .I1(\SRL_SIG_reg[0]_12 [0]),
        .I2(\SRL_SIG_reg[0][10]_0 [2]),
        .I3(\SRL_SIG_reg[0]_12 [6]),
        .I4(\ap_CS_fsm[9]_i_3__0_0 ),
        .I5(\SRL_SIG_reg[1]_13 [6]),
        .O(\ap_CS_fsm[9]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \ap_CS_fsm[9]_i_6__0 
       (.I0(\SRL_SIG_reg[0][10]_0 [8]),
        .I1(\SRL_SIG_reg[0]_12 [7]),
        .I2(\ap_CS_fsm[9]_i_3__0_0 ),
        .I3(\SRL_SIG_reg[1]_13 [7]),
        .I4(\SRL_SIG_reg[0][10]_0 [9]),
        .I5(\SRL_SIG_reg[0][10]_0 [5]),
        .O(\ap_CS_fsm[9]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[64]_i_1__0 
       (.I0(\data_p1_reg[74] [0]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[1]_13 [0]),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg[0]_12 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[65]_i_1__0 
       (.I0(\data_p1_reg[74] [1]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[0]_12 [1]),
        .I3(\data_p1_reg[64]_0 ),
        .I4(\data_p1_reg[64] ),
        .I5(\SRL_SIG_reg[1]_13 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[66]_i_1__0 
       (.I0(\data_p1_reg[74] [2]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[0]_12 [2]),
        .I3(\data_p1_reg[64]_0 ),
        .I4(\data_p1_reg[64] ),
        .I5(\SRL_SIG_reg[1]_13 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[67]_i_1__0 
       (.I0(\data_p1_reg[74] [3]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[0]_12 [3]),
        .I3(\data_p1_reg[64]_0 ),
        .I4(\data_p1_reg[64] ),
        .I5(\SRL_SIG_reg[1]_13 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[68]_i_1__0 
       (.I0(\data_p1_reg[74] [4]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[0]_12 [4]),
        .I3(\data_p1_reg[64]_0 ),
        .I4(\data_p1_reg[64] ),
        .I5(\SRL_SIG_reg[1]_13 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[69]_i_1__0 
       (.I0(\data_p1_reg[74] [5]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[0]_12 [5]),
        .I3(\data_p1_reg[64]_0 ),
        .I4(\data_p1_reg[64] ),
        .I5(\SRL_SIG_reg[1]_13 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[70]_i_1__0 
       (.I0(\data_p1_reg[74] [6]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[0]_12 [6]),
        .I3(\data_p1_reg[64]_0 ),
        .I4(\data_p1_reg[64] ),
        .I5(\SRL_SIG_reg[1]_13 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[71]_i_1__0 
       (.I0(\data_p1_reg[74] [7]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[0]_12 [7]),
        .I3(\data_p1_reg[64]_0 ),
        .I4(\data_p1_reg[64] ),
        .I5(\SRL_SIG_reg[1]_13 [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[72]_i_1__0 
       (.I0(\data_p1_reg[74] [8]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[0]_12 [8]),
        .I3(\data_p1_reg[64]_0 ),
        .I4(\data_p1_reg[64] ),
        .I5(\SRL_SIG_reg[1]_13 [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[73]_i_1__0 
       (.I0(\data_p1_reg[74] [9]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[0]_12 [9]),
        .I3(\data_p1_reg[64]_0 ),
        .I4(\data_p1_reg[64] ),
        .I5(\SRL_SIG_reg[1]_13 [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[74]_i_2__0 
       (.I0(\data_p1_reg[74] [10]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[0]_12 [10]),
        .I3(\data_p1_reg[64]_0 ),
        .I4(\data_p1_reg[64] ),
        .I5(\SRL_SIG_reg[1]_13 [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[64]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_13 [0]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[0]_12 [0]),
        .O(\SRL_SIG_reg[0][10]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[65]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_12 [1]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [1]),
        .O(\SRL_SIG_reg[0][10]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[66]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_12 [2]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [2]),
        .O(\SRL_SIG_reg[0][10]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[67]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_12 [3]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [3]),
        .O(\SRL_SIG_reg[0][10]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[68]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_12 [4]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [4]),
        .O(\SRL_SIG_reg[0][10]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[69]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_12 [5]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [5]),
        .O(\SRL_SIG_reg[0][10]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[70]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_12 [6]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [6]),
        .O(\SRL_SIG_reg[0][10]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[71]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_12 [7]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [7]),
        .O(\SRL_SIG_reg[0][10]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[72]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_12 [8]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [8]),
        .O(\SRL_SIG_reg[0][10]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[73]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_12 [9]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [9]),
        .O(\SRL_SIG_reg[0][10]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[74]_i_2__0 
       (.I0(\SRL_SIG_reg[0]_12 [10]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [10]),
        .O(\SRL_SIG_reg[0][10]_0 [10]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln1024_fu_127_p2_carry_i_1__0
       (.I0(\SRL_SIG_reg[0]_12 [9]),
        .I1(\ap_CS_fsm[9]_i_3__0_0 ),
        .I2(\SRL_SIG_reg[1]_13 [9]),
        .I3(icmp_ln1024_fu_127_p2_carry[3]),
        .I4(\SRL_SIG_reg[0][10]_0 [10]),
        .I5(icmp_ln1024_fu_127_p2_carry[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    icmp_ln1024_fu_127_p2_carry_i_4__0
       (.I0(icmp_ln1024_fu_127_p2_carry_i_6__0_n_0),
        .I1(icmp_ln1024_fu_127_p2_carry[0]),
        .I2(icmp_ln1024_fu_127_p2_carry[2]),
        .I3(\SRL_SIG_reg[0][10]_0 [2]),
        .I4(icmp_ln1024_fu_127_p2_carry[1]),
        .I5(\SRL_SIG_reg[0][10]_0 [1]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln1024_fu_127_p2_carry_i_6__0
       (.I0(\SRL_SIG_reg[0]_12 [0]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [0]),
        .O(icmp_ln1024_fu_127_p2_carry_i_6__0_n_0));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w11_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_shiftReg_66
   (\SRL_SIG_reg[0][10]_0 ,
    internal_empty_n_reg,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][9]_0 ,
    \SRL_SIG_reg[0][10]_1 ,
    \SRL_SIG_reg[0][10]_2 ,
    \SRL_SIG_reg[0][10]_3 ,
    ap_return_preg,
    \ap_return_preg_reg[10] ,
    ap_done_reg,
    shiftReg_ce,
    D,
    ap_clk);
  output [10:0]\SRL_SIG_reg[0][10]_0 ;
  output internal_empty_n_reg;
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][8]_0 ;
  output \SRL_SIG_reg[0][9]_0 ;
  output \SRL_SIG_reg[0][10]_1 ;
  input \SRL_SIG_reg[0][10]_2 ;
  input \SRL_SIG_reg[0][10]_3 ;
  input [10:0]ap_return_preg;
  input \ap_return_preg_reg[10] ;
  input ap_done_reg;
  input shiftReg_ce;
  input [10:0]D;
  input ap_clk;

  wire [10:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][10]_1 ;
  wire \SRL_SIG_reg[0][10]_2 ;
  wire \SRL_SIG_reg[0][10]_3 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[0][9]_0 ;
  wire [10:0]\SRL_SIG_reg[0]_10 ;
  wire [10:0]\SRL_SIG_reg[1]_11 ;
  wire ap_clk;
  wire ap_done_reg;
  wire [10:0]ap_return_preg;
  wire \ap_return_preg_reg[10] ;
  wire internal_empty_n_reg;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_10 [0]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [0]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[0]),
        .O(\SRL_SIG_reg[0][10]_0 [0]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][10]_i_2 
       (.I0(\SRL_SIG_reg[0]_10 [10]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [10]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[10]),
        .O(\SRL_SIG_reg[0][10]_0 [10]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_10 [1]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [1]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[1]),
        .O(\SRL_SIG_reg[0][10]_0 [1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][2]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_10 [2]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [2]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[2]),
        .O(\SRL_SIG_reg[0][10]_0 [2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][3]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_10 [3]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [3]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[3]),
        .O(\SRL_SIG_reg[0][10]_0 [3]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][4]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_10 [4]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [4]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[4]),
        .O(\SRL_SIG_reg[0][10]_0 [4]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][5]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_10 [5]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [5]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[5]),
        .O(\SRL_SIG_reg[0][10]_0 [5]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][6]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_10 [6]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [6]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[6]),
        .O(\SRL_SIG_reg[0][10]_0 [6]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_10 [7]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [7]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[7]),
        .O(\SRL_SIG_reg[0][10]_0 [7]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][8]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_10 [8]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [8]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[8]),
        .O(\SRL_SIG_reg[0][10]_0 [8]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][9]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_10 [9]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [9]),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[9]),
        .O(\SRL_SIG_reg[0][10]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_10 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_10 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_10 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_10 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_10 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_10 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_10 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_10 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_10 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_10 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_10 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [0]),
        .Q(\SRL_SIG_reg[1]_11 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [10]),
        .Q(\SRL_SIG_reg[1]_11 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [1]),
        .Q(\SRL_SIG_reg[1]_11 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [2]),
        .Q(\SRL_SIG_reg[1]_11 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [3]),
        .Q(\SRL_SIG_reg[1]_11 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [4]),
        .Q(\SRL_SIG_reg[1]_11 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [5]),
        .Q(\SRL_SIG_reg[1]_11 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [6]),
        .Q(\SRL_SIG_reg[1]_11 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [7]),
        .Q(\SRL_SIG_reg[1]_11 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [8]),
        .Q(\SRL_SIG_reg[1]_11 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_10 [9]),
        .Q(\SRL_SIG_reg[1]_11 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[0]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [0]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [0]),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_preg[10]_i_1 
       (.I0(\ap_return_preg_reg[10] ),
        .I1(ap_done_reg),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[10]_i_2 
       (.I0(\SRL_SIG_reg[0]_10 [10]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [10]),
        .O(\SRL_SIG_reg[0][10]_1 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[1]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [1]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [1]),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[2]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [2]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [2]),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[3]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [3]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [3]),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [4]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [4]),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [5]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [5]),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [6]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [6]),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[7]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [7]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [7]),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[8]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [8]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [8]),
        .O(\SRL_SIG_reg[0][8]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[9]_i_1 
       (.I0(\SRL_SIG_reg[0]_10 [9]),
        .I1(\SRL_SIG_reg[0][10]_2 ),
        .I2(\SRL_SIG_reg[0][10]_3 ),
        .I3(\SRL_SIG_reg[1]_11 [9]),
        .O(\SRL_SIG_reg[0][9]_0 ));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w11_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_shiftReg_74
   (D,
    shiftReg_ce,
    S,
    \SRL_SIG_reg[0][10]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \data_p1_reg[74] ,
    load_p1_from_p2,
    \data_p1_reg[64] ,
    \data_p1_reg[64]_0 ,
    Axi2Mat_Block_split15_proc_U0_ap_continue,
    ap_done_reg,
    Axi2Mat_Block_split15_proc_U0_ap_start,
    icmp_ln1024_fu_127_p2_carry,
    \ap_CS_fsm[9]_i_3_0 ,
    \SRL_SIG_reg[0][10]_1 ,
    ap_clk);
  output [10:0]D;
  output shiftReg_ce;
  output [1:0]S;
  output [10:0]\SRL_SIG_reg[0][10]_0 ;
  output \SRL_SIG_reg[1][0]_0 ;
  input [10:0]\data_p1_reg[74] ;
  input load_p1_from_p2;
  input \data_p1_reg[64] ;
  input \data_p1_reg[64]_0 ;
  input Axi2Mat_Block_split15_proc_U0_ap_continue;
  input ap_done_reg;
  input Axi2Mat_Block_split15_proc_U0_ap_start;
  input [4:0]icmp_ln1024_fu_127_p2_carry;
  input \ap_CS_fsm[9]_i_3_0 ;
  input [10:0]\SRL_SIG_reg[0][10]_1 ;
  input ap_clk;

  wire Axi2Mat_Block_split15_proc_U0_ap_continue;
  wire Axi2Mat_Block_split15_proc_U0_ap_start;
  wire [10:0]D;
  wire [1:0]S;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0][10]_1 ;
  wire [10:0]\SRL_SIG_reg[0]_12 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [10:0]\SRL_SIG_reg[1]_13 ;
  wire \ap_CS_fsm[9]_i_3_0 ;
  wire \ap_CS_fsm[9]_i_5_n_0 ;
  wire \ap_CS_fsm[9]_i_6_n_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire \data_p1_reg[64] ;
  wire \data_p1_reg[64]_0 ;
  wire [10:0]\data_p1_reg[74] ;
  wire [4:0]icmp_ln1024_fu_127_p2_carry;
  wire icmp_ln1024_fu_127_p2_carry_i_6_n_0;
  wire load_p1_from_p2;
  wire shiftReg_ce;

  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][10]_i_1__2 
       (.I0(Axi2Mat_Block_split15_proc_U0_ap_continue),
        .I1(ap_done_reg),
        .I2(Axi2Mat_Block_split15_proc_U0_ap_start),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [0]),
        .Q(\SRL_SIG_reg[0]_12 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [10]),
        .Q(\SRL_SIG_reg[0]_12 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [1]),
        .Q(\SRL_SIG_reg[0]_12 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [2]),
        .Q(\SRL_SIG_reg[0]_12 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [3]),
        .Q(\SRL_SIG_reg[0]_12 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [4]),
        .Q(\SRL_SIG_reg[0]_12 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [5]),
        .Q(\SRL_SIG_reg[0]_12 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [6]),
        .Q(\SRL_SIG_reg[0]_12 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [7]),
        .Q(\SRL_SIG_reg[0]_12 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [8]),
        .Q(\SRL_SIG_reg[0]_12 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [9]),
        .Q(\SRL_SIG_reg[0]_12 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [0]),
        .Q(\SRL_SIG_reg[1]_13 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [10]),
        .Q(\SRL_SIG_reg[1]_13 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [1]),
        .Q(\SRL_SIG_reg[1]_13 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [2]),
        .Q(\SRL_SIG_reg[1]_13 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [3]),
        .Q(\SRL_SIG_reg[1]_13 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [4]),
        .Q(\SRL_SIG_reg[1]_13 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [5]),
        .Q(\SRL_SIG_reg[1]_13 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [6]),
        .Q(\SRL_SIG_reg[1]_13 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [7]),
        .Q(\SRL_SIG_reg[1]_13 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [8]),
        .Q(\SRL_SIG_reg[1]_13 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_12 [9]),
        .Q(\SRL_SIG_reg[1]_13 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[9]_i_3 
       (.I0(\ap_CS_fsm[9]_i_5_n_0 ),
        .I1(\ap_CS_fsm[9]_i_6_n_0 ),
        .I2(\SRL_SIG_reg[0][10]_0 [1]),
        .I3(\SRL_SIG_reg[0][10]_0 [3]),
        .I4(\SRL_SIG_reg[0][10]_0 [10]),
        .I5(\SRL_SIG_reg[0][10]_0 [4]),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'h0003000000030505)) 
    \ap_CS_fsm[9]_i_5 
       (.I0(\SRL_SIG_reg[1]_13 [0]),
        .I1(\SRL_SIG_reg[0]_12 [0]),
        .I2(\SRL_SIG_reg[0][10]_0 [2]),
        .I3(\SRL_SIG_reg[0]_12 [6]),
        .I4(\ap_CS_fsm[9]_i_3_0 ),
        .I5(\SRL_SIG_reg[1]_13 [6]),
        .O(\ap_CS_fsm[9]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \ap_CS_fsm[9]_i_6 
       (.I0(\SRL_SIG_reg[0][10]_0 [8]),
        .I1(\SRL_SIG_reg[0]_12 [7]),
        .I2(\ap_CS_fsm[9]_i_3_0 ),
        .I3(\SRL_SIG_reg[1]_13 [7]),
        .I4(\SRL_SIG_reg[0][10]_0 [9]),
        .I5(\SRL_SIG_reg[0][10]_0 [5]),
        .O(\ap_CS_fsm[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BB8888B888)) 
    \data_p1[64]_i_1 
       (.I0(\data_p1_reg[74] [0]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[1]_13 [0]),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg[0]_12 [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[65]_i_1 
       (.I0(\data_p1_reg[74] [1]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[0]_12 [1]),
        .I3(\data_p1_reg[64]_0 ),
        .I4(\data_p1_reg[64] ),
        .I5(\SRL_SIG_reg[1]_13 [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[66]_i_1 
       (.I0(\data_p1_reg[74] [2]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[0]_12 [2]),
        .I3(\data_p1_reg[64]_0 ),
        .I4(\data_p1_reg[64] ),
        .I5(\SRL_SIG_reg[1]_13 [2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[67]_i_1 
       (.I0(\data_p1_reg[74] [3]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[0]_12 [3]),
        .I3(\data_p1_reg[64]_0 ),
        .I4(\data_p1_reg[64] ),
        .I5(\SRL_SIG_reg[1]_13 [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[68]_i_1 
       (.I0(\data_p1_reg[74] [4]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[0]_12 [4]),
        .I3(\data_p1_reg[64]_0 ),
        .I4(\data_p1_reg[64] ),
        .I5(\SRL_SIG_reg[1]_13 [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[69]_i_1 
       (.I0(\data_p1_reg[74] [5]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[0]_12 [5]),
        .I3(\data_p1_reg[64]_0 ),
        .I4(\data_p1_reg[64] ),
        .I5(\SRL_SIG_reg[1]_13 [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[70]_i_1 
       (.I0(\data_p1_reg[74] [6]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[0]_12 [6]),
        .I3(\data_p1_reg[64]_0 ),
        .I4(\data_p1_reg[64] ),
        .I5(\SRL_SIG_reg[1]_13 [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[71]_i_1 
       (.I0(\data_p1_reg[74] [7]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[0]_12 [7]),
        .I3(\data_p1_reg[64]_0 ),
        .I4(\data_p1_reg[64] ),
        .I5(\SRL_SIG_reg[1]_13 [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[72]_i_1 
       (.I0(\data_p1_reg[74] [8]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[0]_12 [8]),
        .I3(\data_p1_reg[64]_0 ),
        .I4(\data_p1_reg[64] ),
        .I5(\SRL_SIG_reg[1]_13 [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[73]_i_1 
       (.I0(\data_p1_reg[74] [9]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[0]_12 [9]),
        .I3(\data_p1_reg[64]_0 ),
        .I4(\data_p1_reg[64] ),
        .I5(\SRL_SIG_reg[1]_13 [9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[74]_i_2 
       (.I0(\data_p1_reg[74] [10]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg[0]_12 [10]),
        .I3(\data_p1_reg[64]_0 ),
        .I4(\data_p1_reg[64] ),
        .I5(\SRL_SIG_reg[1]_13 [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p2[64]_i_1 
       (.I0(\SRL_SIG_reg[1]_13 [0]),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg[0]_12 [0]),
        .O(\SRL_SIG_reg[0][10]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[65]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [1]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [1]),
        .O(\SRL_SIG_reg[0][10]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[66]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [2]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [2]),
        .O(\SRL_SIG_reg[0][10]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[67]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [3]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [3]),
        .O(\SRL_SIG_reg[0][10]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[68]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [4]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [4]),
        .O(\SRL_SIG_reg[0][10]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[69]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [5]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [5]),
        .O(\SRL_SIG_reg[0][10]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[70]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [6]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [6]),
        .O(\SRL_SIG_reg[0][10]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[71]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [7]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [7]),
        .O(\SRL_SIG_reg[0][10]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[72]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [8]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [8]),
        .O(\SRL_SIG_reg[0][10]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[73]_i_1 
       (.I0(\SRL_SIG_reg[0]_12 [9]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [9]),
        .O(\SRL_SIG_reg[0][10]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[74]_i_2 
       (.I0(\SRL_SIG_reg[0]_12 [10]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [10]),
        .O(\SRL_SIG_reg[0][10]_0 [10]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln1024_fu_127_p2_carry_i_1
       (.I0(\SRL_SIG_reg[0]_12 [9]),
        .I1(\ap_CS_fsm[9]_i_3_0 ),
        .I2(\SRL_SIG_reg[1]_13 [9]),
        .I3(icmp_ln1024_fu_127_p2_carry[3]),
        .I4(\SRL_SIG_reg[0][10]_0 [10]),
        .I5(icmp_ln1024_fu_127_p2_carry[4]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h6006000000006006)) 
    icmp_ln1024_fu_127_p2_carry_i_4
       (.I0(icmp_ln1024_fu_127_p2_carry_i_6_n_0),
        .I1(icmp_ln1024_fu_127_p2_carry[0]),
        .I2(icmp_ln1024_fu_127_p2_carry[2]),
        .I3(\SRL_SIG_reg[0][10]_0 [2]),
        .I4(icmp_ln1024_fu_127_p2_carry[1]),
        .I5(\SRL_SIG_reg[0][10]_0 [1]),
        .O(S[0]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    icmp_ln1024_fu_127_p2_carry_i_6
       (.I0(\SRL_SIG_reg[0]_12 [0]),
        .I1(\data_p1_reg[64]_0 ),
        .I2(\data_p1_reg[64] ),
        .I3(\SRL_SIG_reg[1]_13 [0]),
        .O(icmp_ln1024_fu_127_p2_carry_i_6_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_x
   (AxiStream2Axi_U0_ap_start,
    \data_p2_reg[74] ,
    icmp_ln878_fu_112_p2,
    \SRL_SIG_reg[0][10] ,
    S,
    internal_full_n_reg_0,
    ap_clk,
    \data_p1_reg[74] ,
    load_p1_from_p2,
    icmp_ln1402_fu_134_p2_carry,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    internal_full_n_reg_1,
    ap_done_reg,
    Mat2Axi_Block_split13_proc_U0_ap_start,
    \mOutPtr_reg[0]_0 ,
    gmem2_BVALID,
    Q,
    ap_rst_n_inv,
    D);
  output AxiStream2Axi_U0_ap_start;
  output [10:0]\data_p2_reg[74] ;
  output icmp_ln878_fu_112_p2;
  output [10:0]\SRL_SIG_reg[0][10] ;
  output [0:0]S;
  output internal_full_n_reg_0;
  input ap_clk;
  input [10:0]\data_p1_reg[74] ;
  input load_p1_from_p2;
  input [1:0]icmp_ln1402_fu_134_p2_carry;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input ap_done_reg;
  input Mat2Axi_Block_split13_proc_U0_ap_start;
  input \mOutPtr_reg[0]_0 ;
  input gmem2_BVALID;
  input [0:0]Q;
  input ap_rst_n_inv;
  input [10:0]D;

  wire AxiStream2Axi_U0_ap_start;
  wire [10:0]D;
  wire Mat2Axi_Block_split13_proc_U0_ap_continue;
  wire Mat2Axi_Block_split13_proc_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]S;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [10:0]\data_p1_reg[74] ;
  wire [10:0]\data_p2_reg[74] ;
  wire gmem2_BVALID;
  wire [1:0]icmp_ln1402_fu_134_p2_carry;
  wire icmp_ln1402_fu_134_p2_carry_i_5_n_0;
  wire icmp_ln878_fu_112_p2;
  wire internal_empty_n_i_1__40_n_0;
  wire internal_full_n_i_1__40_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire load_p1_from_p2;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_x_shiftReg_16 U_arithm_accel_fifo_w11_d2_S_x_ram
       (.D(D),
        .Mat2Axi_Block_split13_proc_U0_ap_continue(Mat2Axi_Block_split13_proc_U0_ap_continue),
        .Mat2Axi_Block_split13_proc_U0_ap_start(Mat2Axi_Block_split13_proc_U0_ap_start),
        .S(S),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\ap_CS_fsm[7]_i_3_0 (icmp_ln1402_fu_134_p2_carry_i_5_n_0),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .\data_p1_reg[64] (\mOutPtr_reg_n_0_[1] ),
        .\data_p1_reg[64]_0 (\mOutPtr_reg_n_0_[0] ),
        .\data_p1_reg[74] (\data_p1_reg[74] ),
        .\data_p2_reg[74] (\data_p2_reg[74] ),
        .icmp_ln1402_fu_134_p2_carry(icmp_ln1402_fu_134_p2_carry),
        .icmp_ln878_fu_112_p2(icmp_ln878_fu_112_p2),
        .load_p1_from_p2(load_p1_from_p2),
        .shiftReg_ce(shiftReg_ce));
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__9
       (.I0(Mat2Axi_Block_split13_proc_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(ap_done_reg),
        .I3(Mat2Axi_Block_split13_proc_U0_ap_start),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT2 #(
    .INIT(4'hB)) 
    icmp_ln1402_fu_134_p2_carry_i_5
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .O(icmp_ln1402_fu_134_p2_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__40
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(shiftReg_ce),
        .I4(AxiStream2Axi_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__40_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__40_n_0),
        .Q(AxiStream2Axi_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__40
       (.I0(ap_rst_n),
        .I1(Mat2Axi_Block_split13_proc_U0_ap_continue),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_full_n_reg_1),
        .O(internal_full_n_i_1__40_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__40_n_0),
        .Q(Mat2Axi_Block_split13_proc_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA80057FF57FFA800)) 
    \mOutPtr[0]_i_1 
       (.I0(AxiStream2Axi_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(gmem2_BVALID),
        .I3(Q),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair717" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(AxiStream2Axi_U0_ap_start),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w11_d2_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_x_10
   (addrbound_U0_ap_continue,
    Mat2Axi_Block_split13_proc_U0_ap_start,
    D,
    internal_empty_n_reg_0,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][9] ,
    \SRL_SIG_reg[0][10] ,
    ap_clk,
    ap_return_preg,
    ap_done_reg,
    shiftReg_ce,
    ap_rst_n,
    Q,
    ap_done_reg_0,
    ap_rst_n_inv,
    \SRL_SIG_reg[0][10]_0 );
  output addrbound_U0_ap_continue;
  output Mat2Axi_Block_split13_proc_U0_ap_start;
  output [10:0]D;
  output internal_empty_n_reg_0;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[0][1] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \SRL_SIG_reg[0][5] ;
  output \SRL_SIG_reg[0][6] ;
  output \SRL_SIG_reg[0][7] ;
  output \SRL_SIG_reg[0][8] ;
  output \SRL_SIG_reg[0][9] ;
  output \SRL_SIG_reg[0][10] ;
  input ap_clk;
  input [10:0]ap_return_preg;
  input ap_done_reg;
  input shiftReg_ce;
  input ap_rst_n;
  input [0:0]Q;
  input ap_done_reg_0;
  input ap_rst_n_inv;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;

  wire [10:0]D;
  wire Mat2Axi_Block_split13_proc_U0_ap_start;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][10] ;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire \SRL_SIG_reg[0][9] ;
  wire addrbound_U0_ap_continue;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_0;
  wire [10:0]ap_return_preg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__41_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__41_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_x_shiftReg_13 U_arithm_accel_fifo_w11_d2_S_x_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][10]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[0][10]_2 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][10]_3 (\SRL_SIG_reg[0][10]_0 ),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5]_0 (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6]_0 (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8]_0 (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][9]_0 (\SRL_SIG_reg[0][9] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_return_preg(ap_return_preg),
        .\ap_return_preg_reg[10] (Mat2Axi_Block_split13_proc_U0_ap_start),
        .internal_empty_n_reg(internal_empty_n_reg_0),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFFEFF0000000000)) 
    internal_empty_n_i_1__41
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(ap_done_reg),
        .I3(shiftReg_ce),
        .I4(Mat2Axi_Block_split13_proc_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__41_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__41_n_0),
        .Q(Mat2Axi_Block_split13_proc_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__41
       (.I0(ap_rst_n),
        .I1(addrbound_U0_ap_continue),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(shiftReg_ce),
        .I5(internal_empty_n_reg_0),
        .O(internal_full_n_i_1__41_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__41_n_0),
        .Q(addrbound_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2D2D2DDDD2D2D222)) 
    \mOutPtr[0]_i_1 
       (.I0(Mat2Axi_Block_split13_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(addrbound_U0_ap_continue),
        .I3(Q),
        .I4(ap_done_reg_0),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h7E778188)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(ap_done_reg),
        .I3(Mat2Axi_Block_split13_proc_U0_ap_start),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w11_d2_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_x_12
   (rows_c_full_n,
    rows_c_empty_n,
    \SRL_SIG_reg[0][10] ,
    B,
    shiftReg_ce,
    \SRL_SIG_reg[0][10]_0 ,
    ap_clk,
    internal_empty_n_reg_0,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    Q,
    ap_rst_n_inv,
    E);
  output rows_c_full_n;
  output rows_c_empty_n;
  output [10:0]\SRL_SIG_reg[0][10] ;
  output [10:0]B;
  input shiftReg_ce;
  input [10:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_clk;
  input internal_empty_n_reg_0;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [1:0]Q;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [10:0]B;
  wire [0:0]E;
  wire [1:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__30_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__30_n_0;
  wire \mOutPtr[0]_i_1__32_n_0 ;
  wire \mOutPtr[1]_i_1__25_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_c_empty_n;
  wire rows_c_full_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_x_shiftReg U_arithm_accel_fifo_w11_d2_S_x_ram
       (.B(B),
        .Q(Q),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][10]_1 (\SRL_SIG_reg[0][10]_0 ),
        .ap_clk(ap_clk),
        .p_reg_reg({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__30
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(internal_empty_n_reg_0),
        .I3(shiftReg_ce),
        .I4(rows_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__30_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__30_n_0),
        .Q(rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__30
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(rows_c_full_n),
        .I3(shiftReg_ce),
        .I4(internal_empty_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__30_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__30_n_0),
        .Q(rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__32 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair723" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_1__25 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__25_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__32_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__25_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w11_d2_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_x_9
   (cols_c_full_n,
    cols_c_empty_n,
    \SRL_SIG_reg[0][10] ,
    A,
    shiftReg_ce,
    Q,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    ap_rst_n_inv,
    E);
  output cols_c_full_n;
  output cols_c_empty_n;
  output [10:0]\SRL_SIG_reg[0][10] ;
  output [10:0]A;
  input shiftReg_ce;
  input [10:0]Q;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input \mOutPtr_reg[1]_0 ;
  input [1:0]\SRL_SIG_reg[0][10]_0 ;
  input ap_rst_n_inv;
  input [0:0]E;

  wire [10:0]A;
  wire [0:0]E;
  wire [10:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10] ;
  wire [1:0]\SRL_SIG_reg[0][10]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c_empty_n;
  wire cols_c_full_n;
  wire internal_empty_n_i_1__31_n_0;
  wire internal_full_n_i_1__31_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__31_n_0 ;
  wire \mOutPtr[1]_i_2__6_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_x_shiftReg_14 U_arithm_accel_fifo_w11_d2_S_x_ram
       (.A(A),
        .Q(Q),
        .\SRL_SIG_reg[0][10]_0 (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][10]_1 (\SRL_SIG_reg[0][10]_0 ),
        .ap_clk(ap_clk),
        .p_reg_reg({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__31
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(internal_full_n_reg_0),
        .I3(shiftReg_ce),
        .I4(cols_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__31_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__31_n_0),
        .Q(cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__31
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(cols_c_full_n),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__31_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__31_n_0),
        .Q(cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__31 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair719" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[1]_i_2__6 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__31_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_x_shiftReg
   (\SRL_SIG_reg[0][10]_0 ,
    B,
    shiftReg_ce,
    \SRL_SIG_reg[0][10]_1 ,
    ap_clk,
    Q,
    p_reg_reg);
  output [10:0]\SRL_SIG_reg[0][10]_0 ;
  output [10:0]B;
  input shiftReg_ce;
  input [10:0]\SRL_SIG_reg[0][10]_1 ;
  input ap_clk;
  input [1:0]Q;
  input [1:0]p_reg_reg;

  wire [10:0]B;
  wire [1:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [10:0]\SRL_SIG_reg[0][10]_1 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire [1:0]p_reg_reg;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__12 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][10]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__12 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(\SRL_SIG_reg[0][10]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__13 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][10]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__13 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][10]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__13 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][10]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__13 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][10]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__13 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][10]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__13 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][10]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__14 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][10]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__11 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][10]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__11 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(\SRL_SIG_reg[0][10]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_1 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_10__1
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_11__1
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(B[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_12__1
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_2__1
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(B[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_3__1
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(B[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_4__1
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(B[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_5__1
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_6__1
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_7__1
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_8__1
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_9__1
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(B[3]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w11_d2_S_x_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_x_shiftReg_13
   (D,
    internal_empty_n_reg,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][1]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[0][5]_0 ,
    \SRL_SIG_reg[0][6]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[0][8]_0 ,
    \SRL_SIG_reg[0][9]_0 ,
    \SRL_SIG_reg[0][10]_0 ,
    \SRL_SIG_reg[0][10]_1 ,
    \SRL_SIG_reg[0][10]_2 ,
    ap_return_preg,
    \ap_return_preg_reg[10] ,
    ap_done_reg,
    shiftReg_ce,
    \SRL_SIG_reg[0][10]_3 ,
    ap_clk);
  output [10:0]D;
  output internal_empty_n_reg;
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[0][1]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \SRL_SIG_reg[0][5]_0 ;
  output \SRL_SIG_reg[0][6]_0 ;
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[0][8]_0 ;
  output \SRL_SIG_reg[0][9]_0 ;
  output \SRL_SIG_reg[0][10]_0 ;
  input \SRL_SIG_reg[0][10]_1 ;
  input \SRL_SIG_reg[0][10]_2 ;
  input [10:0]ap_return_preg;
  input \ap_return_preg_reg[10] ;
  input ap_done_reg;
  input shiftReg_ce;
  input [10:0]\SRL_SIG_reg[0][10]_3 ;
  input ap_clk;

  wire [10:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg[0][10]_1 ;
  wire \SRL_SIG_reg[0][10]_2 ;
  wire [10:0]\SRL_SIG_reg[0][10]_3 ;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire \SRL_SIG_reg[0][5]_0 ;
  wire \SRL_SIG_reg[0][6]_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][8]_0 ;
  wire \SRL_SIG_reg[0][9]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire ap_done_reg;
  wire [10:0]ap_return_preg;
  wire \ap_return_preg_reg[10] ;
  wire internal_empty_n_reg;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][0]_i_1__10 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][10]_i_2__3 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][1]_i_1__11 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][2]_i_1__11 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][3]_i_1__11 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][4]_i_1__11 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][5]_i_1__11 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][6]_i_1__11 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][7]_i_1__12 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][8]_i_1__9 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hBA8AFFFFBA8A0000)) 
    \SRL_SIG[0][9]_i_1__9 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .I4(internal_empty_n_reg),
        .I5(ap_return_preg[9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_3 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_3 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_3 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_3 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_3 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_3 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_3 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_3 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_3 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_3 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][10]_3 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[0]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_preg[10]_i_1__1 
       (.I0(\ap_return_preg_reg[10] ),
        .I1(ap_done_reg),
        .O(internal_empty_n_reg));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[10]_i_2__1 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(\SRL_SIG_reg[0][10]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[1]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[2]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[3]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[4]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[5]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][5]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[6]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][6]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[7]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][7]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[8]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][8]_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \ap_return_preg[9]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(\SRL_SIG_reg[0][10]_1 ),
        .I2(\SRL_SIG_reg[0][10]_2 ),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(\SRL_SIG_reg[0][9]_0 ));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w11_d2_S_x_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_x_shiftReg_14
   (\SRL_SIG_reg[0][10]_0 ,
    A,
    shiftReg_ce,
    Q,
    ap_clk,
    \SRL_SIG_reg[0][10]_1 ,
    p_reg_reg);
  output [10:0]\SRL_SIG_reg[0][10]_0 ;
  output [10:0]A;
  input shiftReg_ce;
  input [10:0]Q;
  input ap_clk;
  input [1:0]\SRL_SIG_reg[0][10]_1 ;
  input [1:0]p_reg_reg;

  wire [10:0]A;
  wire [10:0]Q;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire [1:0]\SRL_SIG_reg[0][10]_1 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;
  wire [1:0]p_reg_reg;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__11 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][10]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__11 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(\SRL_SIG_reg[0][10]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__12 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][10]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__12 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][10]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__12 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][10]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__12 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][10]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__12 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][10]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__12 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][10]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__13 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][10]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__10 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][10]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__10 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(\SRL_SIG_reg[0][10]_1 [1]),
        .I2(\SRL_SIG_reg[0][10]_1 [0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(\SRL_SIG_reg[0][10]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(Q[9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_13__1
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(A[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_14__1
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(A[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_15__1
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(A[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_16__1
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_17__1
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(A[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_18__1
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_19__1
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_20__1
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_21__1
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_22__1
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_23__1
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(p_reg_reg[1]),
        .I2(p_reg_reg[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(A[0]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w11_d2_S_x_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w11_d2_S_x_shiftReg_16
   (\data_p2_reg[74] ,
    icmp_ln878_fu_112_p2,
    \SRL_SIG_reg[0][10]_0 ,
    S,
    shiftReg_ce,
    \data_p1_reg[74] ,
    load_p1_from_p2,
    \data_p1_reg[64] ,
    \data_p1_reg[64]_0 ,
    \ap_CS_fsm[7]_i_3_0 ,
    icmp_ln1402_fu_134_p2_carry,
    Mat2Axi_Block_split13_proc_U0_ap_continue,
    ap_done_reg,
    Mat2Axi_Block_split13_proc_U0_ap_start,
    D,
    ap_clk);
  output [10:0]\data_p2_reg[74] ;
  output icmp_ln878_fu_112_p2;
  output [10:0]\SRL_SIG_reg[0][10]_0 ;
  output [0:0]S;
  output shiftReg_ce;
  input [10:0]\data_p1_reg[74] ;
  input load_p1_from_p2;
  input \data_p1_reg[64] ;
  input \data_p1_reg[64]_0 ;
  input \ap_CS_fsm[7]_i_3_0 ;
  input [1:0]icmp_ln1402_fu_134_p2_carry;
  input Mat2Axi_Block_split13_proc_U0_ap_continue;
  input ap_done_reg;
  input Mat2Axi_Block_split13_proc_U0_ap_start;
  input [10:0]D;
  input ap_clk;

  wire [10:0]D;
  wire Mat2Axi_Block_split13_proc_U0_ap_continue;
  wire Mat2Axi_Block_split13_proc_U0_ap_start;
  wire [0:0]S;
  wire [10:0]\SRL_SIG_reg[0][10]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire \ap_CS_fsm[7]_i_3_0 ;
  wire \ap_CS_fsm[7]_i_4_n_0 ;
  wire \ap_CS_fsm[7]_i_5_n_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire \data_p1_reg[64] ;
  wire \data_p1_reg[64]_0 ;
  wire [10:0]\data_p1_reg[74] ;
  wire [10:0]\data_p2_reg[74] ;
  wire [1:0]icmp_ln1402_fu_134_p2_carry;
  wire icmp_ln878_fu_112_p2;
  wire load_p1_from_p2;
  wire shiftReg_ce;

  LUT3 #(
    .INIT(8'hA8)) 
    \SRL_SIG[0][10]_i_1__10 
       (.I0(Mat2Axi_Block_split13_proc_U0_ap_continue),
        .I1(ap_done_reg),
        .I2(Mat2Axi_Block_split13_proc_U0_ap_start),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(\ap_CS_fsm[7]_i_4_n_0 ),
        .I1(\ap_CS_fsm[7]_i_5_n_0 ),
        .I2(\SRL_SIG_reg[0][10]_0 [0]),
        .I3(\SRL_SIG_reg[0][10]_0 [3]),
        .I4(\SRL_SIG_reg[0][10]_0 [8]),
        .I5(\SRL_SIG_reg[0][10]_0 [4]),
        .O(icmp_ln878_fu_112_p2));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \ap_CS_fsm[7]_i_4 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\ap_CS_fsm[7]_i_3_0 ),
        .I2(\SRL_SIG_reg_n_0_[1][1] ),
        .I3(\SRL_SIG_reg_n_0_[0][6] ),
        .I4(\SRL_SIG_reg_n_0_[1][6] ),
        .I5(\SRL_SIG_reg[0][10]_0 [9]),
        .O(\ap_CS_fsm[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \ap_CS_fsm[7]_i_5 
       (.I0(\SRL_SIG_reg[0][10]_0 [10]),
        .I1(\SRL_SIG_reg_n_0_[0][5] ),
        .I2(\ap_CS_fsm[7]_i_3_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .I4(\SRL_SIG_reg[0][10]_0 [2]),
        .I5(\SRL_SIG_reg[0][10]_0 [7]),
        .O(\ap_CS_fsm[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[64]_i_1__1 
       (.I0(\data_p1_reg[74] [0]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg_n_0_[0][0] ),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\data_p2_reg[74] [0]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[65]_i_1__1 
       (.I0(\data_p1_reg[74] [1]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg_n_0_[0][1] ),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\data_p2_reg[74] [1]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[66]_i_1__1 
       (.I0(\data_p1_reg[74] [2]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg_n_0_[0][2] ),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\data_p2_reg[74] [2]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[67]_i_1__1 
       (.I0(\data_p1_reg[74] [3]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg_n_0_[0][3] ),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\data_p2_reg[74] [3]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[68]_i_1__1 
       (.I0(\data_p1_reg[74] [4]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg_n_0_[0][4] ),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\data_p2_reg[74] [4]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[69]_i_1__1 
       (.I0(\data_p1_reg[74] [5]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg_n_0_[0][5] ),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\data_p2_reg[74] [5]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[70]_i_1__1 
       (.I0(\data_p1_reg[74] [6]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg_n_0_[0][6] ),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\data_p2_reg[74] [6]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[71]_i_1__1 
       (.I0(\data_p1_reg[74] [7]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg_n_0_[0][7] ),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\data_p2_reg[74] [7]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[72]_i_1__1 
       (.I0(\data_p1_reg[74] [8]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg_n_0_[0][8] ),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\data_p2_reg[74] [8]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[73]_i_1__1 
       (.I0(\data_p1_reg[74] [9]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg_n_0_[0][9] ),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][9] ),
        .O(\data_p2_reg[74] [9]));
  LUT6 #(
    .INIT(64'hB8BBB8B8B888B8B8)) 
    \data_p1[74]_i_2__1 
       (.I0(\data_p1_reg[74] [10]),
        .I1(load_p1_from_p2),
        .I2(\SRL_SIG_reg_n_0_[0][10] ),
        .I3(\data_p1_reg[64] ),
        .I4(\data_p1_reg[64]_0 ),
        .I5(\SRL_SIG_reg_n_0_[1][10] ),
        .O(\data_p2_reg[74] [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[64]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][10]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[65]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][10]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[66]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][10]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[67]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][10]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[68]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][10]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[69]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][10]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[70]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][10]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[71]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][10]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[72]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][10]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[73]_i_1__1 
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(\SRL_SIG_reg[0][10]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p2[74]_i_2__1 
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(\data_p1_reg[64] ),
        .I2(\data_p1_reg[64]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(\SRL_SIG_reg[0][10]_0 [10]));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    icmp_ln1402_fu_134_p2_carry_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(\ap_CS_fsm[7]_i_3_0 ),
        .I2(\SRL_SIG_reg_n_0_[1][9] ),
        .I3(icmp_ln1402_fu_134_p2_carry[0]),
        .I4(\SRL_SIG_reg[0][10]_0 [10]),
        .I5(icmp_ln1402_fu_134_p2_carry[1]),
        .O(S));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S
   (cols_c3_full_n,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    D,
    ap_clk,
    din_c1_full_n,
    rows_c2_full_n,
    start_once_reg_reg,
    start_once_reg,
    Axi2Mat_entry8_U0_ap_start,
    start_for_addrbound4_U0_full_n,
    start_once_reg_reg_0,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    din_c_full_n,
    cols_c_full_n,
    rows_c_full_n,
    rows_c2_empty_n,
    din_c1_empty_n,
    ap_rst_n_inv,
    E,
    p_read1);
  output cols_c3_full_n;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  output [31:0]D;
  input ap_clk;
  input din_c1_full_n;
  input rows_c2_full_n;
  input start_once_reg_reg;
  input start_once_reg;
  input Axi2Mat_entry8_U0_ap_start;
  input start_for_addrbound4_U0_full_n;
  input start_once_reg_reg_0;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input din_c_full_n;
  input cols_c_full_n;
  input rows_c_full_n;
  input rows_c2_empty_n;
  input din_c1_empty_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]p_read1;

  wire Axi2Mat_entry8_U0_ap_start;
  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c3_empty_n;
  wire cols_c3_full_n;
  wire cols_c_full_n;
  wire din_c1_empty_n;
  wire din_c1_full_n;
  wire din_c_full_n;
  wire internal_empty_n_i_1__15_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__16_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__24_n_0 ;
  wire \mOutPtr[1]_i_1__15_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [31:0]p_read1;
  wire rows_c2_empty_n;
  wire rows_c2_full_n;
  wire rows_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_addrbound4_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;

  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \SRL_SIG_reg[3][0]_srl4_i_5__0 
       (.I0(cols_c3_empty_n),
        .I1(din_c_full_n),
        .I2(cols_c_full_n),
        .I3(rows_c_full_n),
        .I4(rows_c2_empty_n),
        .I5(din_c1_empty_n),
        .O(internal_empty_n_reg_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_shiftReg_35 U_arithm_accel_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .p_read1(p_read1),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__15
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce_0),
        .I3(shiftReg_ce),
        .I4(cols_c3_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__15_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_0),
        .Q(cols_c3_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__16
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(cols_c3_full_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__16_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_0),
        .Q(cols_c3_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__24 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__15 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__15_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__24_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h7FFF7F00)) 
    start_once_reg_i_1__4
       (.I0(cols_c3_full_n),
        .I1(din_c1_full_n),
        .I2(rows_c2_full_n),
        .I3(start_once_reg_reg),
        .I4(start_once_reg),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'hBB80)) 
    start_once_reg_i_1__5
       (.I0(internal_empty_n_reg_1),
        .I1(Axi2Mat_entry8_U0_ap_start),
        .I2(start_for_addrbound4_U0_full_n),
        .I3(start_once_reg_reg_0),
        .O(internal_empty_n_reg_0));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_28
   (cols_c_full_n,
    cols_c_empty_n,
    in,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    ap_rst_n_inv,
    E,
    D);
  output cols_c_full_n;
  output cols_c_empty_n;
  output [31:0]in;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c_empty_n;
  wire cols_c_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__20_n_0;
  wire internal_full_n_i_1__20_n_0;
  wire \mOutPtr[0]_i_1__26_n_0 ;
  wire \mOutPtr[1]_i_1__18_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_shiftReg_34 U_arithm_accel_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__20
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce_0),
        .I3(shiftReg_ce),
        .I4(cols_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__20_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_0),
        .Q(cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__20
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(cols_c_full_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__20_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_0),
        .Q(cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__26 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__18 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__18_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__26_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__18_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_31
   (rows_c2_full_n,
    rows_c2_empty_n,
    D,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    ap_rst_n_inv,
    E,
    p_read);
  output rows_c2_full_n;
  output rows_c2_empty_n;
  output [31:0]D;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]p_read;

  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__16_n_0;
  wire internal_full_n_i_1__15_n_0;
  wire \mOutPtr[0]_i_1__23_n_0 ;
  wire \mOutPtr[1]_i_1__16_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [31:0]p_read;
  wire rows_c2_empty_n;
  wire rows_c2_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_shiftReg_33 U_arithm_accel_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .p_read(p_read),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__16
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce_0),
        .I3(shiftReg_ce),
        .I4(rows_c2_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__16_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_0),
        .Q(rows_c2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__15
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(rows_c2_full_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__15_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_0),
        .Q(rows_c2_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__23 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__16 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__16_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__23_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__16_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_32
   (rows_c_full_n,
    rows_c_empty_n,
    in,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    ap_rst_n_inv,
    E,
    D);
  output rows_c_full_n;
  output rows_c_empty_n;
  output [31:0]in;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__19_n_0;
  wire internal_full_n_i_1__19_n_0;
  wire \mOutPtr[0]_i_1__25_n_0 ;
  wire \mOutPtr[1]_i_2__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_c_empty_n;
  wire rows_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_shiftReg U_arithm_accel_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__19
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(rows_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__19_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_0),
        .Q(rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__19
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(rows_c_full_n),
        .I3(shiftReg_ce_0),
        .I4(shiftReg_ce),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__19_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_0),
        .Q(rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__25 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_2__3 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__25_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_49
   (cols_c3_full_n,
    internal_empty_n_reg_0,
    D,
    internal_full_n_reg_0,
    internal_empty_n_reg_1,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    din_c_full_n,
    cols_c_full_n,
    rows_c_full_n,
    rows_c2_empty_n,
    din_c1_empty_n,
    din_c1_full_n,
    rows_c2_full_n,
    start_once_reg_reg,
    start_once_reg,
    Axi2Mat_entry8_U0_ap_start,
    start_for_addrbound4_U0_full_n,
    start_once_reg_reg_0,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][31] );
  output cols_c3_full_n;
  output internal_empty_n_reg_0;
  output [31:0]D;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_1;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input din_c_full_n;
  input cols_c_full_n;
  input rows_c_full_n;
  input rows_c2_empty_n;
  input din_c1_empty_n;
  input din_c1_full_n;
  input rows_c2_full_n;
  input start_once_reg_reg;
  input start_once_reg;
  input Axi2Mat_entry8_U0_ap_start;
  input start_for_addrbound4_U0_full_n;
  input start_once_reg_reg_0;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire Axi2Mat_entry8_U0_ap_start;
  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c3_empty_n;
  wire cols_c3_full_n;
  wire cols_c_full_n;
  wire din_c1_empty_n;
  wire din_c1_full_n;
  wire din_c_full_n;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__1_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_c2_empty_n;
  wire rows_c2_full_n;
  wire rows_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_addrbound4_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;

  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \SRL_SIG_reg[3][0]_srl4_i_5 
       (.I0(cols_c3_empty_n),
        .I1(din_c_full_n),
        .I2(cols_c_full_n),
        .I3(rows_c_full_n),
        .I4(rows_c2_empty_n),
        .I5(din_c1_empty_n),
        .O(internal_empty_n_reg_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_shiftReg_72 U_arithm_accel_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__0
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce_0),
        .I3(shiftReg_ce),
        .I4(cols_c3_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(cols_c3_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__1
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(cols_c3_full_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(cols_c3_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__3 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h7FFF7F00)) 
    start_once_reg_i_1__0
       (.I0(cols_c3_full_n),
        .I1(din_c1_full_n),
        .I2(rows_c2_full_n),
        .I3(start_once_reg_reg),
        .I4(start_once_reg),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'hBB80)) 
    start_once_reg_i_1__1
       (.I0(internal_empty_n_reg_0),
        .I1(Axi2Mat_entry8_U0_ap_start),
        .I2(start_for_addrbound4_U0_full_n),
        .I3(start_once_reg_reg_0),
        .O(internal_empty_n_reg_1));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_50
   (cols_c_full_n,
    cols_c_empty_n,
    in,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    ap_rst_n_inv,
    E,
    D);
  output cols_c_full_n;
  output cols_c_empty_n;
  output [31:0]in;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c_empty_n;
  wire cols_c_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_full_n_i_1__5_n_0;
  wire \mOutPtr[0]_i_1__14_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_shiftReg_71 U_arithm_accel_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__5
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce_0),
        .I3(shiftReg_ce),
        .I4(cols_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__5
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(cols_c_full_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__6 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_58
   (rows_c2_full_n,
    rows_c2_empty_n,
    D,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][31] );
  output rows_c2_full_n;
  output rows_c2_empty_n;
  output [31:0]D;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_full_n_i_1__0_n_0;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_c2_empty_n;
  wire rows_c2_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_shiftReg_64 U_arithm_accel_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce_0),
        .I3(shiftReg_ce),
        .I4(rows_c2_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(rows_c2_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__0
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(rows_c2_full_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(rows_c2_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__4 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_59
   (rows_c_full_n,
    rows_c_empty_n,
    in,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    ap_rst_n_inv,
    E,
    D);
  output rows_c_full_n;
  output rows_c_empty_n;
  output [31:0]in;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [31:0]D;

  wire [31:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_full_n_i_1__4_n_0;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_2__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_c_empty_n;
  wire rows_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_shiftReg_63 U_arithm_accel_fifo_w32_d2_S_ram
       (.D(D),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__4
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(rows_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__4
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(rows_c_full_n),
        .I3(shiftReg_ce_0),
        .I4(shiftReg_ce),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_2__0 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_shiftReg
   (in,
    Q,
    shiftReg_ce_0,
    D,
    ap_clk);
  output [31:0]in;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_6 ;
  wire [31:0]\SRL_SIG_reg[1]_7 ;
  wire ap_clk;
  wire [31:0]in;
  wire shiftReg_ce_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_6 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_6 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_6 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_6 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_6 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_6 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_6 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_6 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_6 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_6 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_6 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_6 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_6 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_6 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_6 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_6 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_6 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_6 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_6 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_6 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_6 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_6 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_6 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_6 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_6 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_6 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_6 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_6 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_6 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_6 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_6 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_6 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [0]),
        .Q(\SRL_SIG_reg[1]_7 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [10]),
        .Q(\SRL_SIG_reg[1]_7 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [11]),
        .Q(\SRL_SIG_reg[1]_7 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [12]),
        .Q(\SRL_SIG_reg[1]_7 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [13]),
        .Q(\SRL_SIG_reg[1]_7 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [14]),
        .Q(\SRL_SIG_reg[1]_7 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [15]),
        .Q(\SRL_SIG_reg[1]_7 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [16]),
        .Q(\SRL_SIG_reg[1]_7 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [17]),
        .Q(\SRL_SIG_reg[1]_7 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [18]),
        .Q(\SRL_SIG_reg[1]_7 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [19]),
        .Q(\SRL_SIG_reg[1]_7 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [1]),
        .Q(\SRL_SIG_reg[1]_7 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [20]),
        .Q(\SRL_SIG_reg[1]_7 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [21]),
        .Q(\SRL_SIG_reg[1]_7 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [22]),
        .Q(\SRL_SIG_reg[1]_7 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [23]),
        .Q(\SRL_SIG_reg[1]_7 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [24]),
        .Q(\SRL_SIG_reg[1]_7 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [25]),
        .Q(\SRL_SIG_reg[1]_7 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [26]),
        .Q(\SRL_SIG_reg[1]_7 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [27]),
        .Q(\SRL_SIG_reg[1]_7 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [28]),
        .Q(\SRL_SIG_reg[1]_7 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [29]),
        .Q(\SRL_SIG_reg[1]_7 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [2]),
        .Q(\SRL_SIG_reg[1]_7 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [30]),
        .Q(\SRL_SIG_reg[1]_7 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [31]),
        .Q(\SRL_SIG_reg[1]_7 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [3]),
        .Q(\SRL_SIG_reg[1]_7 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [4]),
        .Q(\SRL_SIG_reg[1]_7 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [5]),
        .Q(\SRL_SIG_reg[1]_7 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [6]),
        .Q(\SRL_SIG_reg[1]_7 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [7]),
        .Q(\SRL_SIG_reg[1]_7 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [8]),
        .Q(\SRL_SIG_reg[1]_7 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [9]),
        .Q(\SRL_SIG_reg[1]_7 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [15]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][16]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [16]),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][17]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [17]),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][18]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [18]),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][19]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [19]),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][20]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [20]),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][21]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [21]),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][22]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [22]),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][23]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [23]),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][24]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [24]),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][25]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [25]),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][26]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [26]),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][27]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [27]),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][28]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [28]),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][29]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [29]),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][30]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [30]),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][31]_srl4_i_1__3 
       (.I0(\SRL_SIG_reg[0]_6 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [31]),
        .O(in[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_10__0
       (.I0(\SRL_SIG_reg[0]_6 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_11__0
       (.I0(\SRL_SIG_reg[0]_6 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_12__0
       (.I0(\SRL_SIG_reg[0]_6 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_2__0
       (.I0(\SRL_SIG_reg[0]_6 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_3__0
       (.I0(\SRL_SIG_reg[0]_6 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [9]),
        .O(in[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_4__0
       (.I0(\SRL_SIG_reg[0]_6 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_5__0
       (.I0(\SRL_SIG_reg[0]_6 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_6__0
       (.I0(\SRL_SIG_reg[0]_6 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_7__0
       (.I0(\SRL_SIG_reg[0]_6 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_8__0
       (.I0(\SRL_SIG_reg[0]_6 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_9__0
       (.I0(\SRL_SIG_reg[0]_6 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [3]),
        .O(in[3]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_shiftReg_33
   (D,
    Q,
    shiftReg_ce,
    p_read,
    ap_clk);
  output [31:0]D;
  input [1:0]Q;
  input shiftReg_ce;
  input [31:0]p_read;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_2 ;
  wire [31:0]\SRL_SIG_reg[1]_3 ;
  wire ap_clk;
  wire [31:0]p_read;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__7 
       (.I0(\SRL_SIG_reg[0]_2 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__7 
       (.I0(\SRL_SIG_reg[0]_2 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][13]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][14]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][15]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][16]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][17]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][18]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][19]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__7 
       (.I0(\SRL_SIG_reg[0]_2 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][20]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][21]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][22]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][23]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][24]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][25]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][26]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][27]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][28]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][29]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__7 
       (.I0(\SRL_SIG_reg[0]_2 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][30]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][31]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [31]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__7 
       (.I0(\SRL_SIG_reg[0]_2 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__7 
       (.I0(\SRL_SIG_reg[0]_2 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__7 
       (.I0(\SRL_SIG_reg[0]_2 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__7 
       (.I0(\SRL_SIG_reg[0]_2 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__9 
       (.I0(\SRL_SIG_reg[0]_2 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__7 
       (.I0(\SRL_SIG_reg[0]_2 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__7 
       (.I0(\SRL_SIG_reg[0]_2 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[0]),
        .Q(\SRL_SIG_reg[0]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[10]),
        .Q(\SRL_SIG_reg[0]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[11]),
        .Q(\SRL_SIG_reg[0]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[12]),
        .Q(\SRL_SIG_reg[0]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[13]),
        .Q(\SRL_SIG_reg[0]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[14]),
        .Q(\SRL_SIG_reg[0]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[15]),
        .Q(\SRL_SIG_reg[0]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[16]),
        .Q(\SRL_SIG_reg[0]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[17]),
        .Q(\SRL_SIG_reg[0]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[18]),
        .Q(\SRL_SIG_reg[0]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[19]),
        .Q(\SRL_SIG_reg[0]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[1]),
        .Q(\SRL_SIG_reg[0]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[20]),
        .Q(\SRL_SIG_reg[0]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[21]),
        .Q(\SRL_SIG_reg[0]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[22]),
        .Q(\SRL_SIG_reg[0]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[23]),
        .Q(\SRL_SIG_reg[0]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[24]),
        .Q(\SRL_SIG_reg[0]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[25]),
        .Q(\SRL_SIG_reg[0]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[26]),
        .Q(\SRL_SIG_reg[0]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[27]),
        .Q(\SRL_SIG_reg[0]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[28]),
        .Q(\SRL_SIG_reg[0]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[29]),
        .Q(\SRL_SIG_reg[0]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[2]),
        .Q(\SRL_SIG_reg[0]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[30]),
        .Q(\SRL_SIG_reg[0]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[31]),
        .Q(\SRL_SIG_reg[0]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[3]),
        .Q(\SRL_SIG_reg[0]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[4]),
        .Q(\SRL_SIG_reg[0]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[5]),
        .Q(\SRL_SIG_reg[0]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[6]),
        .Q(\SRL_SIG_reg[0]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[7]),
        .Q(\SRL_SIG_reg[0]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[8]),
        .Q(\SRL_SIG_reg[0]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read[9]),
        .Q(\SRL_SIG_reg[0]_2 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [0]),
        .Q(\SRL_SIG_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [10]),
        .Q(\SRL_SIG_reg[1]_3 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [11]),
        .Q(\SRL_SIG_reg[1]_3 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [12]),
        .Q(\SRL_SIG_reg[1]_3 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [13]),
        .Q(\SRL_SIG_reg[1]_3 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [14]),
        .Q(\SRL_SIG_reg[1]_3 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [15]),
        .Q(\SRL_SIG_reg[1]_3 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [16]),
        .Q(\SRL_SIG_reg[1]_3 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [17]),
        .Q(\SRL_SIG_reg[1]_3 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [18]),
        .Q(\SRL_SIG_reg[1]_3 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [19]),
        .Q(\SRL_SIG_reg[1]_3 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [1]),
        .Q(\SRL_SIG_reg[1]_3 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [20]),
        .Q(\SRL_SIG_reg[1]_3 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [21]),
        .Q(\SRL_SIG_reg[1]_3 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [22]),
        .Q(\SRL_SIG_reg[1]_3 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [23]),
        .Q(\SRL_SIG_reg[1]_3 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [24]),
        .Q(\SRL_SIG_reg[1]_3 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [25]),
        .Q(\SRL_SIG_reg[1]_3 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [26]),
        .Q(\SRL_SIG_reg[1]_3 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [27]),
        .Q(\SRL_SIG_reg[1]_3 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [28]),
        .Q(\SRL_SIG_reg[1]_3 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [29]),
        .Q(\SRL_SIG_reg[1]_3 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [2]),
        .Q(\SRL_SIG_reg[1]_3 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [30]),
        .Q(\SRL_SIG_reg[1]_3 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [31]),
        .Q(\SRL_SIG_reg[1]_3 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [3]),
        .Q(\SRL_SIG_reg[1]_3 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [4]),
        .Q(\SRL_SIG_reg[1]_3 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [5]),
        .Q(\SRL_SIG_reg[1]_3 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [6]),
        .Q(\SRL_SIG_reg[1]_3 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [7]),
        .Q(\SRL_SIG_reg[1]_3 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [8]),
        .Q(\SRL_SIG_reg[1]_3 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [9]),
        .Q(\SRL_SIG_reg[1]_3 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_shiftReg_34
   (in,
    Q,
    shiftReg_ce,
    D,
    ap_clk);
  output [31:0]in;
  input [1:0]Q;
  input shiftReg_ce;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_8 ;
  wire [31:0]\SRL_SIG_reg[1]_9 ;
  wire ap_clk;
  wire [31:0]in;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_8 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_8 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_8 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_8 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_8 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_8 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_8 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_8 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_8 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_8 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_8 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_8 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_8 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_8 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_8 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_8 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_8 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_8 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_8 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_8 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_8 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_8 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_8 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_8 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_8 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_8 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_8 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_8 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_8 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_8 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_8 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_8 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [0]),
        .Q(\SRL_SIG_reg[1]_9 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [10]),
        .Q(\SRL_SIG_reg[1]_9 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [11]),
        .Q(\SRL_SIG_reg[1]_9 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [12]),
        .Q(\SRL_SIG_reg[1]_9 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [13]),
        .Q(\SRL_SIG_reg[1]_9 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [14]),
        .Q(\SRL_SIG_reg[1]_9 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [15]),
        .Q(\SRL_SIG_reg[1]_9 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [16]),
        .Q(\SRL_SIG_reg[1]_9 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [17]),
        .Q(\SRL_SIG_reg[1]_9 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [18]),
        .Q(\SRL_SIG_reg[1]_9 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [19]),
        .Q(\SRL_SIG_reg[1]_9 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [1]),
        .Q(\SRL_SIG_reg[1]_9 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [20]),
        .Q(\SRL_SIG_reg[1]_9 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [21]),
        .Q(\SRL_SIG_reg[1]_9 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [22]),
        .Q(\SRL_SIG_reg[1]_9 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [23]),
        .Q(\SRL_SIG_reg[1]_9 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [24]),
        .Q(\SRL_SIG_reg[1]_9 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [25]),
        .Q(\SRL_SIG_reg[1]_9 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [26]),
        .Q(\SRL_SIG_reg[1]_9 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [27]),
        .Q(\SRL_SIG_reg[1]_9 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [28]),
        .Q(\SRL_SIG_reg[1]_9 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [29]),
        .Q(\SRL_SIG_reg[1]_9 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [2]),
        .Q(\SRL_SIG_reg[1]_9 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [30]),
        .Q(\SRL_SIG_reg[1]_9 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [31]),
        .Q(\SRL_SIG_reg[1]_9 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [3]),
        .Q(\SRL_SIG_reg[1]_9 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [4]),
        .Q(\SRL_SIG_reg[1]_9 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [5]),
        .Q(\SRL_SIG_reg[1]_9 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [6]),
        .Q(\SRL_SIG_reg[1]_9 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [7]),
        .Q(\SRL_SIG_reg[1]_9 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [8]),
        .Q(\SRL_SIG_reg[1]_9 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [9]),
        .Q(\SRL_SIG_reg[1]_9 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [15]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][16]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [16]),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][17]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [17]),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][18]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [18]),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][19]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [19]),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][20]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [20]),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][21]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [21]),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][22]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [22]),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][23]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [23]),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][24]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [24]),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][25]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [25]),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][26]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [26]),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][27]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [27]),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][28]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [28]),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][29]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [29]),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][30]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [30]),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][31]_srl4_i_1__4 
       (.I0(\SRL_SIG_reg[0]_8 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [31]),
        .O(in[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_13__0
       (.I0(\SRL_SIG_reg[0]_8 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_14__0
       (.I0(\SRL_SIG_reg[0]_8 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [9]),
        .O(in[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_15__0
       (.I0(\SRL_SIG_reg[0]_8 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_16__0
       (.I0(\SRL_SIG_reg[0]_8 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_17__0
       (.I0(\SRL_SIG_reg[0]_8 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_18__0
       (.I0(\SRL_SIG_reg[0]_8 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_19__0
       (.I0(\SRL_SIG_reg[0]_8 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_20__0
       (.I0(\SRL_SIG_reg[0]_8 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_21__0
       (.I0(\SRL_SIG_reg[0]_8 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_22__0
       (.I0(\SRL_SIG_reg[0]_8 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_23__0
       (.I0(\SRL_SIG_reg[0]_8 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [0]),
        .O(in[0]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_shiftReg_35
   (D,
    Q,
    shiftReg_ce,
    p_read1,
    ap_clk);
  output [31:0]D;
  input [1:0]Q;
  input shiftReg_ce;
  input [31:0]p_read1;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_4 ;
  wire [31:0]\SRL_SIG_reg[1]_5 ;
  wire ap_clk;
  wire [31:0]p_read1;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__8 
       (.I0(\SRL_SIG_reg[0]_4 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__8 
       (.I0(\SRL_SIG_reg[0]_4 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][13]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][14]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][15]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][16]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][17]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][18]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][19]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__8 
       (.I0(\SRL_SIG_reg[0]_4 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][20]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][21]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][22]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][23]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][24]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][25]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][26]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][27]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][28]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][29]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__8 
       (.I0(\SRL_SIG_reg[0]_4 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][30]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][31]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [31]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__8 
       (.I0(\SRL_SIG_reg[0]_4 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__8 
       (.I0(\SRL_SIG_reg[0]_4 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__8 
       (.I0(\SRL_SIG_reg[0]_4 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__8 
       (.I0(\SRL_SIG_reg[0]_4 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__10 
       (.I0(\SRL_SIG_reg[0]_4 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__8 
       (.I0(\SRL_SIG_reg[0]_4 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__8 
       (.I0(\SRL_SIG_reg[0]_4 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[0]),
        .Q(\SRL_SIG_reg[0]_4 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[10]),
        .Q(\SRL_SIG_reg[0]_4 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[11]),
        .Q(\SRL_SIG_reg[0]_4 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[12]),
        .Q(\SRL_SIG_reg[0]_4 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[13]),
        .Q(\SRL_SIG_reg[0]_4 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[14]),
        .Q(\SRL_SIG_reg[0]_4 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[15]),
        .Q(\SRL_SIG_reg[0]_4 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[16]),
        .Q(\SRL_SIG_reg[0]_4 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[17]),
        .Q(\SRL_SIG_reg[0]_4 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[18]),
        .Q(\SRL_SIG_reg[0]_4 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[19]),
        .Q(\SRL_SIG_reg[0]_4 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[1]),
        .Q(\SRL_SIG_reg[0]_4 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[20]),
        .Q(\SRL_SIG_reg[0]_4 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[21]),
        .Q(\SRL_SIG_reg[0]_4 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[22]),
        .Q(\SRL_SIG_reg[0]_4 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[23]),
        .Q(\SRL_SIG_reg[0]_4 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[24]),
        .Q(\SRL_SIG_reg[0]_4 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[25]),
        .Q(\SRL_SIG_reg[0]_4 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[26]),
        .Q(\SRL_SIG_reg[0]_4 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[27]),
        .Q(\SRL_SIG_reg[0]_4 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[28]),
        .Q(\SRL_SIG_reg[0]_4 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[29]),
        .Q(\SRL_SIG_reg[0]_4 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[2]),
        .Q(\SRL_SIG_reg[0]_4 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[30]),
        .Q(\SRL_SIG_reg[0]_4 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[31]),
        .Q(\SRL_SIG_reg[0]_4 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[3]),
        .Q(\SRL_SIG_reg[0]_4 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[4]),
        .Q(\SRL_SIG_reg[0]_4 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[5]),
        .Q(\SRL_SIG_reg[0]_4 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[6]),
        .Q(\SRL_SIG_reg[0]_4 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[7]),
        .Q(\SRL_SIG_reg[0]_4 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[8]),
        .Q(\SRL_SIG_reg[0]_4 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(p_read1[9]),
        .Q(\SRL_SIG_reg[0]_4 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [0]),
        .Q(\SRL_SIG_reg[1]_5 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [10]),
        .Q(\SRL_SIG_reg[1]_5 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [11]),
        .Q(\SRL_SIG_reg[1]_5 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [12]),
        .Q(\SRL_SIG_reg[1]_5 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [13]),
        .Q(\SRL_SIG_reg[1]_5 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [14]),
        .Q(\SRL_SIG_reg[1]_5 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [15]),
        .Q(\SRL_SIG_reg[1]_5 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [16]),
        .Q(\SRL_SIG_reg[1]_5 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [17]),
        .Q(\SRL_SIG_reg[1]_5 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [18]),
        .Q(\SRL_SIG_reg[1]_5 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [19]),
        .Q(\SRL_SIG_reg[1]_5 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [1]),
        .Q(\SRL_SIG_reg[1]_5 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [20]),
        .Q(\SRL_SIG_reg[1]_5 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [21]),
        .Q(\SRL_SIG_reg[1]_5 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [22]),
        .Q(\SRL_SIG_reg[1]_5 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [23]),
        .Q(\SRL_SIG_reg[1]_5 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [24]),
        .Q(\SRL_SIG_reg[1]_5 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [25]),
        .Q(\SRL_SIG_reg[1]_5 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [26]),
        .Q(\SRL_SIG_reg[1]_5 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [27]),
        .Q(\SRL_SIG_reg[1]_5 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [28]),
        .Q(\SRL_SIG_reg[1]_5 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [29]),
        .Q(\SRL_SIG_reg[1]_5 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [2]),
        .Q(\SRL_SIG_reg[1]_5 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [30]),
        .Q(\SRL_SIG_reg[1]_5 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [31]),
        .Q(\SRL_SIG_reg[1]_5 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [3]),
        .Q(\SRL_SIG_reg[1]_5 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [4]),
        .Q(\SRL_SIG_reg[1]_5 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [5]),
        .Q(\SRL_SIG_reg[1]_5 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [6]),
        .Q(\SRL_SIG_reg[1]_5 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [7]),
        .Q(\SRL_SIG_reg[1]_5 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [8]),
        .Q(\SRL_SIG_reg[1]_5 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [9]),
        .Q(\SRL_SIG_reg[1]_5 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_shiftReg_63
   (in,
    Q,
    shiftReg_ce_0,
    D,
    ap_clk);
  output [31:0]in;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_6 ;
  wire [31:0]\SRL_SIG_reg[1]_7 ;
  wire ap_clk;
  wire [31:0]in;
  wire shiftReg_ce_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_6 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_6 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_6 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_6 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_6 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_6 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_6 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_6 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_6 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_6 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_6 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_6 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_6 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_6 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_6 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_6 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_6 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_6 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_6 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_6 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_6 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_6 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_6 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_6 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_6 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_6 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_6 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_6 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_6 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_6 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_6 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_6 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [0]),
        .Q(\SRL_SIG_reg[1]_7 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [10]),
        .Q(\SRL_SIG_reg[1]_7 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [11]),
        .Q(\SRL_SIG_reg[1]_7 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [12]),
        .Q(\SRL_SIG_reg[1]_7 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [13]),
        .Q(\SRL_SIG_reg[1]_7 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [14]),
        .Q(\SRL_SIG_reg[1]_7 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [15]),
        .Q(\SRL_SIG_reg[1]_7 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [16]),
        .Q(\SRL_SIG_reg[1]_7 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [17]),
        .Q(\SRL_SIG_reg[1]_7 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [18]),
        .Q(\SRL_SIG_reg[1]_7 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [19]),
        .Q(\SRL_SIG_reg[1]_7 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [1]),
        .Q(\SRL_SIG_reg[1]_7 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [20]),
        .Q(\SRL_SIG_reg[1]_7 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [21]),
        .Q(\SRL_SIG_reg[1]_7 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [22]),
        .Q(\SRL_SIG_reg[1]_7 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [23]),
        .Q(\SRL_SIG_reg[1]_7 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [24]),
        .Q(\SRL_SIG_reg[1]_7 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [25]),
        .Q(\SRL_SIG_reg[1]_7 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [26]),
        .Q(\SRL_SIG_reg[1]_7 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [27]),
        .Q(\SRL_SIG_reg[1]_7 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [28]),
        .Q(\SRL_SIG_reg[1]_7 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [29]),
        .Q(\SRL_SIG_reg[1]_7 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [2]),
        .Q(\SRL_SIG_reg[1]_7 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [30]),
        .Q(\SRL_SIG_reg[1]_7 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [31]),
        .Q(\SRL_SIG_reg[1]_7 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [3]),
        .Q(\SRL_SIG_reg[1]_7 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [4]),
        .Q(\SRL_SIG_reg[1]_7 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [5]),
        .Q(\SRL_SIG_reg[1]_7 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [6]),
        .Q(\SRL_SIG_reg[1]_7 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [7]),
        .Q(\SRL_SIG_reg[1]_7 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [8]),
        .Q(\SRL_SIG_reg[1]_7 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_6 [9]),
        .Q(\SRL_SIG_reg[1]_7 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [15]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][16]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [16]),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][17]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [17]),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][18]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [18]),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][19]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [19]),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][20]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [20]),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][21]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [21]),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][22]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [22]),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][23]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [23]),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][24]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [24]),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][25]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [25]),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][26]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [26]),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][27]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [27]),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][28]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [28]),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][29]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [29]),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][30]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [30]),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][31]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_6 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [31]),
        .O(in[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_10
       (.I0(\SRL_SIG_reg[0]_6 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_11
       (.I0(\SRL_SIG_reg[0]_6 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_12
       (.I0(\SRL_SIG_reg[0]_6 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_2
       (.I0(\SRL_SIG_reg[0]_6 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_3
       (.I0(\SRL_SIG_reg[0]_6 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [9]),
        .O(in[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_4
       (.I0(\SRL_SIG_reg[0]_6 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_5
       (.I0(\SRL_SIG_reg[0]_6 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_6
       (.I0(\SRL_SIG_reg[0]_6 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_7
       (.I0(\SRL_SIG_reg[0]_6 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_8
       (.I0(\SRL_SIG_reg[0]_6 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_9
       (.I0(\SRL_SIG_reg[0]_6 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_7 [3]),
        .O(in[3]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_shiftReg_64
   (D,
    Q,
    shiftReg_ce,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]D;
  input [1:0]Q;
  input shiftReg_ce;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_2 ;
  wire [31:0]\SRL_SIG_reg[1]_3 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][13]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][14]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][16]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][17]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][18]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][19]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][20]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][21]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][22]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][23]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][24]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][25]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][26]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][27]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][28]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][29]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][30]_i_1__1 
       (.I0(\SRL_SIG_reg[0]_2 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(\SRL_SIG_reg[0]_2 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [31]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_2 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__3 
       (.I0(\SRL_SIG_reg[0]_2 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_3 [9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_2 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_2 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_2 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_2 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_2 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_2 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_2 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_2 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_2 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_2 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_2 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_2 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_2 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_2 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_2 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_2 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_2 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_2 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_2 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_2 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_2 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_2 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_2 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_2 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_2 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [0]),
        .Q(\SRL_SIG_reg[1]_3 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [10]),
        .Q(\SRL_SIG_reg[1]_3 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [11]),
        .Q(\SRL_SIG_reg[1]_3 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [12]),
        .Q(\SRL_SIG_reg[1]_3 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [13]),
        .Q(\SRL_SIG_reg[1]_3 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [14]),
        .Q(\SRL_SIG_reg[1]_3 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [15]),
        .Q(\SRL_SIG_reg[1]_3 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [16]),
        .Q(\SRL_SIG_reg[1]_3 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [17]),
        .Q(\SRL_SIG_reg[1]_3 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [18]),
        .Q(\SRL_SIG_reg[1]_3 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [19]),
        .Q(\SRL_SIG_reg[1]_3 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [1]),
        .Q(\SRL_SIG_reg[1]_3 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [20]),
        .Q(\SRL_SIG_reg[1]_3 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [21]),
        .Q(\SRL_SIG_reg[1]_3 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [22]),
        .Q(\SRL_SIG_reg[1]_3 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [23]),
        .Q(\SRL_SIG_reg[1]_3 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [24]),
        .Q(\SRL_SIG_reg[1]_3 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [25]),
        .Q(\SRL_SIG_reg[1]_3 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [26]),
        .Q(\SRL_SIG_reg[1]_3 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [27]),
        .Q(\SRL_SIG_reg[1]_3 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [28]),
        .Q(\SRL_SIG_reg[1]_3 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [29]),
        .Q(\SRL_SIG_reg[1]_3 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [2]),
        .Q(\SRL_SIG_reg[1]_3 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [30]),
        .Q(\SRL_SIG_reg[1]_3 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [31]),
        .Q(\SRL_SIG_reg[1]_3 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [3]),
        .Q(\SRL_SIG_reg[1]_3 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [4]),
        .Q(\SRL_SIG_reg[1]_3 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [5]),
        .Q(\SRL_SIG_reg[1]_3 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [6]),
        .Q(\SRL_SIG_reg[1]_3 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [7]),
        .Q(\SRL_SIG_reg[1]_3 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [8]),
        .Q(\SRL_SIG_reg[1]_3 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_2 [9]),
        .Q(\SRL_SIG_reg[1]_3 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_shiftReg_71
   (in,
    Q,
    shiftReg_ce,
    D,
    ap_clk);
  output [31:0]in;
  input [1:0]Q;
  input shiftReg_ce;
  input [31:0]D;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0]_8 ;
  wire [31:0]\SRL_SIG_reg[1]_9 ;
  wire ap_clk;
  wire [31:0]in;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_8 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_8 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_8 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_8 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_8 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_8 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_8 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_8 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_8 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_8 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_8 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_8 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_8 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_8 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_8 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_8 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_8 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_8 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_8 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_8 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_8 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_8 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_8 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_8 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_8 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_8 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_8 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_8 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_8 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_8 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_8 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_8 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [0]),
        .Q(\SRL_SIG_reg[1]_9 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [10]),
        .Q(\SRL_SIG_reg[1]_9 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [11]),
        .Q(\SRL_SIG_reg[1]_9 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [12]),
        .Q(\SRL_SIG_reg[1]_9 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [13]),
        .Q(\SRL_SIG_reg[1]_9 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [14]),
        .Q(\SRL_SIG_reg[1]_9 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [15]),
        .Q(\SRL_SIG_reg[1]_9 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [16]),
        .Q(\SRL_SIG_reg[1]_9 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [17]),
        .Q(\SRL_SIG_reg[1]_9 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [18]),
        .Q(\SRL_SIG_reg[1]_9 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [19]),
        .Q(\SRL_SIG_reg[1]_9 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [1]),
        .Q(\SRL_SIG_reg[1]_9 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [20]),
        .Q(\SRL_SIG_reg[1]_9 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [21]),
        .Q(\SRL_SIG_reg[1]_9 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [22]),
        .Q(\SRL_SIG_reg[1]_9 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [23]),
        .Q(\SRL_SIG_reg[1]_9 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [24]),
        .Q(\SRL_SIG_reg[1]_9 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [25]),
        .Q(\SRL_SIG_reg[1]_9 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [26]),
        .Q(\SRL_SIG_reg[1]_9 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [27]),
        .Q(\SRL_SIG_reg[1]_9 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [28]),
        .Q(\SRL_SIG_reg[1]_9 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [29]),
        .Q(\SRL_SIG_reg[1]_9 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [2]),
        .Q(\SRL_SIG_reg[1]_9 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [30]),
        .Q(\SRL_SIG_reg[1]_9 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [31]),
        .Q(\SRL_SIG_reg[1]_9 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [3]),
        .Q(\SRL_SIG_reg[1]_9 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [4]),
        .Q(\SRL_SIG_reg[1]_9 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [5]),
        .Q(\SRL_SIG_reg[1]_9 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [6]),
        .Q(\SRL_SIG_reg[1]_9 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [7]),
        .Q(\SRL_SIG_reg[1]_9 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [8]),
        .Q(\SRL_SIG_reg[1]_9 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_8 [9]),
        .Q(\SRL_SIG_reg[1]_9 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [15]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][16]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [16]),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][17]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [17]),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][18]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [18]),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][19]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [19]),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][20]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [20]),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][21]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [21]),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][22]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [22]),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][23]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [23]),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][24]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [24]),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][25]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [25]),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][26]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [26]),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][27]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [27]),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][28]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [28]),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][29]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [29]),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][30]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [30]),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][31]_srl4_i_1__1 
       (.I0(\SRL_SIG_reg[0]_8 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [31]),
        .O(in[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_13
       (.I0(\SRL_SIG_reg[0]_8 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_14
       (.I0(\SRL_SIG_reg[0]_8 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [9]),
        .O(in[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_15
       (.I0(\SRL_SIG_reg[0]_8 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_16
       (.I0(\SRL_SIG_reg[0]_8 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_17
       (.I0(\SRL_SIG_reg[0]_8 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_18
       (.I0(\SRL_SIG_reg[0]_8 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_19
       (.I0(\SRL_SIG_reg[0]_8 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_20
       (.I0(\SRL_SIG_reg[0]_8 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_21
       (.I0(\SRL_SIG_reg[0]_8 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_22
       (.I0(\SRL_SIG_reg[0]_8 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_reg_i_23
       (.I0(\SRL_SIG_reg[0]_8 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_9 [0]),
        .O(in[0]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_shiftReg_72
   (D,
    Q,
    shiftReg_ce,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]D;
  input [1:0]Q;
  input shiftReg_ce;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_4 ;
  wire [31:0]\SRL_SIG_reg[1]_5 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][0]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][10]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [10]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [11]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [12]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][13]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [13]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][14]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [14]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][15]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [15]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][16]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [16]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][17]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [17]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][18]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [18]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][19]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [19]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][1]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][20]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [20]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][21]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [21]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][22]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [22]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][23]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [23]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][24]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [24]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][25]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [25]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][26]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [26]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][27]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [27]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][28]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [28]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][29]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [29]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][2]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [2]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][30]_i_1__2 
       (.I0(\SRL_SIG_reg[0]_4 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [30]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_4 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [31]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][3]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][4]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][5]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][6]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(\SRL_SIG_reg[0]_4 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [7]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][8]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [8]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][9]_i_1__4 
       (.I0(\SRL_SIG_reg[0]_4 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_5 [9]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_4 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_4 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_4 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_4 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_4 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_4 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_4 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_4 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_4 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_4 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_4 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_4 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_4 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_4 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_4 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_4 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_4 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_4 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_4 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_4 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_4 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_4 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_4 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_4 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_4 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_4 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_4 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_4 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_4 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_4 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_4 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_4 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [0]),
        .Q(\SRL_SIG_reg[1]_5 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [10]),
        .Q(\SRL_SIG_reg[1]_5 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [11]),
        .Q(\SRL_SIG_reg[1]_5 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [12]),
        .Q(\SRL_SIG_reg[1]_5 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [13]),
        .Q(\SRL_SIG_reg[1]_5 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [14]),
        .Q(\SRL_SIG_reg[1]_5 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [15]),
        .Q(\SRL_SIG_reg[1]_5 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [16]),
        .Q(\SRL_SIG_reg[1]_5 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [17]),
        .Q(\SRL_SIG_reg[1]_5 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [18]),
        .Q(\SRL_SIG_reg[1]_5 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [19]),
        .Q(\SRL_SIG_reg[1]_5 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [1]),
        .Q(\SRL_SIG_reg[1]_5 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [20]),
        .Q(\SRL_SIG_reg[1]_5 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [21]),
        .Q(\SRL_SIG_reg[1]_5 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [22]),
        .Q(\SRL_SIG_reg[1]_5 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [23]),
        .Q(\SRL_SIG_reg[1]_5 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [24]),
        .Q(\SRL_SIG_reg[1]_5 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [25]),
        .Q(\SRL_SIG_reg[1]_5 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [26]),
        .Q(\SRL_SIG_reg[1]_5 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [27]),
        .Q(\SRL_SIG_reg[1]_5 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [28]),
        .Q(\SRL_SIG_reg[1]_5 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [29]),
        .Q(\SRL_SIG_reg[1]_5 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [2]),
        .Q(\SRL_SIG_reg[1]_5 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [30]),
        .Q(\SRL_SIG_reg[1]_5 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [31]),
        .Q(\SRL_SIG_reg[1]_5 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [3]),
        .Q(\SRL_SIG_reg[1]_5 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [4]),
        .Q(\SRL_SIG_reg[1]_5 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [5]),
        .Q(\SRL_SIG_reg[1]_5 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [6]),
        .Q(\SRL_SIG_reg[1]_5 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [7]),
        .Q(\SRL_SIG_reg[1]_5 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [8]),
        .Q(\SRL_SIG_reg[1]_5 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_4 [9]),
        .Q(\SRL_SIG_reg[1]_5 [9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x
   (cols_c_i_full_n,
    cols_c_i_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_0,
    E,
    ap_rst_n_inv,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][31] );
  output cols_c_i_full_n;
  output cols_c_i_empty_n;
  output [31:0]D;
  input ap_clk;
  input ap_rst_n;
  input [0:0]internal_full_n_reg_0;
  input [0:0]E;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[1]_0 ;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [31:0]D;
  wire [0:0]E;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c_i_empty_n;
  wire cols_c_i_full_n;
  wire internal_empty_n_i_1__38_n_0;
  wire internal_full_n_i_1__38_n_0;
  wire [0:0]internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__27_n_0 ;
  wire \mOutPtr[1]_i_2__9_n_0 ;
  wire [0:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x_shiftReg_18 U_arithm_accel_fifo_w32_d2_S_x_ram
       (.D(D),
        .E(E),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__38
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(internal_full_n_reg_0),
        .I3(E),
        .I4(cols_c_i_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__38_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__38_n_0),
        .Q(cols_c_i_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__38
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(cols_c_i_full_n),
        .I3(ap_rst_n),
        .I4(internal_full_n_reg_0),
        .I5(E),
        .O(internal_full_n_i_1__38_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__38_n_0),
        .Q(cols_c_i_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__27 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair708" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_2__9 
       (.I0(E),
        .I1(internal_full_n_reg_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[0]_i_1__27_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[1]_0 ),
        .D(\mOutPtr[1]_i_2__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x0
   (cols_c11_full_n,
    cols_c11_empty_n,
    Q,
    \SRL_SIG_reg[0][31] ,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][31]_0 );
  output cols_c11_full_n;
  output cols_c11_empty_n;
  output [1:0]Q;
  output [20:0]\SRL_SIG_reg[0][31] ;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [20:0]\SRL_SIG_reg[0][31]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [20:0]\SRL_SIG_reg[0][31] ;
  wire [20:0]\SRL_SIG_reg[0][31]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c11_empty_n;
  wire cols_c11_full_n;
  wire internal_empty_n_i_1__33_n_0;
  wire internal_full_n_i_1__33_n_0;
  wire \mOutPtr[0]_i_1__28_n_0 ;
  wire \mOutPtr[1]_i_2__7_n_0 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x0_shiftReg_15 U_arithm_accel_fifo_w32_d2_S_x0_ram
       (.Q(Q),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][31]_1 (\SRL_SIG_reg[0][31]_0 ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__33
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(shiftReg_ce_0),
        .I3(shiftReg_ce),
        .I4(cols_c11_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__33_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__33_n_0),
        .Q(cols_c11_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__33
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(cols_c11_full_n),
        .I3(shiftReg_ce),
        .I4(shiftReg_ce_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__33_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__33_n_0),
        .Q(cols_c11_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__28 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair718" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_2__7 
       (.I0(shiftReg_ce_0),
        .I1(shiftReg_ce),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\mOutPtr[1]_i_2__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__28_n_0 ),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__7_n_0 ),
        .Q(Q[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_x0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x0_11
   (rows_c10_full_n,
    rows_c10_empty_n,
    Q,
    \SRL_SIG_reg[0][31] ,
    grp_Mat2Axi_fu_60_ap_start_reg_reg,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    cols_c11_full_n,
    rows_c_full_n,
    dout_c_full_n,
    cols_c_full_n,
    grp_Mat2Axi_fu_60_ap_start_reg,
    start_for_Mat2AxiStream_U0_full_n,
    start_for_addrbound_U0_full_n,
    start_once_reg,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][31]_0 );
  output rows_c10_full_n;
  output rows_c10_empty_n;
  output [1:0]Q;
  output [20:0]\SRL_SIG_reg[0][31] ;
  output grp_Mat2Axi_fu_60_ap_start_reg_reg;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input cols_c11_full_n;
  input rows_c_full_n;
  input dout_c_full_n;
  input cols_c_full_n;
  input grp_Mat2Axi_fu_60_ap_start_reg;
  input start_for_Mat2AxiStream_U0_full_n;
  input start_for_addrbound_U0_full_n;
  input start_once_reg;
  input ap_rst_n_inv;
  input [0:0]E;
  input [20:0]\SRL_SIG_reg[0][31]_0 ;

  wire [0:0]E;
  wire [1:0]Q;
  wire [20:0]\SRL_SIG_reg[0][31] ;
  wire [20:0]\SRL_SIG_reg[0][31]_0 ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c11_full_n;
  wire cols_c_full_n;
  wire dout_c_full_n;
  wire grp_Mat2Axi_fu_60_ap_start_reg;
  wire grp_Mat2Axi_fu_60_ap_start_reg_reg;
  wire internal_empty_n_i_1__32_n_0;
  wire internal_full_n_i_1__32_n_0;
  wire \mOutPtr[0]_i_1__30_n_0 ;
  wire \mOutPtr[1]_i_1__26_n_0 ;
  wire rows_c10_empty_n;
  wire rows_c10_full_n;
  wire rows_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_Mat2AxiStream_U0_full_n;
  wire start_for_addrbound_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_2_n_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x0_shiftReg U_arithm_accel_fifo_w32_d2_S_x0_ram
       (.Q(Q),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[0][31]_1 (\SRL_SIG_reg[0][31]_0 ),
        .ap_clk(ap_clk),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__32
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(rows_c10_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__32_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__32_n_0),
        .Q(rows_c10_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__32
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(rows_c10_full_n),
        .I3(shiftReg_ce_0),
        .I4(shiftReg_ce),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__32_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__32_n_0),
        .Q(rows_c10_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__30 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair722" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_1__26 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\mOutPtr[1]_i_1__26_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__30_n_0 ),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__26_n_0 ),
        .Q(Q[1]),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBBBB8000)) 
    start_once_reg_i_1__7
       (.I0(start_once_reg_i_2_n_0),
        .I1(grp_Mat2Axi_fu_60_ap_start_reg),
        .I2(start_for_Mat2AxiStream_U0_full_n),
        .I3(start_for_addrbound_U0_full_n),
        .I4(start_once_reg),
        .O(grp_Mat2Axi_fu_60_ap_start_reg_reg));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    start_once_reg_i_2
       (.I0(rows_c10_full_n),
        .I1(cols_c11_full_n),
        .I2(rows_c_full_n),
        .I3(dout_c_full_n),
        .I4(cols_c_full_n),
        .O(start_once_reg_i_2_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x0_shiftReg
   (\SRL_SIG_reg[0][31]_0 ,
    Q,
    shiftReg_ce_0,
    \SRL_SIG_reg[0][31]_1 ,
    ap_clk);
  output [20:0]\SRL_SIG_reg[0][31]_0 ;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [20:0]\SRL_SIG_reg[0][31]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire [20:0]\SRL_SIG_reg[0][31]_0 ;
  wire [20:0]\SRL_SIG_reg[0][31]_1 ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire ap_clk;
  wire shiftReg_ce_0;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][13]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][14]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][15]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][16]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][17]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][18]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][19]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][20]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][21]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][22]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][23]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][24]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][25]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][26]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][27]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][28]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][29]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][30]_i_1__6 
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][31]_i_1__4 
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][31] ),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [11]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [12]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [13]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [14]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [15]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [16]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [17]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [18]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [19]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][31]_1 [20]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_x0_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x0_shiftReg_15
   (\SRL_SIG_reg[0][31]_0 ,
    Q,
    shiftReg_ce,
    \SRL_SIG_reg[0][31]_1 ,
    ap_clk);
  output [20:0]\SRL_SIG_reg[0][31]_0 ;
  input [1:0]Q;
  input shiftReg_ce;
  input [20:0]\SRL_SIG_reg[0][31]_1 ;
  input ap_clk;

  wire [1:0]Q;
  wire [20:0]\SRL_SIG_reg[0][31]_0 ;
  wire [20:0]\SRL_SIG_reg[0][31]_1 ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][11]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(\SRL_SIG_reg[0][31]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][12]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(\SRL_SIG_reg[0][31]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][13]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(\SRL_SIG_reg[0][31]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][14]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(\SRL_SIG_reg[0][31]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][15]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(\SRL_SIG_reg[0][31]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][16]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(\SRL_SIG_reg[0][31]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][17]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(\SRL_SIG_reg[0][31]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][18]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(\SRL_SIG_reg[0][31]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][19]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(\SRL_SIG_reg[0][31]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][20]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(\SRL_SIG_reg[0][31]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][21]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(\SRL_SIG_reg[0][31]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][22]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(\SRL_SIG_reg[0][31]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][23]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(\SRL_SIG_reg[0][31]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][24]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(\SRL_SIG_reg[0][31]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][25]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(\SRL_SIG_reg[0][31]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][26]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(\SRL_SIG_reg[0][31]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][27]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(\SRL_SIG_reg[0][31]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][28]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(\SRL_SIG_reg[0][31]_0 [17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][29]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(\SRL_SIG_reg[0][31]_0 [18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][30]_i_1__5 
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(\SRL_SIG_reg[0][31]_0 [19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG[0][31]_i_2__1 
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][31] ),
        .O(\SRL_SIG_reg[0][31]_0 [20]));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [11]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [12]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [13]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [14]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [15]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [16]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [17]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [18]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [19]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_1 [20]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1
   (imgInput1_cols_c12_full_n,
    imgInput1_cols_c12_empty_n,
    \SRL_SIG_reg[1][15] ,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    absdiff_0_32_32_1_U0_p_src1_cols_read,
    \SRL_SIG_reg[1][0] ,
    imgInput1_rows_c11_empty_n,
    Q,
    absdiff_0_32_32_1_U0_ap_start,
    ap_rst_n_inv,
    D);
  output imgInput1_cols_c12_full_n;
  output imgInput1_cols_c12_empty_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input absdiff_0_32_32_1_U0_p_src1_cols_read;
  input \SRL_SIG_reg[1][0] ;
  input imgInput1_rows_c11_empty_n;
  input [0:0]Q;
  input absdiff_0_32_32_1_U0_ap_start;
  input ap_rst_n_inv;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]Q;
  wire \SRL_SIG_reg[1][0] ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire absdiff_0_32_32_1_U0_ap_start;
  wire absdiff_0_32_32_1_U0_p_src1_cols_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgInput1_cols_c12_empty_n;
  wire imgInput1_cols_c12_full_n;
  wire imgInput1_rows_c11_empty_n;
  wire internal_empty_n_i_1__50_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__50_n_0;
  wire internal_full_n_i_2__25_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__41_n_0 ;
  wire \mOutPtr[1]_i_1__37_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_shiftReg_27 U_arithm_accel_fifo_w32_d2_S_x1_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (imgInput1_cols_c12_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .\image_width_reg_187_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\image_width_reg_187_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__50
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(imgInput1_cols_c12_empty_n),
        .I3(absdiff_0_32_32_1_U0_p_src1_cols_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__50_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__50_n_0),
        .Q(imgInput1_cols_c12_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__50
       (.I0(internal_full_n_i_2__25_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(imgInput1_cols_c12_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__50_n_0));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__25
       (.I0(imgInput1_cols_c12_empty_n),
        .I1(absdiff_0_32_32_1_U0_ap_start),
        .I2(Q),
        .I3(imgInput1_rows_c11_empty_n),
        .I4(imgInput1_cols_c12_full_n),
        .I5(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_i_2__25_n_0));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__11
       (.I0(imgInput1_rows_c11_empty_n),
        .I1(Q),
        .I2(absdiff_0_32_32_1_U0_ap_start),
        .I3(imgInput1_cols_c12_empty_n),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(imgInput1_cols_c12_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__50_n_0),
        .Q(imgInput1_cols_c12_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__41 
       (.I0(imgInput1_cols_c12_empty_n),
        .I1(absdiff_0_32_32_1_U0_p_src1_cols_read),
        .I2(imgInput1_cols_c12_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__41_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__37 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(imgInput1_cols_c12_full_n),
        .I3(absdiff_0_32_32_1_U0_p_src1_cols_read),
        .I4(imgInput1_cols_c12_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__37_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__41_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__37_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_x1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_0
   (imgInput1_cols_c_empty_n,
    imgInput1_cols_c_full_n,
    \SRL_SIG_reg[1][31] ,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[1][0] ,
    ap_rst_n_inv,
    ap_clk,
    width,
    ap_rst_n,
    internal_empty_n_reg_0);
  output imgInput1_cols_c_empty_n;
  output imgInput1_cols_c_full_n;
  output [31:0]\SRL_SIG_reg[1][31] ;
  input \mOutPtr_reg[0]_0 ;
  input \SRL_SIG_reg[1][0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]width;
  input ap_rst_n;
  input internal_empty_n_reg_0;

  wire \SRL_SIG_reg[1][0] ;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgInput1_cols_c_empty_n;
  wire imgInput1_cols_c_full_n;
  wire internal_empty_n_i_1__43_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__43_n_0;
  wire internal_full_n_i_2__16_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__34_n_0 ;
  wire \mOutPtr[1]_i_1__30_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [31:0]width;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_shiftReg_26 U_arithm_accel_fifo_w32_d2_S_x1_ram
       (.\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[1][0]_0 (imgInput1_cols_c_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk),
        .width(width));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__43
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(imgInput1_cols_c_empty_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__43_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__43_n_0),
        .Q(imgInput1_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__43
       (.I0(internal_full_n_i_2__16_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(imgInput1_cols_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__16
       (.I0(imgInput1_cols_c_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(imgInput1_cols_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_i_2__16_n_0));
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3__4
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(imgInput1_cols_c_empty_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(imgInput1_cols_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__43_n_0),
        .Q(imgInput1_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair668" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1__34 
       (.I0(imgInput1_cols_c_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(imgInput1_cols_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__34_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__30 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(imgInput1_cols_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(imgInput1_cols_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__30_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__34_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__30_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_x1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_1
   (imgInput1_rows_c11_full_n,
    imgInput1_rows_c11_empty_n,
    \SRL_SIG_reg[1][15] ,
    ap_clk,
    ap_rst_n,
    internal_empty_n_reg_0,
    absdiff_0_32_32_1_U0_p_src1_cols_read,
    \SRL_SIG_reg[1][0] ,
    imgInput1_cols_c12_empty_n,
    Q,
    absdiff_0_32_32_1_U0_ap_start,
    ap_rst_n_inv,
    D);
  output imgInput1_rows_c11_full_n;
  output imgInput1_rows_c11_empty_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input ap_clk;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input absdiff_0_32_32_1_U0_p_src1_cols_read;
  input \SRL_SIG_reg[1][0] ;
  input imgInput1_cols_c12_empty_n;
  input [0:0]Q;
  input absdiff_0_32_32_1_U0_ap_start;
  input ap_rst_n_inv;
  input [15:0]D;

  wire [15:0]D;
  wire [0:0]Q;
  wire \SRL_SIG_reg[1][0] ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire absdiff_0_32_32_1_U0_ap_start;
  wire absdiff_0_32_32_1_U0_p_src1_cols_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgInput1_cols_c12_empty_n;
  wire imgInput1_rows_c11_empty_n;
  wire imgInput1_rows_c11_full_n;
  wire internal_empty_n_i_1__49_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__49_n_0;
  wire internal_full_n_i_2__24_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__40_n_0 ;
  wire \mOutPtr[1]_i_1__36_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_shiftReg_24 U_arithm_accel_fifo_w32_d2_S_x1_ram
       (.D(D),
        .\SRL_SIG_reg[1][0]_0 (imgInput1_rows_c11_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .\image_height_reg_192_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\image_height_reg_192_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__49
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(imgInput1_rows_c11_empty_n),
        .I3(absdiff_0_32_32_1_U0_p_src1_cols_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__49_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__49_n_0),
        .Q(imgInput1_rows_c11_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__49
       (.I0(internal_full_n_i_2__24_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(imgInput1_rows_c11_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__49_n_0));
  LUT6 #(
    .INIT(64'h7FFF000000000000)) 
    internal_full_n_i_2__24
       (.I0(imgInput1_rows_c11_empty_n),
        .I1(absdiff_0_32_32_1_U0_ap_start),
        .I2(Q),
        .I3(imgInput1_cols_c12_empty_n),
        .I4(imgInput1_rows_c11_full_n),
        .I5(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_i_2__24_n_0));
  LUT6 #(
    .INIT(64'h0000800080008000)) 
    internal_full_n_i_3__10
       (.I0(imgInput1_cols_c12_empty_n),
        .I1(Q),
        .I2(absdiff_0_32_32_1_U0_ap_start),
        .I3(imgInput1_rows_c11_empty_n),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(imgInput1_rows_c11_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__49_n_0),
        .Q(imgInput1_rows_c11_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__40 
       (.I0(imgInput1_rows_c11_empty_n),
        .I1(absdiff_0_32_32_1_U0_p_src1_cols_read),
        .I2(imgInput1_rows_c11_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__40_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__36 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(imgInput1_rows_c11_full_n),
        .I3(absdiff_0_32_32_1_U0_p_src1_cols_read),
        .I4(imgInput1_rows_c11_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__36_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__40_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__36_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_x1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_2
   (imgInput1_rows_c_empty_n,
    imgInput1_rows_c_full_n,
    \SRL_SIG_reg[1][31] ,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[1][0] ,
    ap_rst_n_inv,
    ap_clk,
    height,
    ap_rst_n,
    internal_empty_n_reg_0);
  output imgInput1_rows_c_empty_n;
  output imgInput1_rows_c_full_n;
  output [31:0]\SRL_SIG_reg[1][31] ;
  input \mOutPtr_reg[0]_0 ;
  input \SRL_SIG_reg[1][0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]height;
  input ap_rst_n;
  input internal_empty_n_reg_0;

  wire \SRL_SIG_reg[1][0] ;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]height;
  wire imgInput1_rows_c_empty_n;
  wire imgInput1_rows_c_full_n;
  wire internal_empty_n_i_1__42_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__42_n_0;
  wire internal_full_n_i_2__15_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__33_n_0 ;
  wire \mOutPtr[1]_i_1__29_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_shiftReg_23 U_arithm_accel_fifo_w32_d2_S_x1_ram
       (.\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[1][0]_0 (imgInput1_rows_c_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk),
        .height(height));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__42
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(imgInput1_rows_c_empty_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__42_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__42_n_0),
        .Q(imgInput1_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__42
       (.I0(internal_full_n_i_2__15_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(imgInput1_rows_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__15
       (.I0(imgInput1_rows_c_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(imgInput1_rows_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_i_2__15_n_0));
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3__3
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(imgInput1_rows_c_empty_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(imgInput1_rows_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__42_n_0),
        .Q(imgInput1_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair670" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1__33 
       (.I0(imgInput1_rows_c_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(imgInput1_rows_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__33_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__29 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(imgInput1_rows_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(imgInput1_rows_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__29_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__33_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__29_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_x1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_3
   (ap_sync_channel_write_imgInput2_cols_channel0,
    imgInput2_cols_channel_full_n,
    imgInput2_cols_channel_empty_n,
    p_read1,
    ap_sync_reg_channel_write_imgInput2_cols_channel,
    Block_split1_proc22_U0_ap_done,
    Array2xfMat_8_0_32_32_1_U0_ap_ready,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output ap_sync_channel_write_imgInput2_cols_channel0;
  output imgInput2_cols_channel_full_n;
  output imgInput2_cols_channel_empty_n;
  output [31:0]p_read1;
  input ap_sync_reg_channel_write_imgInput2_cols_channel;
  input Block_split1_proc22_U0_ap_done;
  input Array2xfMat_8_0_32_32_1_U0_ap_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]if_din;
  input ap_rst_n;

  wire Array2xfMat_8_0_32_32_1_U0_ap_ready;
  wire Block_split1_proc22_U0_ap_done;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_imgInput2_cols_channel0;
  wire ap_sync_reg_channel_write_imgInput2_cols_channel;
  wire [31:0]if_din;
  wire imgInput2_cols_channel_empty_n;
  wire imgInput2_cols_channel_full_n;
  wire internal_empty_n_i_1__47_n_0;
  wire internal_full_n_i_1__47_n_0;
  wire internal_full_n_i_2__21_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__38_n_0 ;
  wire \mOutPtr[1]_i_1__34_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [31:0]p_read1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_shiftReg_22 U_arithm_accel_fifo_w32_d2_S_x1_ram
       (.Block_split1_proc22_U0_ap_done(Block_split1_proc22_U0_ap_done),
        .E(ap_sync_channel_write_imgInput2_cols_channel0),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .ap_clk(ap_clk),
        .ap_sync_reg_channel_write_imgInput2_cols_channel(ap_sync_reg_channel_write_imgInput2_cols_channel),
        .if_din(if_din),
        .imgInput2_cols_channel_full_n(imgInput2_cols_channel_full_n),
        .p_read1(p_read1));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__47
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_imgInput2_cols_channel0),
        .I2(imgInput2_cols_channel_empty_n),
        .I3(Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__47_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__47_n_0),
        .Q(imgInput2_cols_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__47
       (.I0(internal_full_n_i_2__21_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(imgInput2_cols_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__47_n_0));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'h70)) 
    internal_full_n_i_2__21
       (.I0(imgInput2_cols_channel_empty_n),
        .I1(Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .I2(ap_sync_channel_write_imgInput2_cols_channel0),
        .O(internal_full_n_i_2__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair672" *) 
  LUT3 #(
    .INIT(8'h08)) 
    internal_full_n_i_3__8
       (.I0(Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .I1(imgInput2_cols_channel_empty_n),
        .I2(ap_sync_channel_write_imgInput2_cols_channel0),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__47_n_0),
        .Q(imgInput2_cols_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__38 
       (.I0(imgInput2_cols_channel_empty_n),
        .I1(Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .I2(ap_sync_channel_write_imgInput2_cols_channel0),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair671" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__34 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_sync_channel_write_imgInput2_cols_channel0),
        .I2(Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .I3(imgInput2_cols_channel_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__34_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__38_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__34_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_x1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_5
   (Block_split1_proc22_U0_ap_continue,
    imgInput2_rows_channel_full_n,
    imgInput2_rows_channel_empty_n,
    p_read,
    \SRL_SIG_reg[1][0] ,
    ap_sync_reg_channel_write_imgInput2_cols_channel,
    ap_sync_channel_write_imgInput2_cols_channel0,
    Block_split1_proc22_U0_ap_done,
    Array2xfMat_8_0_32_32_1_U0_ap_ready,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output Block_split1_proc22_U0_ap_continue;
  output imgInput2_rows_channel_full_n;
  output imgInput2_rows_channel_empty_n;
  output [31:0]p_read;
  input \SRL_SIG_reg[1][0] ;
  input ap_sync_reg_channel_write_imgInput2_cols_channel;
  input ap_sync_channel_write_imgInput2_cols_channel0;
  input Block_split1_proc22_U0_ap_done;
  input Array2xfMat_8_0_32_32_1_U0_ap_ready;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]if_din;
  input ap_rst_n;

  wire Array2xfMat_8_0_32_32_1_U0_ap_ready;
  wire Block_split1_proc22_U0_ap_continue;
  wire Block_split1_proc22_U0_ap_done;
  wire \SRL_SIG_reg[1][0] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_imgInput2_cols_channel0;
  wire ap_sync_channel_write_imgInput2_rows_channel0;
  wire ap_sync_reg_channel_write_imgInput2_cols_channel;
  wire [31:0]if_din;
  wire imgInput2_rows_channel_empty_n;
  wire imgInput2_rows_channel_full_n;
  wire internal_empty_n_i_1__46_n_0;
  wire internal_full_n_i_1__46_n_0;
  wire internal_full_n_i_2__20_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__37_n_0 ;
  wire \mOutPtr[1]_i_1__33_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [31:0]p_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_shiftReg U_arithm_accel_fifo_w32_d2_S_x1_ram
       (.Block_split1_proc22_U0_ap_done(Block_split1_proc22_U0_ap_done),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .ap_sync_channel_write_imgInput2_rows_channel0(ap_sync_channel_write_imgInput2_rows_channel0),
        .if_din(if_din),
        .imgInput2_rows_channel_full_n(imgInput2_rows_channel_full_n),
        .p_read(p_read));
  LUT4 #(
    .INIT(16'hEEE0)) 
    ap_done_reg_i_3
       (.I0(\SRL_SIG_reg[1][0] ),
        .I1(ap_sync_channel_write_imgInput2_rows_channel0),
        .I2(ap_sync_reg_channel_write_imgInput2_cols_channel),
        .I3(ap_sync_channel_write_imgInput2_cols_channel0),
        .O(Block_split1_proc22_U0_ap_continue));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A888A8)) 
    internal_empty_n_i_1__46
       (.I0(ap_rst_n),
        .I1(ap_sync_channel_write_imgInput2_rows_channel0),
        .I2(imgInput2_rows_channel_empty_n),
        .I3(Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__46_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__46_n_0),
        .Q(imgInput2_rows_channel_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__46
       (.I0(internal_full_n_i_2__20_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(imgInput2_rows_channel_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__46_n_0));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'h70)) 
    internal_full_n_i_2__20
       (.I0(imgInput2_rows_channel_empty_n),
        .I1(Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .I2(ap_sync_channel_write_imgInput2_rows_channel0),
        .O(internal_full_n_i_2__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair675" *) 
  LUT3 #(
    .INIT(8'h08)) 
    internal_full_n_i_3__7
       (.I0(Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .I1(imgInput2_rows_channel_empty_n),
        .I2(ap_sync_channel_write_imgInput2_rows_channel0),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__46_n_0),
        .Q(imgInput2_rows_channel_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__37 
       (.I0(imgInput2_rows_channel_empty_n),
        .I1(Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .I2(ap_sync_channel_write_imgInput2_rows_channel0),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair674" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__33 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_sync_channel_write_imgInput2_rows_channel0),
        .I2(Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .I3(imgInput2_rows_channel_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__33_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__37_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__33_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_shiftReg
   (ap_sync_channel_write_imgInput2_rows_channel0,
    p_read,
    imgInput2_rows_channel_full_n,
    \SRL_SIG_reg[1][0]_0 ,
    Block_split1_proc22_U0_ap_done,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    if_din,
    ap_clk);
  output ap_sync_channel_write_imgInput2_rows_channel0;
  output [31:0]p_read;
  input imgInput2_rows_channel_full_n;
  input \SRL_SIG_reg[1][0]_0 ;
  input Block_split1_proc22_U0_ap_done;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [31:0]if_din;
  input ap_clk;

  wire Block_split1_proc22_U0_ap_done;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_sync_channel_write_imgInput2_rows_channel0;
  wire [31:0]if_din;
  wire imgInput2_rows_channel_full_n;
  wire [31:0]p_read;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__14 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__13 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][16]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][17]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][18]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][19]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__15 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][20]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][21]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][22]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][23]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][24]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][25]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][26]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][27]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][28]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][29]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__15 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][30]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][31]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[31]));
  LUT3 #(
    .INIT(8'h20)) 
    \SRL_SIG[0][31]_i_1__9 
       (.I0(imgInput2_rows_channel_full_n),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .I2(Block_split1_proc22_U0_ap_done),
        .O(ap_sync_channel_write_imgInput2_rows_channel0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__16 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__15 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__15 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__15 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__16 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__13 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__13 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(ap_sync_channel_write_imgInput2_rows_channel0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_x1_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_shiftReg_22
   (E,
    p_read1,
    imgInput2_cols_channel_full_n,
    ap_sync_reg_channel_write_imgInput2_cols_channel,
    Block_split1_proc22_U0_ap_done,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    if_din,
    ap_clk);
  output [0:0]E;
  output [31:0]p_read1;
  input imgInput2_cols_channel_full_n;
  input ap_sync_reg_channel_write_imgInput2_cols_channel;
  input Block_split1_proc22_U0_ap_done;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [31:0]if_din;
  input ap_clk;

  wire Block_split1_proc22_U0_ap_done;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_sync_reg_channel_write_imgInput2_cols_channel;
  wire [31:0]if_din;
  wire imgInput2_cols_channel_full_n;
  wire [31:0]p_read1;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__15 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__14 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][16]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][17]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][18]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][19]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__16 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][20]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][21]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][22]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][23]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][24]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][25]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][26]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][27]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][28]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][29]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__16 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][30]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[30]));
  LUT3 #(
    .INIT(8'h20)) 
    \SRL_SIG[0][31]_i_1__10 
       (.I0(imgInput2_cols_channel_full_n),
        .I1(ap_sync_reg_channel_write_imgInput2_cols_channel),
        .I2(Block_split1_proc22_U0_ap_done),
        .O(E));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][31]_i_1__8 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__17 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__16 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__16 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__16 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__17 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__14 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__14 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(p_read1[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_x1_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_shiftReg_23
   (\SRL_SIG_reg[1][31]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    height,
    ap_clk);
  output [31:0]\SRL_SIG_reg[1][31]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [31:0]height;
  input ap_clk;

  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [31:0]height;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][31]_i_1__5 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(height[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_rows_read_reg_101[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_x1_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_shiftReg_24
   (\SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \image_height_reg_192_reg[0] ,
    \image_height_reg_192_reg[0]_0 ,
    D,
    ap_clk);
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input \image_height_reg_192_reg[0] ;
  input \image_height_reg_192_reg[0]_0 ;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \image_height_reg_192_reg[0] ;
  wire \image_height_reg_192_reg[0]_0 ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__9 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_height_reg_192[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\image_height_reg_192_reg[0] ),
        .I3(\image_height_reg_192_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_height_reg_192[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\image_height_reg_192_reg[0] ),
        .I3(\image_height_reg_192_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_height_reg_192[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\image_height_reg_192_reg[0] ),
        .I3(\image_height_reg_192_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_height_reg_192[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\image_height_reg_192_reg[0] ),
        .I3(\image_height_reg_192_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_height_reg_192[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\image_height_reg_192_reg[0] ),
        .I3(\image_height_reg_192_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_height_reg_192[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\image_height_reg_192_reg[0] ),
        .I3(\image_height_reg_192_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_height_reg_192[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\image_height_reg_192_reg[0] ),
        .I3(\image_height_reg_192_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_height_reg_192[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\image_height_reg_192_reg[0] ),
        .I3(\image_height_reg_192_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_height_reg_192[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\image_height_reg_192_reg[0] ),
        .I3(\image_height_reg_192_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_height_reg_192[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\image_height_reg_192_reg[0] ),
        .I3(\image_height_reg_192_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_height_reg_192[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\image_height_reg_192_reg[0] ),
        .I3(\image_height_reg_192_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_height_reg_192[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\image_height_reg_192_reg[0] ),
        .I3(\image_height_reg_192_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_height_reg_192[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\image_height_reg_192_reg[0] ),
        .I3(\image_height_reg_192_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_height_reg_192[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\image_height_reg_192_reg[0] ),
        .I3(\image_height_reg_192_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_height_reg_192[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\image_height_reg_192_reg[0] ),
        .I3(\image_height_reg_192_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_height_reg_192[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\image_height_reg_192_reg[0] ),
        .I3(\image_height_reg_192_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_x1_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_shiftReg_26
   (\SRL_SIG_reg[1][31]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    width,
    ap_clk);
  output [31:0]\SRL_SIG_reg[1][31]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [31:0]width;
  input ap_clk;

  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;
  wire [31:0]width;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][31]_i_1__6 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(width[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \dstMat_cols_read_reg_106[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_x1_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x1_shiftReg_27
   (\SRL_SIG_reg[1][15]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \image_width_reg_187_reg[0] ,
    \image_width_reg_187_reg[0]_0 ,
    D,
    ap_clk);
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input \image_width_reg_187_reg[0] ;
  input \image_width_reg_187_reg[0]_0 ;
  input [15:0]D;
  input ap_clk;

  wire [15:0]D;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \image_width_reg_187_reg[0] ;
  wire \image_width_reg_187_reg[0]_0 ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][15]_i_1__10 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_width_reg_187[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\image_width_reg_187_reg[0] ),
        .I3(\image_width_reg_187_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_width_reg_187[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\image_width_reg_187_reg[0] ),
        .I3(\image_width_reg_187_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_width_reg_187[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\image_width_reg_187_reg[0] ),
        .I3(\image_width_reg_187_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_width_reg_187[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\image_width_reg_187_reg[0] ),
        .I3(\image_width_reg_187_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_width_reg_187[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\image_width_reg_187_reg[0] ),
        .I3(\image_width_reg_187_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_width_reg_187[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\image_width_reg_187_reg[0] ),
        .I3(\image_width_reg_187_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_width_reg_187[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\image_width_reg_187_reg[0] ),
        .I3(\image_width_reg_187_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_width_reg_187[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\image_width_reg_187_reg[0] ),
        .I3(\image_width_reg_187_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_width_reg_187[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\image_width_reg_187_reg[0] ),
        .I3(\image_width_reg_187_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_width_reg_187[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\image_width_reg_187_reg[0] ),
        .I3(\image_width_reg_187_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_width_reg_187[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\image_width_reg_187_reg[0] ),
        .I3(\image_width_reg_187_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_width_reg_187[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\image_width_reg_187_reg[0] ),
        .I3(\image_width_reg_187_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_width_reg_187[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\image_width_reg_187_reg[0] ),
        .I3(\image_width_reg_187_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_width_reg_187[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\image_width_reg_187_reg[0] ),
        .I3(\image_width_reg_187_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_width_reg_187[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\image_width_reg_187_reg[0] ),
        .I3(\image_width_reg_187_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \image_width_reg_187[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\image_width_reg_187_reg[0] ),
        .I3(\image_width_reg_187_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x_17
   (rows_c_i_full_n,
    rows_c_i_empty_n,
    \SRL_SIG_reg[0][16] ,
    A,
    ap_clk,
    internal_empty_n_reg_0,
    E,
    ap_rst_n,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[0][31] );
  output rows_c_i_full_n;
  output rows_c_i_empty_n;
  output [16:0]\SRL_SIG_reg[0][16] ;
  output [14:0]A;
  input ap_clk;
  input [0:0]internal_empty_n_reg_0;
  input [0:0]E;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]\mOutPtr_reg[0]_0 ;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire [14:0]A;
  wire [0:0]E;
  wire [16:0]\SRL_SIG_reg[0][16] ;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__37_n_0;
  wire [0:0]internal_empty_n_reg_0;
  wire internal_full_n_i_1__37_n_0;
  wire \mOutPtr[0]_i_1__29_n_0 ;
  wire \mOutPtr[1]_i_1__28_n_0 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_c_i_empty_n;
  wire rows_c_i_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x_shiftReg U_arithm_accel_fifo_w32_d2_S_x_ram
       (.A(A),
        .E(E),
        .Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][16]_0 (\SRL_SIG_reg[0][16] ),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__37
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(internal_empty_n_reg_0),
        .I3(E),
        .I4(rows_c_i_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__37_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__37_n_0),
        .Q(rows_c_i_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0FFFFFFF0FF)) 
    internal_full_n_i_1__37
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(rows_c_i_full_n),
        .I3(ap_rst_n),
        .I4(internal_empty_n_reg_0),
        .I5(E),
        .O(internal_full_n_i_1__37_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__37_n_0),
        .Q(rows_c_i_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__29 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair710" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__28 
       (.I0(E),
        .I1(internal_empty_n_reg_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__28_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[0]_i_1__29_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[0]_0 ),
        .D(\mOutPtr[1]_i_1__28_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x_shiftReg
   (\SRL_SIG_reg[0][16]_0 ,
    A,
    Q,
    E,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [16:0]\SRL_SIG_reg[0][16]_0 ;
  output [14:0]A;
  input [1:0]Q;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [14:0]A;
  wire [0:0]E;
  wire [1:0]Q;
  wire [16:0]\SRL_SIG_reg[0][16]_0 ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(\SRL_SIG_reg[0][16]_0 [16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_10
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][16]_0 [7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_11
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][16]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_12
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][16]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_13
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][16]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_14
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][16]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_15
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][16]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_16
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][16]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_17
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][16]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(\SRL_SIG_reg[0][16]_0 [15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(\SRL_SIG_reg[0][16]_0 [14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(\SRL_SIG_reg[0][16]_0 [13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_5
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(\SRL_SIG_reg[0][16]_0 [12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_6
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(\SRL_SIG_reg[0][16]_0 [11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_7
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(\SRL_SIG_reg[0][16]_0 [10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_8
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(\SRL_SIG_reg[0][16]_0 [9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product__0_i_9
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(\SRL_SIG_reg[0][16]_0 [8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][31] ),
        .O(A[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_10
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(A[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_11
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(A[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_12
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(A[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_13
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(A[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_14
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(A[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_15
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(A[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(A[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(A[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(A[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_5
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(A[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_6
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(A[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_7
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(A[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_8
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(A[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_9
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(A[6]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d2_S_x_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d2_S_x_shiftReg_18
   (D,
    Q,
    E,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]D;
  input [1:0]Q;
  input [0:0]E;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][10] ;
  wire \SRL_SIG_reg_n_0_[0][11] ;
  wire \SRL_SIG_reg_n_0_[0][12] ;
  wire \SRL_SIG_reg_n_0_[0][13] ;
  wire \SRL_SIG_reg_n_0_[0][14] ;
  wire \SRL_SIG_reg_n_0_[0][15] ;
  wire \SRL_SIG_reg_n_0_[0][16] ;
  wire \SRL_SIG_reg_n_0_[0][17] ;
  wire \SRL_SIG_reg_n_0_[0][18] ;
  wire \SRL_SIG_reg_n_0_[0][19] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][20] ;
  wire \SRL_SIG_reg_n_0_[0][21] ;
  wire \SRL_SIG_reg_n_0_[0][22] ;
  wire \SRL_SIG_reg_n_0_[0][23] ;
  wire \SRL_SIG_reg_n_0_[0][24] ;
  wire \SRL_SIG_reg_n_0_[0][25] ;
  wire \SRL_SIG_reg_n_0_[0][26] ;
  wire \SRL_SIG_reg_n_0_[0][27] ;
  wire \SRL_SIG_reg_n_0_[0][28] ;
  wire \SRL_SIG_reg_n_0_[0][29] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][30] ;
  wire \SRL_SIG_reg_n_0_[0][31] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[0][8] ;
  wire \SRL_SIG_reg_n_0_[0][9] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][10] ;
  wire \SRL_SIG_reg_n_0_[1][11] ;
  wire \SRL_SIG_reg_n_0_[1][12] ;
  wire \SRL_SIG_reg_n_0_[1][13] ;
  wire \SRL_SIG_reg_n_0_[1][14] ;
  wire \SRL_SIG_reg_n_0_[1][15] ;
  wire \SRL_SIG_reg_n_0_[1][16] ;
  wire \SRL_SIG_reg_n_0_[1][17] ;
  wire \SRL_SIG_reg_n_0_[1][18] ;
  wire \SRL_SIG_reg_n_0_[1][19] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][20] ;
  wire \SRL_SIG_reg_n_0_[1][21] ;
  wire \SRL_SIG_reg_n_0_[1][22] ;
  wire \SRL_SIG_reg_n_0_[1][23] ;
  wire \SRL_SIG_reg_n_0_[1][24] ;
  wire \SRL_SIG_reg_n_0_[1][25] ;
  wire \SRL_SIG_reg_n_0_[1][26] ;
  wire \SRL_SIG_reg_n_0_[1][27] ;
  wire \SRL_SIG_reg_n_0_[1][28] ;
  wire \SRL_SIG_reg_n_0_[1][29] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][30] ;
  wire \SRL_SIG_reg_n_0_[1][31] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire \SRL_SIG_reg_n_0_[1][8] ;
  wire \SRL_SIG_reg_n_0_[1][9] ;
  wire ap_clk;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg_n_0_[0][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg_n_0_[0][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg_n_0_[0][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg_n_0_[0][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg_n_0_[0][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg_n_0_[0][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg_n_0_[0][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg_n_0_[0][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg_n_0_[0][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg_n_0_[0][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg_n_0_[0][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg_n_0_[0][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg_n_0_[0][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg_n_0_[0][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg_n_0_[0][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg_n_0_[0][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg_n_0_[0][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg_n_0_[0][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg_n_0_[0][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg_n_0_[0][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg_n_0_[0][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg_n_0_[0][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg_n_0_[0][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg_n_0_[0][9] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][10] ),
        .Q(\SRL_SIG_reg_n_0_[1][10] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][11] ),
        .Q(\SRL_SIG_reg_n_0_[1][11] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][12] ),
        .Q(\SRL_SIG_reg_n_0_[1][12] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][13] ),
        .Q(\SRL_SIG_reg_n_0_[1][13] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][14] ),
        .Q(\SRL_SIG_reg_n_0_[1][14] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][15] ),
        .Q(\SRL_SIG_reg_n_0_[1][15] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][16] ),
        .Q(\SRL_SIG_reg_n_0_[1][16] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][17] ),
        .Q(\SRL_SIG_reg_n_0_[1][17] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][18] ),
        .Q(\SRL_SIG_reg_n_0_[1][18] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][19] ),
        .Q(\SRL_SIG_reg_n_0_[1][19] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][20] ),
        .Q(\SRL_SIG_reg_n_0_[1][20] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][21] ),
        .Q(\SRL_SIG_reg_n_0_[1][21] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][22] ),
        .Q(\SRL_SIG_reg_n_0_[1][22] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][23] ),
        .Q(\SRL_SIG_reg_n_0_[1][23] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][24] ),
        .Q(\SRL_SIG_reg_n_0_[1][24] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][25] ),
        .Q(\SRL_SIG_reg_n_0_[1][25] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][26] ),
        .Q(\SRL_SIG_reg_n_0_[1][26] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][27] ),
        .Q(\SRL_SIG_reg_n_0_[1][27] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][28] ),
        .Q(\SRL_SIG_reg_n_0_[1][28] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][29] ),
        .Q(\SRL_SIG_reg_n_0_[1][29] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][30] ),
        .Q(\SRL_SIG_reg_n_0_[1][30] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][31] ),
        .Q(\SRL_SIG_reg_n_0_[1][31] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][8] ),
        .Q(\SRL_SIG_reg_n_0_[1][8] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg_n_0_[0][9] ),
        .Q(\SRL_SIG_reg_n_0_[1][9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_1
       (.I0(\SRL_SIG_reg_n_0_[0][31] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][31] ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_10
       (.I0(\SRL_SIG_reg_n_0_[0][22] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][22] ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_11
       (.I0(\SRL_SIG_reg_n_0_[0][21] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][21] ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_12
       (.I0(\SRL_SIG_reg_n_0_[0][20] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][20] ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_13
       (.I0(\SRL_SIG_reg_n_0_[0][19] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][19] ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_14
       (.I0(\SRL_SIG_reg_n_0_[0][18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][18] ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_15
       (.I0(\SRL_SIG_reg_n_0_[0][17] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][17] ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_2
       (.I0(\SRL_SIG_reg_n_0_[0][30] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][30] ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_3
       (.I0(\SRL_SIG_reg_n_0_[0][29] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][29] ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_4
       (.I0(\SRL_SIG_reg_n_0_[0][28] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][28] ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_5
       (.I0(\SRL_SIG_reg_n_0_[0][27] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][27] ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_6
       (.I0(\SRL_SIG_reg_n_0_[0][26] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][26] ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_7
       (.I0(\SRL_SIG_reg_n_0_[0][25] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][25] ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_8
       (.I0(\SRL_SIG_reg_n_0_[0][24] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][24] ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    p_reg_i_9
       (.I0(\SRL_SIG_reg_n_0_[0][23] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][23] ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_16
       (.I0(\SRL_SIG_reg_n_0_[0][16] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][16] ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_17
       (.I0(\SRL_SIG_reg_n_0_[0][15] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][15] ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_18
       (.I0(\SRL_SIG_reg_n_0_[0][14] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][14] ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_19
       (.I0(\SRL_SIG_reg_n_0_[0][13] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][13] ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_20
       (.I0(\SRL_SIG_reg_n_0_[0][12] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][12] ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_21
       (.I0(\SRL_SIG_reg_n_0_[0][11] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][11] ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_22
       (.I0(\SRL_SIG_reg_n_0_[0][10] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][10] ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_23
       (.I0(\SRL_SIG_reg_n_0_[0][9] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][9] ),
        .O(D[9]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_24
       (.I0(\SRL_SIG_reg_n_0_[0][8] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][8] ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_25
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_26
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_27
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_28
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_29
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_30
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_31
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    tmp_product_i_32
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(D[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S
   (cols_c14_full_n,
    cols_c14_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    AxiStream2MatStream_U0_last_blk_width_read,
    shiftReg_ce,
    in,
    ap_rst_n_inv,
    E);
  output cols_c14_full_n;
  output cols_c14_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input AxiStream2MatStream_U0_last_blk_width_read;
  input shiftReg_ce;
  input [31:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c14_empty_n;
  wire cols_c14_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__25_n_0;
  wire internal_empty_n_i_2__8_n_0;
  wire internal_full_n_i_1__24_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__20_n_0 ;
  wire \mOutPtr[1]_i_1__21_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_shiftReg_36 U_arithm_accel_fifo_w32_d4_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFDF0F0000000000)) 
    internal_empty_n_i_1__25
       (.I0(internal_empty_n_i_2__8_n_0),
        .I1(mOutPtr[2]),
        .I2(AxiStream2MatStream_U0_last_blk_width_read),
        .I3(shiftReg_ce),
        .I4(cols_c14_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_empty_n_i_2__8
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__25_n_0),
        .Q(cols_c14_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__24
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(cols_c14_full_n),
        .I3(ap_rst_n),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__24_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_0),
        .Q(cols_c14_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__20 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__21 
       (.I0(shiftReg_ce),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h6AA96A6A)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(shiftReg_ce),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__20_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__21_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_30
   (rows_c13_full_n,
    rows_c13_empty_n,
    out,
    ap_clk,
    AxiStream2MatStream_U0_last_blk_width_read,
    shiftReg_ce,
    ap_rst_n,
    in,
    ap_rst_n_inv,
    E);
  output rows_c13_full_n;
  output rows_c13_empty_n;
  output [31:0]out;
  input ap_clk;
  input AxiStream2MatStream_U0_last_blk_width_read;
  input shiftReg_ce;
  input ap_rst_n;
  input [31:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__24_n_0;
  wire internal_empty_n_i_2__7_n_0;
  wire internal_full_n_i_1__25_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__19_n_0 ;
  wire \mOutPtr[1]_i_1__22_n_0 ;
  wire \mOutPtr[2]_i_2__0_n_0 ;
  wire [31:0]out;
  wire rows_c13_empty_n;
  wire rows_c13_full_n;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_shiftReg U_arithm_accel_fifo_w32_d4_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFDF0F0000000000)) 
    internal_empty_n_i_1__24
       (.I0(internal_empty_n_i_2__7_n_0),
        .I1(mOutPtr[2]),
        .I2(AxiStream2MatStream_U0_last_blk_width_read),
        .I3(shiftReg_ce),
        .I4(rows_c13_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_empty_n_i_2__7
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_0),
        .Q(rows_c13_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__25
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(rows_c13_full_n),
        .I3(ap_rst_n),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__25_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__25_n_0),
        .Q(rows_c13_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__19 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__22 
       (.I0(shiftReg_ce),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'h6AA96A6A)) 
    \mOutPtr[2]_i_2__0 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(shiftReg_ce),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .O(\mOutPtr[2]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__19_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__22_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2__0_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_48
   (cols_c14_full_n,
    cols_c14_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    AxiStream2MatStream_U0_last_blk_width_read,
    shiftReg_ce,
    in,
    ap_rst_n_inv,
    E);
  output cols_c14_full_n;
  output cols_c14_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input AxiStream2MatStream_U0_last_blk_width_read;
  input shiftReg_ce;
  input [31:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c14_empty_n;
  wire cols_c14_full_n;
  wire [31:0]in;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_empty_n_i_2__3_n_0;
  wire internal_full_n_i_1__9_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire [31:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_shiftReg_73 U_arithm_accel_fifo_w32_d4_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFDF0F0000000000)) 
    internal_empty_n_i_1__10
       (.I0(internal_empty_n_i_2__3_n_0),
        .I1(mOutPtr[2]),
        .I2(AxiStream2MatStream_U0_last_blk_width_read),
        .I3(shiftReg_ce),
        .I4(cols_c14_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(cols_c14_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__9
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(cols_c14_full_n),
        .I3(ap_rst_n),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__9_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(cols_c14_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__9 
       (.I0(shiftReg_ce),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h6AA96A6A)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(shiftReg_ce),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_57
   (rows_c13_full_n,
    rows_c13_empty_n,
    out,
    ap_clk,
    AxiStream2MatStream_U0_last_blk_width_read,
    shiftReg_ce,
    ap_rst_n,
    in,
    ap_rst_n_inv,
    E);
  output rows_c13_full_n;
  output rows_c13_empty_n;
  output [31:0]out;
  input ap_clk;
  input AxiStream2MatStream_U0_last_blk_width_read;
  input shiftReg_ce;
  input ap_rst_n;
  input [31:0]in;
  input ap_rst_n_inv;
  input [0:0]E;

  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]in;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_empty_n_i_2__2_n_0;
  wire internal_full_n_i_1__10_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr[2]_i_2_n_0 ;
  wire [31:0]out;
  wire rows_c13_empty_n;
  wire rows_c13_full_n;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_shiftReg_65 U_arithm_accel_fifo_w32_d4_S_ram
       (.Q(mOutPtr),
        .ap_clk(ap_clk),
        .in(in),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hFFDF0F0000000000)) 
    internal_empty_n_i_1__9
       (.I0(internal_empty_n_i_2__2_n_0),
        .I1(mOutPtr[2]),
        .I2(AxiStream2MatStream_U0_last_blk_width_read),
        .I3(shiftReg_ce),
        .I4(rows_c13_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .O(internal_empty_n_i_2__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(rows_c13_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFD0FFFFFFF0FF)) 
    internal_full_n_i_1__10
       (.I0(shiftReg_addr),
        .I1(mOutPtr[0]),
        .I2(rows_c13_full_n),
        .I3(ap_rst_n),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .I5(shiftReg_ce),
        .O(internal_full_n_i_1__10_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(rows_c13_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__10 
       (.I0(shiftReg_ce),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'h6AA96A6A)) 
    \mOutPtr[2]_i_2 
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(shiftReg_ce),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .O(\mOutPtr[2]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_2_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [31:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__1 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d4_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_shiftReg_36
   (\mOutPtr_reg[1] ,
    out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [31:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__4 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d4_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_shiftReg_65
   (\mOutPtr_reg[1] ,
    out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [31:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/rows_c13_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d4_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_shiftReg_73
   (\mOutPtr_reg[1] ,
    out,
    Q,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [31:0]out;
  input [2:0]Q;
  input shiftReg_ce;
  input [31:0]in;
  input ap_clk;

  wire [2:0]Q;
  wire ap_clk;
  wire [31:0]in;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [31:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/cols_c14_U/U_arithm_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_x
   (imgOutput_cols_c_full_n,
    imgOutput_cols_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read,
    \mOutPtr_reg[0]_0 ,
    width,
    ap_rst_n_inv);
  output imgOutput_cols_c_full_n;
  output imgOutput_cols_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read;
  input \mOutPtr_reg[0]_0 ;
  input [31:0]width;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgOutput_cols_c_empty_n;
  wire imgOutput_cols_c_full_n;
  wire internal_empty_n_i_1__53_n_0;
  wire internal_full_n_i_1__53_n_0;
  wire internal_full_n_i_2__17_n_0;
  wire internal_full_n_i_3__16_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [31:0]out;
  wire [31:0]width;
  wire xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_x_shiftReg_20 U_arithm_accel_fifo_w32_d4_S_x_ram
       (.ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .out(out),
        .\srcMat_cols_read_reg_84_reg[0] (imgOutput_cols_c_full_n),
        .\srcMat_cols_read_reg_84_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .width(width));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__53
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(imgOutput_cols_c_empty_n),
        .I3(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__16_n_0),
        .O(internal_empty_n_i_1__53_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__53_n_0),
        .Q(imgOutput_cols_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__53
       (.I0(internal_full_n_i_2__17_n_0),
        .I1(internal_full_n_i_3__16_n_0),
        .I2(mOutPtr[1]),
        .I3(imgOutput_cols_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__53_n_0));
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__17
       (.I0(imgOutput_cols_c_empty_n),
        .I1(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .I2(imgOutput_cols_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__16
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_4
       (.I0(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .I1(imgOutput_cols_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(imgOutput_cols_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__53_n_0),
        .Q(imgOutput_cols_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair676" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(imgOutput_cols_c_empty_n),
        .I1(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .I2(imgOutput_cols_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(imgOutput_cols_c_full_n),
        .I3(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .I4(imgOutput_cols_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .I4(imgOutput_cols_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d4_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_x_7
   (imgOutput_rows_c_full_n,
    imgOutput_rows_c_empty_n,
    internal_full_n_reg_0,
    out,
    ap_clk,
    imgInput1_rows_c_full_n,
    img_in2_c_full_n,
    img_out_c_full_n,
    imgInput1_cols_c_full_n,
    img_in1_c_full_n,
    imgOutput_cols_c_full_n,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read,
    \mOutPtr_reg[0]_0 ,
    height,
    ap_rst_n_inv);
  output imgOutput_rows_c_full_n;
  output imgOutput_rows_c_empty_n;
  output internal_full_n_reg_0;
  output [31:0]out;
  input ap_clk;
  input imgInput1_rows_c_full_n;
  input img_in2_c_full_n;
  input img_out_c_full_n;
  input imgInput1_cols_c_full_n;
  input img_in1_c_full_n;
  input imgOutput_cols_c_full_n;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read;
  input \mOutPtr_reg[0]_0 ;
  input [31:0]height;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_done_reg_i_4_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]height;
  wire imgInput1_cols_c_full_n;
  wire imgInput1_rows_c_full_n;
  wire imgOutput_cols_c_full_n;
  wire imgOutput_rows_c_empty_n;
  wire imgOutput_rows_c_full_n;
  wire img_in1_c_full_n;
  wire img_in2_c_full_n;
  wire img_out_c_full_n;
  wire internal_empty_n_i_1__54_n_0;
  wire internal_full_n_i_1__54_n_0;
  wire internal_full_n_i_2__18_n_0;
  wire internal_full_n_i_3__15_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [31:0]out;
  wire xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_x_shiftReg U_arithm_accel_fifo_w32_d4_S_x_ram
       (.ap_clk(ap_clk),
        .height(height),
        .mOutPtr(mOutPtr),
        .out(out),
        .\srcMat_rows_read_reg_79_reg[0] (imgOutput_rows_c_full_n),
        .\srcMat_rows_read_reg_79_reg[0]_0 (\mOutPtr_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hBFFF)) 
    ap_done_reg_i_2
       (.I0(ap_done_reg_i_4_n_0),
        .I1(imgInput1_rows_c_full_n),
        .I2(img_in2_c_full_n),
        .I3(img_out_c_full_n),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    ap_done_reg_i_4
       (.I0(imgOutput_rows_c_full_n),
        .I1(imgInput1_cols_c_full_n),
        .I2(img_in1_c_full_n),
        .I3(imgOutput_cols_c_full_n),
        .O(ap_done_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__54
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(imgOutput_rows_c_empty_n),
        .I3(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__15_n_0),
        .O(internal_empty_n_i_1__54_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__54_n_0),
        .Q(imgOutput_rows_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__54
       (.I0(internal_full_n_i_2__18_n_0),
        .I1(internal_full_n_i_3__15_n_0),
        .I2(mOutPtr[1]),
        .I3(imgOutput_rows_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__54_n_0));
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__18
       (.I0(imgOutput_rows_c_empty_n),
        .I1(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .I2(imgOutput_rows_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__18_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__15
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_4__0
       (.I0(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .I1(imgOutput_rows_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(imgOutput_rows_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__54_n_0),
        .Q(imgOutput_rows_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair677" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(imgOutput_rows_c_empty_n),
        .I1(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .I2(imgOutput_rows_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(imgOutput_rows_c_full_n),
        .I3(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .I4(imgOutput_rows_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .I4(imgOutput_rows_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_x_shiftReg
   (out,
    \srcMat_rows_read_reg_79_reg[0] ,
    \srcMat_rows_read_reg_79_reg[0]_0 ,
    mOutPtr,
    height,
    ap_clk);
  output [31:0]out;
  input \srcMat_rows_read_reg_79_reg[0] ;
  input \srcMat_rows_read_reg_79_reg[0]_0 ;
  input [2:0]mOutPtr;
  input [31:0]height;
  input ap_clk;

  wire ap_clk;
  wire [31:0]height;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \srcMat_rows_read_reg_79_reg[0] ;
  wire \srcMat_rows_read_reg_79_reg[0]_0 ;

  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__7 
       (.I0(\srcMat_rows_read_reg_79_reg[0] ),
        .I1(\srcMat_rows_read_reg_79_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__6 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_rows_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(height[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w32_d4_S_x_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w32_d4_S_x_shiftReg_20
   (out,
    \srcMat_cols_read_reg_84_reg[0] ,
    \srcMat_cols_read_reg_84_reg[0]_0 ,
    mOutPtr,
    width,
    ap_clk);
  output [31:0]out;
  input \srcMat_cols_read_reg_84_reg[0] ;
  input \srcMat_cols_read_reg_84_reg[0]_0 ;
  input [2:0]mOutPtr;
  input [31:0]width;
  input ap_clk;

  wire ap_clk;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \srcMat_cols_read_reg_84_reg[0] ;
  wire \srcMat_cols_read_reg_84_reg[0]_0 ;
  wire [31:0]width;

  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__6 
       (.I0(\srcMat_cols_read_reg_84_reg[0] ),
        .I1(\srcMat_cols_read_reg_84_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__7 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__5 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\imgOutput_cols_c_U/U_arithm_accel_fifo_w32_d4_S_x_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(width[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w4_d2_S
   (\SRL_SIG_reg[0][3] ,
    last_blk_pxl_width14_U0_ap_continue,
    MatStream2AxiStream_U0_ap_start,
    internal_empty_n_reg_0,
    p_channel_dout,
    \SRL_SIG_reg[0][3]_0 ,
    ap_clk,
    shiftReg_ce,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    \mOutPtr_reg[0]_0 ,
    rows_c_i_empty_n,
    Q,
    cols_c_i_empty_n,
    E,
    ap_done_reg,
    ap_rst_n_inv);
  output \SRL_SIG_reg[0][3] ;
  output last_blk_pxl_width14_U0_ap_continue;
  output MatStream2AxiStream_U0_ap_start;
  output [0:0]internal_empty_n_reg_0;
  output [0:0]p_channel_dout;
  input \SRL_SIG_reg[0][3]_0 ;
  input ap_clk;
  input shiftReg_ce;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input \mOutPtr_reg[0]_0 ;
  input rows_c_i_empty_n;
  input [0:0]Q;
  input cols_c_i_empty_n;
  input [0:0]E;
  input ap_done_reg;
  input ap_rst_n_inv;

  wire [0:0]E;
  wire MatStream2AxiStream_U0_ap_start;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c_i_empty_n;
  wire internal_empty_n_i_1__36_n_0;
  wire [0:0]internal_empty_n_reg_0;
  wire internal_full_n_i_1__36_n_0;
  wire last_blk_pxl_width14_U0_ap_continue;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [0:0]p_channel_dout;
  wire rows_c_i_empty_n;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w4_d2_S_shiftReg U_arithm_accel_fifo_w4_d2_S_ram
       (.E(E),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][3]_1 (\SRL_SIG_reg[0][3]_0 ),
        .\SRL_SIG_reg[1][3]_0 (last_blk_pxl_width14_U0_ap_continue),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .\last_blk_width_read_reg_388_reg[3] (\mOutPtr_reg_n_0_[1] ),
        .\last_blk_width_read_reg_388_reg[3]_0 (\mOutPtr_reg_n_0_[0] ),
        .p_channel_dout(p_channel_dout));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(MatStream2AxiStream_U0_ap_start),
        .I1(rows_c_i_empty_n),
        .I2(Q),
        .I3(cols_c_i_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFFEFF0000000000)) 
    internal_empty_n_i_1__36
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(shiftReg_ce),
        .I4(MatStream2AxiStream_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__36_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__36_n_0),
        .Q(MatStream2AxiStream_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__36
       (.I0(last_blk_pxl_width14_U0_ap_continue),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(shiftReg_ce),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__36_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__36_n_0),
        .Q(last_blk_pxl_width14_U0_ap_continue),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2D2D2DDDD2D2D222)) 
    \mOutPtr[0]_i_1 
       (.I0(MatStream2AxiStream_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(last_blk_pxl_width14_U0_ap_continue),
        .I3(E),
        .I4(ap_done_reg),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEAA57FF0155A800)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(ap_done_reg),
        .I2(E),
        .I3(last_blk_pxl_width14_U0_ap_continue),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w4_d2_S_shiftReg
   (\SRL_SIG_reg[0][3]_0 ,
    p_channel_dout,
    \SRL_SIG_reg[0][3]_1 ,
    ap_clk,
    \last_blk_width_read_reg_388_reg[3] ,
    \last_blk_width_read_reg_388_reg[3]_0 ,
    \SRL_SIG_reg[1][3]_0 ,
    E,
    ap_done_reg);
  output \SRL_SIG_reg[0][3]_0 ;
  output [0:0]p_channel_dout;
  input \SRL_SIG_reg[0][3]_1 ;
  input ap_clk;
  input \last_blk_width_read_reg_388_reg[3] ;
  input \last_blk_width_read_reg_388_reg[3]_0 ;
  input \SRL_SIG_reg[1][3]_0 ;
  input [0:0]E;
  input ap_done_reg;

  wire [0:0]E;
  wire \SRL_SIG[1][3]_i_1_n_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][3]_1 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire ap_clk;
  wire ap_done_reg;
  wire \last_blk_width_read_reg_388_reg[3] ;
  wire \last_blk_width_read_reg_388_reg[3]_0 ;
  wire [0:0]p_channel_dout;

  LUT5 #(
    .INIT(32'hBBBF8880)) 
    \SRL_SIG[1][3]_i_1 
       (.I0(\SRL_SIG_reg[0][3]_0 ),
        .I1(\SRL_SIG_reg[1][3]_0 ),
        .I2(E),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG[1][3]_i_1_n_0 ));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][3]_1 ),
        .Q(\SRL_SIG_reg[0][3]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][3]_i_1_n_0 ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \last_blk_width_read_reg_388[3]_i_1 
       (.I0(\SRL_SIG_reg[0][3]_0 ),
        .I1(\last_blk_width_read_reg_388_reg[3] ),
        .I2(\last_blk_width_read_reg_388_reg[3]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(p_channel_dout));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w4_d6_S
   (last_blk_width_c_dout,
    last_blk_width_c_full_n,
    last_blk_width_c_empty_n,
    grp_Axi2Mat_fu_60_ap_ready,
    ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg,
    \ap_CS_fsm_reg[1] ,
    internal_full_n_reg_0,
    ap_clk,
    grp_Axi2Mat_fu_60_ap_start_reg,
    ap_rst_n,
    AxiStream2MatStream_U0_last_blk_width_read,
    grp_Axi2Mat_fu_60_ap_start_reg_reg,
    ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg_0,
    Q,
    grp_Axi2Mat_fu_60_ap_start_reg_reg_0,
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg,
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0,
    start_for_AxiStream2MatStream_U0_full_n,
    ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg_1,
    ap_sync_reg_Axi2AxiStream_U0_ap_ready,
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready,
    shiftReg_ce,
    internal_empty_n4_out,
    ap_rst_n_inv,
    E);
  output [0:0]last_blk_width_c_dout;
  output last_blk_width_c_full_n;
  output last_blk_width_c_empty_n;
  output grp_Axi2Mat_fu_60_ap_ready;
  output ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg;
  output \ap_CS_fsm_reg[1] ;
  output internal_full_n_reg_0;
  input ap_clk;
  input grp_Axi2Mat_fu_60_ap_start_reg;
  input ap_rst_n;
  input AxiStream2MatStream_U0_last_blk_width_read;
  input grp_Axi2Mat_fu_60_ap_start_reg_reg;
  input ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg_0;
  input [0:0]Q;
  input grp_Axi2Mat_fu_60_ap_start_reg_reg_0;
  input ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg;
  input ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0;
  input start_for_AxiStream2MatStream_U0_full_n;
  input [0:0]ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg_1;
  input ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  input ap_sync_reg_Axi2Mat_entry3_U0_ap_ready;
  input shiftReg_ce;
  input internal_empty_n4_out;
  input ap_rst_n_inv;
  input [0:0]E;

  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  wire ap_sync_reg_Axi2Mat_entry3_U0_ap_ready;
  wire ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg;
  wire ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg_0;
  wire [0:0]ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg_1;
  wire ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_i_2__0_n_0;
  wire ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg;
  wire ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0;
  wire grp_Axi2Mat_fu_60_ap_ready;
  wire grp_Axi2Mat_fu_60_ap_start_reg;
  wire grp_Axi2Mat_fu_60_ap_start_reg_reg;
  wire grp_Axi2Mat_fu_60_ap_start_reg_reg_0;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__23_n_0;
  wire internal_empty_n_i_2__6_n_0;
  wire internal_full_n_i_1__23_n_0;
  wire internal_full_n_i_2__6_n_0;
  wire internal_full_n_reg_0;
  wire [0:0]last_blk_width_c_dout;
  wire last_blk_width_c_empty_n;
  wire last_blk_width_c_full_n;
  wire \mOutPtr[0]_i_1__18_n_0 ;
  wire \mOutPtr[1]_i_1__20_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_2__2_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_AxiStream2MatStream_U0_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w4_d6_S_shiftReg U_arithm_accel_fifo_w4_d6_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .grp_Axi2Mat_fu_60_ap_start_reg(grp_Axi2Mat_fu_60_ap_start_reg),
        .last_blk_width_c_dout(last_blk_width_c_dout),
        .\last_blk_width_read_reg_754_reg[3] (last_blk_width_c_full_n),
        .\last_blk_width_read_reg_754_reg[3]_0 (ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg),
        .\last_blk_width_read_reg_754_reg[3]_1 (ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0),
        .shiftReg_ce_0(shiftReg_ce_0),
        .start_for_AxiStream2MatStream_U0_full_n(start_for_AxiStream2MatStream_U0_full_n));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_i_1
       (.I0(grp_Axi2Mat_fu_60_ap_start_reg_reg),
        .I1(grp_Axi2Mat_fu_60_ap_ready),
        .I2(ap_rst_n),
        .I3(ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg_0),
        .O(ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg));
  LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
    ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_i_2
       (.I0(shiftReg_ce_0),
        .I1(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg),
        .I2(ap_sync_reg_grp_Axi2Mat_fu_60_ap_ready_reg_1),
        .I3(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .I4(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .I5(shiftReg_ce),
        .O(grp_Axi2Mat_fu_60_ap_ready));
  LUT6 #(
    .INIT(64'h00000000ECECECCC)) 
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_i_1__0
       (.I0(last_blk_width_c_full_n),
        .I1(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg),
        .I2(grp_Axi2Mat_fu_60_ap_start_reg),
        .I3(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0),
        .I4(start_for_AxiStream2MatStream_U0_full_n),
        .I5(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_i_2__0_n_0),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_i_2__0
       (.I0(grp_Axi2Mat_fu_60_ap_start_reg),
        .I1(grp_Axi2Mat_fu_60_ap_ready),
        .I2(ap_rst_n),
        .O(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hFF33FF02)) 
    grp_Axi2Mat_fu_60_ap_start_reg_i_1
       (.I0(Q),
        .I1(grp_Axi2Mat_fu_60_ap_ready),
        .I2(grp_Axi2Mat_fu_60_ap_start_reg_reg),
        .I3(grp_Axi2Mat_fu_60_ap_start_reg_reg_0),
        .I4(grp_Axi2Mat_fu_60_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'hFDFDFD0000000000)) 
    internal_empty_n_i_1__23
       (.I0(internal_empty_n_i_2__6_n_0),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(internal_empty_n4_out),
        .I4(last_blk_width_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    internal_empty_n_i_2__6
       (.I0(shiftReg_ce_0),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_0),
        .Q(last_blk_width_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFFD5DD)) 
    internal_full_n_i_1__23
       (.I0(ap_rst_n),
        .I1(last_blk_width_c_full_n),
        .I2(internal_full_n_i_2__6_n_0),
        .I3(shiftReg_ce_0),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .O(internal_full_n_i_1__23_n_0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    internal_full_n_i_2__6
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n_i_2__6_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_0),
        .Q(last_blk_width_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__18 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__20 
       (.I0(shiftReg_ce_0),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr_reg[2]),
        .I1(shiftReg_ce_0),
        .I2(AxiStream2MatStream_U0_last_blk_width_read),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA6AAAAAA96AAA)) 
    \mOutPtr[3]_i_2__2 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .I5(shiftReg_ce_0),
        .O(\mOutPtr[3]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__18_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__20_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__2_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w4_d6_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w4_d6_S_54
   (last_blk_width_c_dout,
    last_blk_width_c_full_n,
    last_blk_width_c_empty_n,
    grp_Axi2Mat_fu_82_ap_ready,
    \ap_CS_fsm_reg[1] ,
    internal_full_n_reg_0,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg,
    ap_clk,
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0,
    ap_sync_reg_Axi2AxiStream_U0_ap_ready,
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready,
    shiftReg_ce,
    ap_rst_n,
    AxiStream2MatStream_U0_last_blk_width_read,
    internal_empty_n4_out,
    grp_Axi2Mat_fu_82_ap_start_reg,
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0,
    start_for_AxiStream2MatStream_U0_full_n,
    grp_Axi2Mat_fu_82_ap_start_reg_reg,
    Q,
    grp_Axi2Mat_fu_82_ap_start_reg_reg_0,
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_1,
    ap_rst_n_inv,
    E);
  output [0:0]last_blk_width_c_dout;
  output last_blk_width_c_full_n;
  output last_blk_width_c_empty_n;
  output grp_Axi2Mat_fu_82_ap_ready;
  output \ap_CS_fsm_reg[1] ;
  output internal_full_n_reg_0;
  output ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg;
  input ap_clk;
  input ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg;
  input [0:0]ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0;
  input ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  input ap_sync_reg_Axi2Mat_entry3_U0_ap_ready;
  input shiftReg_ce;
  input ap_rst_n;
  input AxiStream2MatStream_U0_last_blk_width_read;
  input internal_empty_n4_out;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0;
  input start_for_AxiStream2MatStream_U0_full_n;
  input grp_Axi2Mat_fu_82_ap_start_reg_reg;
  input [0:0]Q;
  input grp_Axi2Mat_fu_82_ap_start_reg_reg_0;
  input ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_1;
  input ap_rst_n_inv;
  input [0:0]E;

  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [0:0]E;
  wire [0:0]Q;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Axi2AxiStream_U0_ap_ready;
  wire ap_sync_reg_Axi2Mat_entry3_U0_ap_ready;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg;
  wire [0:0]ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0;
  wire ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_1;
  wire ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_i_2_n_0;
  wire ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg;
  wire ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0;
  wire grp_Axi2Mat_fu_82_ap_ready;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire grp_Axi2Mat_fu_82_ap_start_reg_reg;
  wire grp_Axi2Mat_fu_82_ap_start_reg_reg_0;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_empty_n_i_2__1_n_0;
  wire internal_full_n_i_1__8_n_0;
  wire internal_full_n_i_2__1_n_0;
  wire internal_full_n_reg_0;
  wire [0:0]last_blk_width_c_dout;
  wire last_blk_width_c_empty_n;
  wire last_blk_width_c_full_n;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_AxiStream2MatStream_U0_full_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w4_d6_S_shiftReg_68 U_arithm_accel_fifo_w4_d6_S_ram
       (.Q(mOutPtr_reg),
        .ap_clk(ap_clk),
        .grp_Axi2Mat_fu_82_ap_start_reg(grp_Axi2Mat_fu_82_ap_start_reg),
        .last_blk_width_c_dout(last_blk_width_c_dout),
        .\last_blk_width_read_reg_754_reg[3] (last_blk_width_c_full_n),
        .\last_blk_width_read_reg_754_reg[3]_0 (ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg),
        .\last_blk_width_read_reg_754_reg[3]_1 (ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0),
        .shiftReg_ce_0(shiftReg_ce_0),
        .start_for_AxiStream2MatStream_U0_full_n(start_for_AxiStream2MatStream_U0_full_n));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_i_1
       (.I0(grp_Axi2Mat_fu_82_ap_start_reg_reg_0),
        .I1(grp_Axi2Mat_fu_82_ap_ready),
        .I2(ap_rst_n),
        .I3(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_1),
        .O(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg));
  LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
    ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_i_2
       (.I0(shiftReg_ce_0),
        .I1(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg),
        .I2(ap_sync_reg_grp_Axi2Mat_fu_82_ap_ready_reg_0),
        .I3(ap_sync_reg_Axi2AxiStream_U0_ap_ready),
        .I4(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .I5(shiftReg_ce),
        .O(grp_Axi2Mat_fu_82_ap_ready));
  LUT6 #(
    .INIT(64'h00000000ECECECCC)) 
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_i_1
       (.I0(last_blk_width_c_full_n),
        .I1(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg_0),
        .I4(start_for_AxiStream2MatStream_U0_full_n),
        .I5(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_i_2_n_0),
        .O(internal_full_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_i_2
       (.I0(grp_Axi2Mat_fu_82_ap_start_reg),
        .I1(grp_Axi2Mat_fu_82_ap_ready),
        .I2(ap_rst_n),
        .O(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_i_2_n_0));
  LUT5 #(
    .INIT(32'hAFAFAAAE)) 
    grp_Axi2Mat_fu_82_ap_start_reg_i_1
       (.I0(grp_Axi2Mat_fu_82_ap_start_reg_reg),
        .I1(Q),
        .I2(grp_Axi2Mat_fu_82_ap_ready),
        .I3(grp_Axi2Mat_fu_82_ap_start_reg_reg_0),
        .I4(grp_Axi2Mat_fu_82_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'hFDFDFD0000000000)) 
    internal_empty_n_i_1__8
       (.I0(internal_empty_n_i_2__1_n_0),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(internal_empty_n4_out),
        .I4(last_blk_width_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    internal_empty_n_i_2__1
       (.I0(shiftReg_ce_0),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(last_blk_width_c_empty_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hDDFFD5DD)) 
    internal_full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(last_blk_width_c_full_n),
        .I2(internal_full_n_i_2__1_n_0),
        .I3(shiftReg_ce_0),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .O(internal_full_n_i_1__8_n_0));
  LUT4 #(
    .INIT(16'hFEFF)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[3]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n_i_2__1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(last_blk_width_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \mOutPtr[1]_i_1__8 
       (.I0(shiftReg_ce_0),
        .I1(AxiStream2MatStream_U0_last_blk_width_read),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'h65AAAA9A)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr_reg[2]),
        .I1(shiftReg_ce_0),
        .I2(AxiStream2MatStream_U0_last_blk_width_read),
        .I3(mOutPtr_reg[0]),
        .I4(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAA6AAAAAA96AAA)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(AxiStream2MatStream_U0_last_blk_width_read),
        .I5(shiftReg_ce_0),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w4_d6_S_shiftReg
   (last_blk_width_c_dout,
    shiftReg_ce_0,
    ap_clk,
    \last_blk_width_read_reg_754_reg[3] ,
    \last_blk_width_read_reg_754_reg[3]_0 ,
    grp_Axi2Mat_fu_60_ap_start_reg,
    \last_blk_width_read_reg_754_reg[3]_1 ,
    start_for_AxiStream2MatStream_U0_full_n,
    Q);
  output [0:0]last_blk_width_c_dout;
  output shiftReg_ce_0;
  input ap_clk;
  input \last_blk_width_read_reg_754_reg[3] ;
  input \last_blk_width_read_reg_754_reg[3]_0 ;
  input grp_Axi2Mat_fu_60_ap_start_reg;
  input \last_blk_width_read_reg_754_reg[3]_1 ;
  input start_for_AxiStream2MatStream_U0_full_n;
  input [3:0]Q;

  wire [3:0]Q;
  wire ap_clk;
  wire grp_Axi2Mat_fu_60_ap_start_reg;
  wire [0:0]last_blk_width_c_dout;
  wire \last_blk_width_read_reg_754_reg[3] ;
  wire \last_blk_width_read_reg_754_reg[3]_0 ;
  wire \last_blk_width_read_reg_754_reg[3]_1 ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce_0;
  wire start_for_AxiStream2MatStream_U0_full_n;

  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/last_blk_width_c_U/U_arithm_accel_fifo_w4_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/last_blk_width_c_U/U_arithm_accel_fifo_w4_d6_S_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(last_blk_width_c_dout));
  LUT5 #(
    .INIT(32'h20202000)) 
    \SRL_SIG_reg[5][3]_srl6_i_1__0 
       (.I0(\last_blk_width_read_reg_754_reg[3] ),
        .I1(\last_blk_width_read_reg_754_reg[3]_0 ),
        .I2(grp_Axi2Mat_fu_60_ap_start_reg),
        .I3(\last_blk_width_read_reg_754_reg[3]_1 ),
        .I4(start_for_AxiStream2MatStream_U0_full_n),
        .O(shiftReg_ce_0));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][3]_srl6_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][3]_srl6_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][3]_srl6_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w4_d6_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w4_d6_S_shiftReg_68
   (last_blk_width_c_dout,
    shiftReg_ce_0,
    ap_clk,
    \last_blk_width_read_reg_754_reg[3] ,
    \last_blk_width_read_reg_754_reg[3]_0 ,
    grp_Axi2Mat_fu_82_ap_start_reg,
    \last_blk_width_read_reg_754_reg[3]_1 ,
    start_for_AxiStream2MatStream_U0_full_n,
    Q);
  output [0:0]last_blk_width_c_dout;
  output shiftReg_ce_0;
  input ap_clk;
  input \last_blk_width_read_reg_754_reg[3] ;
  input \last_blk_width_read_reg_754_reg[3]_0 ;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input \last_blk_width_read_reg_754_reg[3]_1 ;
  input start_for_AxiStream2MatStream_U0_full_n;
  input [3:0]Q;

  wire [3:0]Q;
  wire ap_clk;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire [0:0]last_blk_width_c_dout;
  wire \last_blk_width_read_reg_754_reg[3] ;
  wire \last_blk_width_read_reg_754_reg[3]_0 ;
  wire \last_blk_width_read_reg_754_reg[3]_1 ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce_0;
  wire start_for_AxiStream2MatStream_U0_full_n;

  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/last_blk_width_c_U/U_arithm_accel_fifo_w4_d6_S_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/last_blk_width_c_U/U_arithm_accel_fifo_w4_d6_S_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce_0),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(last_blk_width_c_dout));
  LUT5 #(
    .INIT(32'h20202000)) 
    \SRL_SIG_reg[5][3]_srl6_i_1 
       (.I0(\last_blk_width_read_reg_754_reg[3] ),
        .I1(\last_blk_width_read_reg_754_reg[3]_0 ),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(\last_blk_width_read_reg_754_reg[3]_1 ),
        .I4(start_for_AxiStream2MatStream_U0_full_n),
        .O(shiftReg_ce_0));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][3]_srl6_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][3]_srl6_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][3]_srl6_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d2_S
   (din_c1_full_n,
    din_c1_empty_n,
    in,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][63] );
  output din_c1_full_n;
  output din_c1_empty_n;
  output [63:0]in;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [63:0]\SRL_SIG_reg[0][63] ;

  wire [0:0]E;
  wire [63:0]\SRL_SIG_reg[0][63] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire din_c1_empty_n;
  wire din_c1_full_n;
  wire [63:0]in;
  wire internal_empty_n_i_1__14_n_0;
  wire internal_full_n_i_1__14_n_0;
  wire \mOutPtr[0]_i_1__22_n_0 ;
  wire \mOutPtr[1]_i_2__2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d2_S_shiftReg U_arithm_accel_fifo_w64_d2_S_ram
       (.Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][63]_0 (\SRL_SIG_reg[0][63] ),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__14
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(din_c1_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__14_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_0),
        .Q(din_c1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1__14
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(din_c1_full_n),
        .I3(shiftReg_ce_0),
        .I4(shiftReg_ce),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__14_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_0),
        .Q(din_c1_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__22 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_2__2 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__22_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2__2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w64_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d2_S_51
   (din_c1_full_n,
    din_c1_empty_n,
    in,
    ap_clk,
    shiftReg_ce,
    shiftReg_ce_0,
    ap_rst_n,
    ap_rst_n_inv,
    E,
    \SRL_SIG_reg[0][63] );
  output din_c1_full_n;
  output din_c1_empty_n;
  output [63:0]in;
  input ap_clk;
  input shiftReg_ce;
  input shiftReg_ce_0;
  input ap_rst_n;
  input ap_rst_n_inv;
  input [0:0]E;
  input [63:0]\SRL_SIG_reg[0][63] ;

  wire [0:0]E;
  wire [63:0]\SRL_SIG_reg[0][63] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire din_c1_empty_n;
  wire din_c1_full_n;
  wire [63:0]in;
  wire internal_empty_n_i_1_n_0;
  wire internal_full_n_i_1_n_0;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_2_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d2_S_shiftReg_70 U_arithm_accel_fifo_w64_d2_S_ram
       (.Q({\mOutPtr_reg_n_0_[1] ,\mOutPtr_reg_n_0_[0] }),
        .\SRL_SIG_reg[0][63]_0 (\SRL_SIG_reg[0][63] ),
        .ap_clk(ap_clk),
        .in(in),
        .shiftReg_ce_0(shiftReg_ce_0));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce),
        .I3(shiftReg_ce_0),
        .I4(din_c1_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(din_c1_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0FFE0F0FFFFFFFF)) 
    internal_full_n_i_1
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(din_c1_full_n),
        .I3(shiftReg_ce_0),
        .I4(shiftReg_ce),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(din_c1_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h2DD2)) 
    \mOutPtr[1]_i_2 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_2_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d2_S_shiftReg
   (in,
    Q,
    shiftReg_ce_0,
    \SRL_SIG_reg[0][63]_0 ,
    ap_clk);
  output [63:0]in;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [63:0]\SRL_SIG_reg[0][63]_0 ;
  input ap_clk;

  wire [1:0]Q;
  wire [63:0]\SRL_SIG_reg[0][63]_0 ;
  wire [63:0]\SRL_SIG_reg[0]_0 ;
  wire [63:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [63:0]in;
  wire shiftReg_ce_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][32] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [32]),
        .Q(\SRL_SIG_reg[0]_0 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][33] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [33]),
        .Q(\SRL_SIG_reg[0]_0 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][34] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [34]),
        .Q(\SRL_SIG_reg[0]_0 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][35] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [35]),
        .Q(\SRL_SIG_reg[0]_0 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][36] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [36]),
        .Q(\SRL_SIG_reg[0]_0 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][37] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [37]),
        .Q(\SRL_SIG_reg[0]_0 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][38] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [38]),
        .Q(\SRL_SIG_reg[0]_0 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][39] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [39]),
        .Q(\SRL_SIG_reg[0]_0 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][40] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [40]),
        .Q(\SRL_SIG_reg[0]_0 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][41] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [41]),
        .Q(\SRL_SIG_reg[0]_0 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][42] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [42]),
        .Q(\SRL_SIG_reg[0]_0 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][43] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [43]),
        .Q(\SRL_SIG_reg[0]_0 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][44] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [44]),
        .Q(\SRL_SIG_reg[0]_0 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][45] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [45]),
        .Q(\SRL_SIG_reg[0]_0 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][46] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [46]),
        .Q(\SRL_SIG_reg[0]_0 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][47] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [47]),
        .Q(\SRL_SIG_reg[0]_0 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][48] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [48]),
        .Q(\SRL_SIG_reg[0]_0 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][49] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [49]),
        .Q(\SRL_SIG_reg[0]_0 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][50] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [50]),
        .Q(\SRL_SIG_reg[0]_0 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][51] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [51]),
        .Q(\SRL_SIG_reg[0]_0 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][52] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [52]),
        .Q(\SRL_SIG_reg[0]_0 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][53] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [53]),
        .Q(\SRL_SIG_reg[0]_0 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][54] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [54]),
        .Q(\SRL_SIG_reg[0]_0 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][55] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [55]),
        .Q(\SRL_SIG_reg[0]_0 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][56] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [56]),
        .Q(\SRL_SIG_reg[0]_0 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][57] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [57]),
        .Q(\SRL_SIG_reg[0]_0 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][58] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [58]),
        .Q(\SRL_SIG_reg[0]_0 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][59] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [59]),
        .Q(\SRL_SIG_reg[0]_0 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][60] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [60]),
        .Q(\SRL_SIG_reg[0]_0 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][61] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [61]),
        .Q(\SRL_SIG_reg[0]_0 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][62] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [62]),
        .Q(\SRL_SIG_reg[0]_0 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][63] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [63]),
        .Q(\SRL_SIG_reg[0]_0 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][32] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [32]),
        .Q(\SRL_SIG_reg[1]_1 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][33] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [33]),
        .Q(\SRL_SIG_reg[1]_1 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][34] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [34]),
        .Q(\SRL_SIG_reg[1]_1 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][35] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [35]),
        .Q(\SRL_SIG_reg[1]_1 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][36] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [36]),
        .Q(\SRL_SIG_reg[1]_1 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][37] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [37]),
        .Q(\SRL_SIG_reg[1]_1 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][38] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [38]),
        .Q(\SRL_SIG_reg[1]_1 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][39] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [39]),
        .Q(\SRL_SIG_reg[1]_1 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][40] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [40]),
        .Q(\SRL_SIG_reg[1]_1 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][41] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [41]),
        .Q(\SRL_SIG_reg[1]_1 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][42] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [42]),
        .Q(\SRL_SIG_reg[1]_1 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][43] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [43]),
        .Q(\SRL_SIG_reg[1]_1 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][44] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [44]),
        .Q(\SRL_SIG_reg[1]_1 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][45] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [45]),
        .Q(\SRL_SIG_reg[1]_1 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][46] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [46]),
        .Q(\SRL_SIG_reg[1]_1 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][47] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [47]),
        .Q(\SRL_SIG_reg[1]_1 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][48] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [48]),
        .Q(\SRL_SIG_reg[1]_1 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][49] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [49]),
        .Q(\SRL_SIG_reg[1]_1 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][50] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [50]),
        .Q(\SRL_SIG_reg[1]_1 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][51] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [51]),
        .Q(\SRL_SIG_reg[1]_1 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][52] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [52]),
        .Q(\SRL_SIG_reg[1]_1 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][53] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [53]),
        .Q(\SRL_SIG_reg[1]_1 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][54] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [54]),
        .Q(\SRL_SIG_reg[1]_1 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][55] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [55]),
        .Q(\SRL_SIG_reg[1]_1 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][56] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [56]),
        .Q(\SRL_SIG_reg[1]_1 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][57] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [57]),
        .Q(\SRL_SIG_reg[1]_1 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][58] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [58]),
        .Q(\SRL_SIG_reg[1]_1 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][59] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [59]),
        .Q(\SRL_SIG_reg[1]_1 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][60] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [60]),
        .Q(\SRL_SIG_reg[1]_1 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][61] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [61]),
        .Q(\SRL_SIG_reg[1]_1 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][62] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [62]),
        .Q(\SRL_SIG_reg[1]_1 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][63] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [63]),
        .Q(\SRL_SIG_reg[1]_1 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__3 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][10]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][11]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][12]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][13]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][14]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][15]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][16]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][17]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][18]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][19]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][1]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][20]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][21]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][22]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][23]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][24]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][25]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][26]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][27]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][28]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][29]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][2]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][30]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][31]_srl4_i_1__2 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(in[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][32]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [32]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [32]),
        .O(in[32]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][33]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [33]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [33]),
        .O(in[33]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][34]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [34]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [34]),
        .O(in[34]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][35]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [35]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [35]),
        .O(in[35]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][36]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [36]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [36]),
        .O(in[36]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][37]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [37]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [37]),
        .O(in[37]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][38]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [38]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [38]),
        .O(in[38]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][39]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [39]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [39]),
        .O(in[39]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][3]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][40]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [40]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [40]),
        .O(in[40]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][41]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [41]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [41]),
        .O(in[41]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][42]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [42]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [42]),
        .O(in[42]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][43]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [43]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [43]),
        .O(in[43]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][44]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [44]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [44]),
        .O(in[44]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][45]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [45]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [45]),
        .O(in[45]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][46]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [46]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [46]),
        .O(in[46]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][47]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [47]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [47]),
        .O(in[47]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][48]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [48]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [48]),
        .O(in[48]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][49]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [49]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [49]),
        .O(in[49]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][4]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][50]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [50]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [50]),
        .O(in[50]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][51]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [51]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [51]),
        .O(in[51]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][52]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [52]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [52]),
        .O(in[52]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][53]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [53]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [53]),
        .O(in[53]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][54]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [54]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [54]),
        .O(in[54]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][55]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [55]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [55]),
        .O(in[55]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][56]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [56]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [56]),
        .O(in[56]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][57]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [57]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [57]),
        .O(in[57]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][58]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [58]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [58]),
        .O(in[58]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][59]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [59]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [59]),
        .O(in[59]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][5]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][60]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [60]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [60]),
        .O(in[60]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][61]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [61]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [61]),
        .O(in[61]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][62]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [62]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [62]),
        .O(in[62]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][63]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [63]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [63]),
        .O(in[63]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][6]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][7]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][8]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][9]_srl4_i_1__0 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(in[9]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w64_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d2_S_shiftReg_70
   (in,
    Q,
    shiftReg_ce_0,
    \SRL_SIG_reg[0][63]_0 ,
    ap_clk);
  output [63:0]in;
  input [1:0]Q;
  input shiftReg_ce_0;
  input [63:0]\SRL_SIG_reg[0][63]_0 ;
  input ap_clk;

  wire [1:0]Q;
  wire [63:0]\SRL_SIG_reg[0][63]_0 ;
  wire [63:0]\SRL_SIG_reg[0]_0 ;
  wire [63:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [63:0]in;
  wire shiftReg_ce_0;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][32] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [32]),
        .Q(\SRL_SIG_reg[0]_0 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][33] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [33]),
        .Q(\SRL_SIG_reg[0]_0 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][34] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [34]),
        .Q(\SRL_SIG_reg[0]_0 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][35] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [35]),
        .Q(\SRL_SIG_reg[0]_0 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][36] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [36]),
        .Q(\SRL_SIG_reg[0]_0 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][37] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [37]),
        .Q(\SRL_SIG_reg[0]_0 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][38] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [38]),
        .Q(\SRL_SIG_reg[0]_0 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][39] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [39]),
        .Q(\SRL_SIG_reg[0]_0 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][40] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [40]),
        .Q(\SRL_SIG_reg[0]_0 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][41] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [41]),
        .Q(\SRL_SIG_reg[0]_0 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][42] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [42]),
        .Q(\SRL_SIG_reg[0]_0 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][43] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [43]),
        .Q(\SRL_SIG_reg[0]_0 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][44] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [44]),
        .Q(\SRL_SIG_reg[0]_0 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][45] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [45]),
        .Q(\SRL_SIG_reg[0]_0 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][46] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [46]),
        .Q(\SRL_SIG_reg[0]_0 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][47] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [47]),
        .Q(\SRL_SIG_reg[0]_0 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][48] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [48]),
        .Q(\SRL_SIG_reg[0]_0 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][49] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [49]),
        .Q(\SRL_SIG_reg[0]_0 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][50] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [50]),
        .Q(\SRL_SIG_reg[0]_0 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][51] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [51]),
        .Q(\SRL_SIG_reg[0]_0 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][52] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [52]),
        .Q(\SRL_SIG_reg[0]_0 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][53] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [53]),
        .Q(\SRL_SIG_reg[0]_0 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][54] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [54]),
        .Q(\SRL_SIG_reg[0]_0 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][55] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [55]),
        .Q(\SRL_SIG_reg[0]_0 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][56] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [56]),
        .Q(\SRL_SIG_reg[0]_0 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][57] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [57]),
        .Q(\SRL_SIG_reg[0]_0 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][58] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [58]),
        .Q(\SRL_SIG_reg[0]_0 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][59] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [59]),
        .Q(\SRL_SIG_reg[0]_0 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][60] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [60]),
        .Q(\SRL_SIG_reg[0]_0 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][61] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [61]),
        .Q(\SRL_SIG_reg[0]_0 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][62] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [62]),
        .Q(\SRL_SIG_reg[0]_0 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][63] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [63]),
        .Q(\SRL_SIG_reg[0]_0 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0][63]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][32] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [32]),
        .Q(\SRL_SIG_reg[1]_1 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][33] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [33]),
        .Q(\SRL_SIG_reg[1]_1 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][34] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [34]),
        .Q(\SRL_SIG_reg[1]_1 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][35] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [35]),
        .Q(\SRL_SIG_reg[1]_1 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][36] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [36]),
        .Q(\SRL_SIG_reg[1]_1 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][37] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [37]),
        .Q(\SRL_SIG_reg[1]_1 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][38] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [38]),
        .Q(\SRL_SIG_reg[1]_1 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][39] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [39]),
        .Q(\SRL_SIG_reg[1]_1 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][40] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [40]),
        .Q(\SRL_SIG_reg[1]_1 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][41] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [41]),
        .Q(\SRL_SIG_reg[1]_1 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][42] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [42]),
        .Q(\SRL_SIG_reg[1]_1 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][43] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [43]),
        .Q(\SRL_SIG_reg[1]_1 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][44] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [44]),
        .Q(\SRL_SIG_reg[1]_1 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][45] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [45]),
        .Q(\SRL_SIG_reg[1]_1 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][46] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [46]),
        .Q(\SRL_SIG_reg[1]_1 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][47] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [47]),
        .Q(\SRL_SIG_reg[1]_1 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][48] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [48]),
        .Q(\SRL_SIG_reg[1]_1 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][49] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [49]),
        .Q(\SRL_SIG_reg[1]_1 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][50] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [50]),
        .Q(\SRL_SIG_reg[1]_1 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][51] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [51]),
        .Q(\SRL_SIG_reg[1]_1 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][52] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [52]),
        .Q(\SRL_SIG_reg[1]_1 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][53] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [53]),
        .Q(\SRL_SIG_reg[1]_1 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][54] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [54]),
        .Q(\SRL_SIG_reg[1]_1 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][55] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [55]),
        .Q(\SRL_SIG_reg[1]_1 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][56] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [56]),
        .Q(\SRL_SIG_reg[1]_1 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][57] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [57]),
        .Q(\SRL_SIG_reg[1]_1 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][58] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [58]),
        .Q(\SRL_SIG_reg[1]_1 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][59] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [59]),
        .Q(\SRL_SIG_reg[1]_1 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][60] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [60]),
        .Q(\SRL_SIG_reg[1]_1 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][61] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [61]),
        .Q(\SRL_SIG_reg[1]_1 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][62] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [62]),
        .Q(\SRL_SIG_reg[1]_1 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][63] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [63]),
        .Q(\SRL_SIG_reg[1]_1 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce_0),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [0]),
        .O(in[0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][10]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [10]),
        .O(in[10]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][11]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [11]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [11]),
        .O(in[11]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][12]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [12]),
        .O(in[12]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][13]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [13]),
        .O(in[13]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][14]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(in[14]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][15]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [15]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .O(in[15]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][16]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [16]),
        .O(in[16]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][17]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [17]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [17]),
        .O(in[17]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][18]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [18]),
        .O(in[18]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][19]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [19]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [19]),
        .O(in[19]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][1]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [1]),
        .O(in[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][20]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [20]),
        .O(in[20]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][21]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [21]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [21]),
        .O(in[21]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][22]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [22]),
        .O(in[22]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][23]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [23]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [23]),
        .O(in[23]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][24]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [24]),
        .O(in[24]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][25]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [25]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [25]),
        .O(in[25]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][26]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [26]),
        .O(in[26]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][27]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [27]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [27]),
        .O(in[27]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][28]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [28]),
        .O(in[28]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][29]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [29]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [29]),
        .O(in[29]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][2]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [2]),
        .O(in[2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][30]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [30]),
        .O(in[30]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][31]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [31]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [31]),
        .O(in[31]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][32]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [32]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [32]),
        .O(in[32]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][33]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [33]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [33]),
        .O(in[33]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][34]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [34]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [34]),
        .O(in[34]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][35]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [35]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [35]),
        .O(in[35]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][36]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [36]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [36]),
        .O(in[36]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][37]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [37]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [37]),
        .O(in[37]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][38]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [38]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [38]),
        .O(in[38]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][39]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [39]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [39]),
        .O(in[39]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][3]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [3]),
        .O(in[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][40]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [40]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [40]),
        .O(in[40]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][41]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [41]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [41]),
        .O(in[41]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][42]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [42]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [42]),
        .O(in[42]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][43]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [43]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [43]),
        .O(in[43]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][44]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [44]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [44]),
        .O(in[44]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][45]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [45]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [45]),
        .O(in[45]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][46]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [46]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [46]),
        .O(in[46]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][47]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [47]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [47]),
        .O(in[47]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][48]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [48]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [48]),
        .O(in[48]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][49]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [49]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [49]),
        .O(in[49]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][4]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .O(in[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][50]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [50]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [50]),
        .O(in[50]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][51]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [51]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [51]),
        .O(in[51]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][52]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [52]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [52]),
        .O(in[52]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][53]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [53]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [53]),
        .O(in[53]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][54]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [54]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [54]),
        .O(in[54]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][55]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [55]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [55]),
        .O(in[55]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][56]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [56]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [56]),
        .O(in[56]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][57]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [57]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [57]),
        .O(in[57]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][58]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [58]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [58]),
        .O(in[58]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][59]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [59]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [59]),
        .O(in[59]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][5]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [5]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [5]),
        .O(in[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][60]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [60]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [60]),
        .O(in[60]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][61]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [61]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [61]),
        .O(in[61]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][62]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [62]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [62]),
        .O(in[62]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][63]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [63]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [63]),
        .O(in[63]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][6]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [6]),
        .O(in[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][7]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [7]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [7]),
        .O(in[7]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][8]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [8]),
        .O(in[8]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \SRL_SIG_reg[3][9]_srl4_i_1 
       (.I0(\SRL_SIG_reg[0]_0 [9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\SRL_SIG_reg[1]_1 [9]),
        .O(in[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d2_S_x
   (img_in1_c_full_n,
    img_in1_c_empty_n,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[1][0] ,
    \mOutPtr_reg[0]_0 ,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output img_in1_c_full_n;
  output img_in1_c_empty_n;
  output [63:0]\mOutPtr_reg[1]_0 ;
  input \SRL_SIG_reg[1][0] ;
  input \mOutPtr_reg[0]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input [63:0]if_din;
  input ap_rst_n;

  wire \SRL_SIG_reg[1][0] ;
  wire U_arithm_accel_fifo_w64_d2_S_x_ram_n_0;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [63:0]if_din;
  wire img_in1_c_empty_n;
  wire img_in1_c_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__44_n_0;
  wire internal_full_n_i_1__44_n_0;
  wire internal_full_n_i_2__13_n_0;
  wire \mOutPtr[0]_i_1__35_n_0 ;
  wire \mOutPtr[1]_i_1__31_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [63:0]\mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d2_S_x_shiftReg_19 U_arithm_accel_fifo_w64_d2_S_x_ram
       (.\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .img_in1_c_full_n(img_in1_c_full_n),
        .internal_full_n_reg(U_arithm_accel_fifo_w64_d2_S_x_ram_n_0),
        .\mOutPtr_reg[1] (\mOutPtr_reg[1]_0 ),
        .\srcPtr_read_reg_96_reg[63] (\mOutPtr_reg_n_0_[1] ),
        .\srcPtr_read_reg_96_reg[63]_0 (\mOutPtr_reg_n_0_[0] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAA800AA00)) 
    internal_empty_n_i_1__44
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_in1_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(U_arithm_accel_fifo_w64_d2_S_x_ram_n_0),
        .O(internal_empty_n_i_1__44_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__44_n_0),
        .Q(img_in1_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFFDDDDDDDD)) 
    internal_full_n_i_1__44
       (.I0(ap_rst_n),
        .I1(internal_full_n_i_2__13_n_0),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(internal_empty_n4_out),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(img_in1_c_full_n),
        .O(internal_full_n_i_1__44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'h20)) 
    internal_full_n_i_2__13
       (.I0(img_in1_c_empty_n),
        .I1(U_arithm_accel_fifo_w64_d2_S_x_ram_n_0),
        .I2(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair679" *) 
  LUT3 #(
    .INIT(8'h70)) 
    internal_full_n_i_3__5
       (.I0(img_in1_c_empty_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(U_arithm_accel_fifo_w64_d2_S_x_ram_n_0),
        .O(internal_empty_n4_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__44_n_0),
        .Q(img_in1_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT4 #(
    .INIT(16'h956A)) 
    \mOutPtr[0]_i_1__35 
       (.I0(U_arithm_accel_fifo_w64_d2_S_x_ram_n_0),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(img_in1_c_empty_n),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair678" *) 
  LUT5 #(
    .INIT(32'hD5BF2A40)) 
    \mOutPtr[1]_i_1__31 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(img_in1_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(U_arithm_accel_fifo_w64_d2_S_x_ram_n_0),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__31_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__35_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__31_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w64_d2_S_x" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d2_S_x_8
   (img_in2_c_full_n,
    internal_empty_n_reg_0,
    srcPtr_dout,
    \SRL_SIG_reg[1][0] ,
    ap_start,
    imgInput2_rows_channel_empty_n,
    imgInput2_cols_channel_empty_n,
    ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready,
    Q,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    ap_rst_n);
  output img_in2_c_full_n;
  output internal_empty_n_reg_0;
  output [63:0]srcPtr_dout;
  input \SRL_SIG_reg[1][0] ;
  input ap_start;
  input imgInput2_rows_channel_empty_n;
  input imgInput2_cols_channel_empty_n;
  input ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready;
  input [0:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input [63:0]if_din;
  input ap_rst_n;

  wire [0:0]Q;
  wire \SRL_SIG_reg[1][0] ;
  wire U_arithm_accel_fifo_w64_d2_S_x_ram_n_0;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready;
  wire [63:0]if_din;
  wire imgInput2_cols_channel_empty_n;
  wire imgInput2_rows_channel_empty_n;
  wire img_in2_c_empty_n;
  wire img_in2_c_full_n;
  wire internal_empty_n4_out;
  wire internal_empty_n_i_1__45_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__45_n_0;
  wire internal_full_n_i_2__14_n_0;
  wire \mOutPtr[0]_i_1__36_n_0 ;
  wire \mOutPtr[1]_i_1__32_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [63:0]srcPtr_dout;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d2_S_x_shiftReg U_arithm_accel_fifo_w64_d2_S_x_ram
       (.\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .img_in2_c_full_n(img_in2_c_full_n),
        .internal_full_n_reg(U_arithm_accel_fifo_w64_d2_S_x_ram_n_0),
        .srcPtr_dout(srcPtr_dout),
        .\srcPtr_read_reg_84_reg[63] (\mOutPtr_reg_n_0_[1] ),
        .\srcPtr_read_reg_84_reg[63]_0 (\mOutPtr_reg_n_0_[0] ));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    \ap_CS_fsm[1]_i_2__3 
       (.I0(img_in2_c_empty_n),
        .I1(ap_start),
        .I2(imgInput2_rows_channel_empty_n),
        .I3(imgInput2_cols_channel_empty_n),
        .I4(ap_sync_reg_Array2xfMat_8_0_32_32_1_U0_ap_ready),
        .I5(Q),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAA800AA00)) 
    internal_empty_n_i_1__45
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(img_in2_c_empty_n),
        .I4(internal_empty_n_reg_0),
        .I5(U_arithm_accel_fifo_w64_d2_S_x_ram_n_0),
        .O(internal_empty_n_i_1__45_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__45_n_0),
        .Q(img_in2_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFDFFDDDDDDDD)) 
    internal_full_n_i_1__45
       (.I0(ap_rst_n),
        .I1(internal_full_n_i_2__14_n_0),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(internal_empty_n4_out),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .I5(img_in2_c_full_n),
        .O(internal_full_n_i_1__45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'h20)) 
    internal_full_n_i_2__14
       (.I0(img_in2_c_empty_n),
        .I1(U_arithm_accel_fifo_w64_d2_S_x_ram_n_0),
        .I2(internal_empty_n_reg_0),
        .O(internal_full_n_i_2__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair681" *) 
  LUT3 #(
    .INIT(8'h70)) 
    internal_full_n_i_3__6
       (.I0(img_in2_c_empty_n),
        .I1(internal_empty_n_reg_0),
        .I2(U_arithm_accel_fifo_w64_d2_S_x_ram_n_0),
        .O(internal_empty_n4_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__45_n_0),
        .Q(img_in2_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT4 #(
    .INIT(16'h956A)) 
    \mOutPtr[0]_i_1__36 
       (.I0(U_arithm_accel_fifo_w64_d2_S_x_ram_n_0),
        .I1(internal_empty_n_reg_0),
        .I2(img_in2_c_empty_n),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair680" *) 
  LUT5 #(
    .INIT(32'hD5BF2A40)) 
    \mOutPtr[1]_i_1__32 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(img_in2_c_empty_n),
        .I2(internal_empty_n_reg_0),
        .I3(U_arithm_accel_fifo_w64_d2_S_x_ram_n_0),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__32_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__36_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__32_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d2_S_x_shiftReg
   (internal_full_n_reg,
    srcPtr_dout,
    img_in2_c_full_n,
    \SRL_SIG_reg[1][0]_0 ,
    \srcPtr_read_reg_84_reg[63] ,
    \srcPtr_read_reg_84_reg[63]_0 ,
    if_din,
    ap_clk);
  output internal_full_n_reg;
  output [63:0]srcPtr_dout;
  input img_in2_c_full_n;
  input \SRL_SIG_reg[1][0]_0 ;
  input \srcPtr_read_reg_84_reg[63] ;
  input \srcPtr_read_reg_84_reg[63]_0 ;
  input [63:0]if_din;
  input ap_clk;

  wire [63:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [63:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [63:0]if_din;
  wire img_in2_c_full_n;
  wire internal_full_n_reg;
  wire [63:0]srcPtr_dout;
  wire \srcPtr_read_reg_84_reg[63] ;
  wire \srcPtr_read_reg_84_reg[63]_0 ;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][63]_i_1__2 
       (.I0(img_in2_c_full_n),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .O(internal_full_n_reg));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][32] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[32]),
        .Q(\SRL_SIG_reg[0]_0 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][33] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[33]),
        .Q(\SRL_SIG_reg[0]_0 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][34] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[34]),
        .Q(\SRL_SIG_reg[0]_0 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][35] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[35]),
        .Q(\SRL_SIG_reg[0]_0 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][36] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[36]),
        .Q(\SRL_SIG_reg[0]_0 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][37] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[37]),
        .Q(\SRL_SIG_reg[0]_0 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][38] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[38]),
        .Q(\SRL_SIG_reg[0]_0 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][39] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[39]),
        .Q(\SRL_SIG_reg[0]_0 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][40] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[40]),
        .Q(\SRL_SIG_reg[0]_0 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][41] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[41]),
        .Q(\SRL_SIG_reg[0]_0 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][42] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[42]),
        .Q(\SRL_SIG_reg[0]_0 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][43] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[43]),
        .Q(\SRL_SIG_reg[0]_0 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][44] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[44]),
        .Q(\SRL_SIG_reg[0]_0 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][45] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[45]),
        .Q(\SRL_SIG_reg[0]_0 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][46] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[46]),
        .Q(\SRL_SIG_reg[0]_0 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][47] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[47]),
        .Q(\SRL_SIG_reg[0]_0 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][48] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[48]),
        .Q(\SRL_SIG_reg[0]_0 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][49] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[49]),
        .Q(\SRL_SIG_reg[0]_0 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][50] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[50]),
        .Q(\SRL_SIG_reg[0]_0 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][51] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[51]),
        .Q(\SRL_SIG_reg[0]_0 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][52] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[52]),
        .Q(\SRL_SIG_reg[0]_0 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][53] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[53]),
        .Q(\SRL_SIG_reg[0]_0 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][54] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[54]),
        .Q(\SRL_SIG_reg[0]_0 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][55] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[55]),
        .Q(\SRL_SIG_reg[0]_0 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][56] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[56]),
        .Q(\SRL_SIG_reg[0]_0 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][57] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[57]),
        .Q(\SRL_SIG_reg[0]_0 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][58] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[58]),
        .Q(\SRL_SIG_reg[0]_0 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][59] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[59]),
        .Q(\SRL_SIG_reg[0]_0 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][60] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[60]),
        .Q(\SRL_SIG_reg[0]_0 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][61] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[61]),
        .Q(\SRL_SIG_reg[0]_0 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][62] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[62]),
        .Q(\SRL_SIG_reg[0]_0 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][63] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[63]),
        .Q(\SRL_SIG_reg[0]_0 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][32] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [32]),
        .Q(\SRL_SIG_reg[1]_1 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][33] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [33]),
        .Q(\SRL_SIG_reg[1]_1 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][34] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [34]),
        .Q(\SRL_SIG_reg[1]_1 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][35] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [35]),
        .Q(\SRL_SIG_reg[1]_1 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][36] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [36]),
        .Q(\SRL_SIG_reg[1]_1 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][37] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [37]),
        .Q(\SRL_SIG_reg[1]_1 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][38] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [38]),
        .Q(\SRL_SIG_reg[1]_1 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][39] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [39]),
        .Q(\SRL_SIG_reg[1]_1 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][40] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [40]),
        .Q(\SRL_SIG_reg[1]_1 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][41] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [41]),
        .Q(\SRL_SIG_reg[1]_1 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][42] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [42]),
        .Q(\SRL_SIG_reg[1]_1 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][43] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [43]),
        .Q(\SRL_SIG_reg[1]_1 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][44] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [44]),
        .Q(\SRL_SIG_reg[1]_1 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][45] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [45]),
        .Q(\SRL_SIG_reg[1]_1 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][46] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [46]),
        .Q(\SRL_SIG_reg[1]_1 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][47] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [47]),
        .Q(\SRL_SIG_reg[1]_1 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][48] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [48]),
        .Q(\SRL_SIG_reg[1]_1 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][49] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [49]),
        .Q(\SRL_SIG_reg[1]_1 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][50] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [50]),
        .Q(\SRL_SIG_reg[1]_1 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][51] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [51]),
        .Q(\SRL_SIG_reg[1]_1 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][52] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [52]),
        .Q(\SRL_SIG_reg[1]_1 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][53] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [53]),
        .Q(\SRL_SIG_reg[1]_1 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][54] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [54]),
        .Q(\SRL_SIG_reg[1]_1 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][55] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [55]),
        .Q(\SRL_SIG_reg[1]_1 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][56] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [56]),
        .Q(\SRL_SIG_reg[1]_1 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][57] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [57]),
        .Q(\SRL_SIG_reg[1]_1 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][58] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [58]),
        .Q(\SRL_SIG_reg[1]_1 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][59] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [59]),
        .Q(\SRL_SIG_reg[1]_1 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][60] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [60]),
        .Q(\SRL_SIG_reg[1]_1 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][61] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [61]),
        .Q(\SRL_SIG_reg[1]_1 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][62] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [62]),
        .Q(\SRL_SIG_reg[1]_1 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][63] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [63]),
        .Q(\SRL_SIG_reg[1]_1 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(srcPtr_dout[0]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(srcPtr_dout[10]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(srcPtr_dout[11]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .O(srcPtr_dout[12]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .O(srcPtr_dout[13]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .O(srcPtr_dout[14]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .O(srcPtr_dout[15]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [16]),
        .O(srcPtr_dout[16]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [17]),
        .O(srcPtr_dout[17]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [18]),
        .O(srcPtr_dout[18]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [19]),
        .O(srcPtr_dout[19]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(srcPtr_dout[1]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [20]),
        .O(srcPtr_dout[20]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [21]),
        .O(srcPtr_dout[21]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [22]),
        .O(srcPtr_dout[22]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [23]),
        .O(srcPtr_dout[23]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [24]),
        .O(srcPtr_dout[24]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [25]),
        .O(srcPtr_dout[25]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [26]),
        .O(srcPtr_dout[26]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [27]),
        .O(srcPtr_dout[27]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [28]),
        .O(srcPtr_dout[28]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [29]),
        .O(srcPtr_dout[29]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(srcPtr_dout[2]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [30]),
        .O(srcPtr_dout[30]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [31]),
        .O(srcPtr_dout[31]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[32]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [32]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [32]),
        .O(srcPtr_dout[32]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[33]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [33]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [33]),
        .O(srcPtr_dout[33]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[34]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [34]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [34]),
        .O(srcPtr_dout[34]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[35]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [35]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [35]),
        .O(srcPtr_dout[35]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[36]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [36]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [36]),
        .O(srcPtr_dout[36]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[37]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [37]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [37]),
        .O(srcPtr_dout[37]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[38]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [38]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [38]),
        .O(srcPtr_dout[38]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[39]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [39]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [39]),
        .O(srcPtr_dout[39]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(srcPtr_dout[3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[40]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [40]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [40]),
        .O(srcPtr_dout[40]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[41]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [41]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [41]),
        .O(srcPtr_dout[41]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[42]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [42]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [42]),
        .O(srcPtr_dout[42]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[43]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [43]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [43]),
        .O(srcPtr_dout[43]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[44]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [44]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [44]),
        .O(srcPtr_dout[44]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[45]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [45]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [45]),
        .O(srcPtr_dout[45]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[46]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [46]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [46]),
        .O(srcPtr_dout[46]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[47]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [47]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [47]),
        .O(srcPtr_dout[47]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[48]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [48]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [48]),
        .O(srcPtr_dout[48]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[49]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [49]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [49]),
        .O(srcPtr_dout[49]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(srcPtr_dout[4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[50]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [50]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [50]),
        .O(srcPtr_dout[50]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[51]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [51]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [51]),
        .O(srcPtr_dout[51]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[52]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [52]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [52]),
        .O(srcPtr_dout[52]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[53]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [53]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [53]),
        .O(srcPtr_dout[53]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[54]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [54]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [54]),
        .O(srcPtr_dout[54]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[55]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [55]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [55]),
        .O(srcPtr_dout[55]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[56]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [56]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [56]),
        .O(srcPtr_dout[56]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[57]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [57]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [57]),
        .O(srcPtr_dout[57]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[58]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [58]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [58]),
        .O(srcPtr_dout[58]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[59]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [59]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [59]),
        .O(srcPtr_dout[59]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(srcPtr_dout[5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[60]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [60]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [60]),
        .O(srcPtr_dout[60]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[61]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [61]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [61]),
        .O(srcPtr_dout[61]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[62]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [62]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [62]),
        .O(srcPtr_dout[62]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_84[63]_i_1 
       (.I0(\srcPtr_read_reg_84_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [63]),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [63]),
        .O(srcPtr_dout[63]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(srcPtr_dout[6]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(srcPtr_dout[7]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(srcPtr_dout[8]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_84[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\srcPtr_read_reg_84_reg[63] ),
        .I2(\srcPtr_read_reg_84_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(srcPtr_dout[9]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w64_d2_S_x_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d2_S_x_shiftReg_19
   (internal_full_n_reg,
    \mOutPtr_reg[1] ,
    img_in1_c_full_n,
    \SRL_SIG_reg[1][0]_0 ,
    \srcPtr_read_reg_96_reg[63] ,
    \srcPtr_read_reg_96_reg[63]_0 ,
    if_din,
    ap_clk);
  output internal_full_n_reg;
  output [63:0]\mOutPtr_reg[1] ;
  input img_in1_c_full_n;
  input \SRL_SIG_reg[1][0]_0 ;
  input \srcPtr_read_reg_96_reg[63] ;
  input \srcPtr_read_reg_96_reg[63]_0 ;
  input [63:0]if_din;
  input ap_clk;

  wire [63:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [63:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [63:0]if_din;
  wire img_in1_c_full_n;
  wire internal_full_n_reg;
  wire [63:0]\mOutPtr_reg[1] ;
  wire \srcPtr_read_reg_96_reg[63] ;
  wire \srcPtr_read_reg_96_reg[63]_0 ;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][63]_i_1__1 
       (.I0(img_in1_c_full_n),
        .I1(\SRL_SIG_reg[1][0]_0 ),
        .O(internal_full_n_reg));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][32] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[32]),
        .Q(\SRL_SIG_reg[0]_0 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][33] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[33]),
        .Q(\SRL_SIG_reg[0]_0 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][34] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[34]),
        .Q(\SRL_SIG_reg[0]_0 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][35] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[35]),
        .Q(\SRL_SIG_reg[0]_0 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][36] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[36]),
        .Q(\SRL_SIG_reg[0]_0 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][37] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[37]),
        .Q(\SRL_SIG_reg[0]_0 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][38] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[38]),
        .Q(\SRL_SIG_reg[0]_0 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][39] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[39]),
        .Q(\SRL_SIG_reg[0]_0 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][40] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[40]),
        .Q(\SRL_SIG_reg[0]_0 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][41] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[41]),
        .Q(\SRL_SIG_reg[0]_0 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][42] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[42]),
        .Q(\SRL_SIG_reg[0]_0 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][43] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[43]),
        .Q(\SRL_SIG_reg[0]_0 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][44] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[44]),
        .Q(\SRL_SIG_reg[0]_0 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][45] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[45]),
        .Q(\SRL_SIG_reg[0]_0 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][46] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[46]),
        .Q(\SRL_SIG_reg[0]_0 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][47] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[47]),
        .Q(\SRL_SIG_reg[0]_0 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][48] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[48]),
        .Q(\SRL_SIG_reg[0]_0 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][49] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[49]),
        .Q(\SRL_SIG_reg[0]_0 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][50] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[50]),
        .Q(\SRL_SIG_reg[0]_0 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][51] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[51]),
        .Q(\SRL_SIG_reg[0]_0 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][52] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[52]),
        .Q(\SRL_SIG_reg[0]_0 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][53] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[53]),
        .Q(\SRL_SIG_reg[0]_0 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][54] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[54]),
        .Q(\SRL_SIG_reg[0]_0 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][55] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[55]),
        .Q(\SRL_SIG_reg[0]_0 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][56] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[56]),
        .Q(\SRL_SIG_reg[0]_0 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][57] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[57]),
        .Q(\SRL_SIG_reg[0]_0 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][58] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[58]),
        .Q(\SRL_SIG_reg[0]_0 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][59] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[59]),
        .Q(\SRL_SIG_reg[0]_0 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][60] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[60]),
        .Q(\SRL_SIG_reg[0]_0 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][61] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[61]),
        .Q(\SRL_SIG_reg[0]_0 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][62] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[62]),
        .Q(\SRL_SIG_reg[0]_0 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][63] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[63]),
        .Q(\SRL_SIG_reg[0]_0 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][32] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [32]),
        .Q(\SRL_SIG_reg[1]_1 [32]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][33] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [33]),
        .Q(\SRL_SIG_reg[1]_1 [33]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][34] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [34]),
        .Q(\SRL_SIG_reg[1]_1 [34]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][35] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [35]),
        .Q(\SRL_SIG_reg[1]_1 [35]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][36] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [36]),
        .Q(\SRL_SIG_reg[1]_1 [36]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][37] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [37]),
        .Q(\SRL_SIG_reg[1]_1 [37]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][38] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [38]),
        .Q(\SRL_SIG_reg[1]_1 [38]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][39] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [39]),
        .Q(\SRL_SIG_reg[1]_1 [39]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][40] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [40]),
        .Q(\SRL_SIG_reg[1]_1 [40]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][41] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [41]),
        .Q(\SRL_SIG_reg[1]_1 [41]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][42] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [42]),
        .Q(\SRL_SIG_reg[1]_1 [42]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][43] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [43]),
        .Q(\SRL_SIG_reg[1]_1 [43]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][44] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [44]),
        .Q(\SRL_SIG_reg[1]_1 [44]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][45] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [45]),
        .Q(\SRL_SIG_reg[1]_1 [45]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][46] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [46]),
        .Q(\SRL_SIG_reg[1]_1 [46]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][47] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [47]),
        .Q(\SRL_SIG_reg[1]_1 [47]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][48] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [48]),
        .Q(\SRL_SIG_reg[1]_1 [48]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][49] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [49]),
        .Q(\SRL_SIG_reg[1]_1 [49]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][50] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [50]),
        .Q(\SRL_SIG_reg[1]_1 [50]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][51] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [51]),
        .Q(\SRL_SIG_reg[1]_1 [51]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][52] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [52]),
        .Q(\SRL_SIG_reg[1]_1 [52]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][53] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [53]),
        .Q(\SRL_SIG_reg[1]_1 [53]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][54] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [54]),
        .Q(\SRL_SIG_reg[1]_1 [54]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][55] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [55]),
        .Q(\SRL_SIG_reg[1]_1 [55]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][56] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [56]),
        .Q(\SRL_SIG_reg[1]_1 [56]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][57] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [57]),
        .Q(\SRL_SIG_reg[1]_1 [57]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][58] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [58]),
        .Q(\SRL_SIG_reg[1]_1 [58]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][59] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [59]),
        .Q(\SRL_SIG_reg[1]_1 [59]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][60] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [60]),
        .Q(\SRL_SIG_reg[1]_1 [60]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][61] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [61]),
        .Q(\SRL_SIG_reg[1]_1 [61]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][62] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [62]),
        .Q(\SRL_SIG_reg[1]_1 [62]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][63] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [63]),
        .Q(\SRL_SIG_reg[1]_1 [63]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(internal_full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [0]),
        .O(\mOutPtr_reg[1] [0]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [10]),
        .O(\mOutPtr_reg[1] [10]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [11]),
        .O(\mOutPtr_reg[1] [11]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [12]),
        .O(\mOutPtr_reg[1] [12]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [13]),
        .O(\mOutPtr_reg[1] [13]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [14]),
        .O(\mOutPtr_reg[1] [14]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [15]),
        .O(\mOutPtr_reg[1] [15]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [16]),
        .O(\mOutPtr_reg[1] [16]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [17]),
        .O(\mOutPtr_reg[1] [17]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [18]),
        .O(\mOutPtr_reg[1] [18]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [19]),
        .O(\mOutPtr_reg[1] [19]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [1]),
        .O(\mOutPtr_reg[1] [1]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [20]),
        .O(\mOutPtr_reg[1] [20]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [21]),
        .O(\mOutPtr_reg[1] [21]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [22]),
        .O(\mOutPtr_reg[1] [22]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [23]),
        .O(\mOutPtr_reg[1] [23]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [24]),
        .O(\mOutPtr_reg[1] [24]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [25]),
        .O(\mOutPtr_reg[1] [25]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [26]),
        .O(\mOutPtr_reg[1] [26]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [27]),
        .O(\mOutPtr_reg[1] [27]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [28]),
        .O(\mOutPtr_reg[1] [28]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [29]),
        .O(\mOutPtr_reg[1] [29]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [2]),
        .O(\mOutPtr_reg[1] [2]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [30]),
        .O(\mOutPtr_reg[1] [30]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [31]),
        .O(\mOutPtr_reg[1] [31]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[32]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [32]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [32]),
        .O(\mOutPtr_reg[1] [32]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[33]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [33]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [33]),
        .O(\mOutPtr_reg[1] [33]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[34]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [34]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [34]),
        .O(\mOutPtr_reg[1] [34]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[35]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [35]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [35]),
        .O(\mOutPtr_reg[1] [35]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[36]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [36]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [36]),
        .O(\mOutPtr_reg[1] [36]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[37]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [37]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [37]),
        .O(\mOutPtr_reg[1] [37]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[38]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [38]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [38]),
        .O(\mOutPtr_reg[1] [38]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[39]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [39]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [39]),
        .O(\mOutPtr_reg[1] [39]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [3]),
        .O(\mOutPtr_reg[1] [3]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[40]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [40]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [40]),
        .O(\mOutPtr_reg[1] [40]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[41]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [41]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [41]),
        .O(\mOutPtr_reg[1] [41]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[42]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [42]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [42]),
        .O(\mOutPtr_reg[1] [42]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[43]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [43]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [43]),
        .O(\mOutPtr_reg[1] [43]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[44]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [44]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [44]),
        .O(\mOutPtr_reg[1] [44]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[45]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [45]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [45]),
        .O(\mOutPtr_reg[1] [45]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[46]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [46]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [46]),
        .O(\mOutPtr_reg[1] [46]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[47]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [47]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [47]),
        .O(\mOutPtr_reg[1] [47]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[48]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [48]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [48]),
        .O(\mOutPtr_reg[1] [48]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[49]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [49]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [49]),
        .O(\mOutPtr_reg[1] [49]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [4]),
        .O(\mOutPtr_reg[1] [4]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[50]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [50]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [50]),
        .O(\mOutPtr_reg[1] [50]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[51]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [51]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [51]),
        .O(\mOutPtr_reg[1] [51]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[52]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [52]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [52]),
        .O(\mOutPtr_reg[1] [52]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[53]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [53]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [53]),
        .O(\mOutPtr_reg[1] [53]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[54]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [54]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [54]),
        .O(\mOutPtr_reg[1] [54]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[55]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [55]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [55]),
        .O(\mOutPtr_reg[1] [55]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[56]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [56]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [56]),
        .O(\mOutPtr_reg[1] [56]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[57]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [57]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [57]),
        .O(\mOutPtr_reg[1] [57]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[58]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [58]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [58]),
        .O(\mOutPtr_reg[1] [58]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[59]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [59]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [59]),
        .O(\mOutPtr_reg[1] [59]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [5]),
        .O(\mOutPtr_reg[1] [5]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[60]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [60]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [60]),
        .O(\mOutPtr_reg[1] [60]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[61]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [61]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [61]),
        .O(\mOutPtr_reg[1] [61]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[62]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [62]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [62]),
        .O(\mOutPtr_reg[1] [62]));
  LUT4 #(
    .INIT(16'hEF40)) 
    \srcPtr_read_reg_96[63]_i_1 
       (.I0(\srcPtr_read_reg_96_reg[63] ),
        .I1(\SRL_SIG_reg[1]_1 [63]),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [63]),
        .O(\mOutPtr_reg[1] [63]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [6]),
        .O(\mOutPtr_reg[1] [6]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [7]),
        .O(\mOutPtr_reg[1] [7]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [8]),
        .O(\mOutPtr_reg[1] [8]));
  LUT4 #(
    .INIT(16'hEF20)) 
    \srcPtr_read_reg_96[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\srcPtr_read_reg_96_reg[63] ),
        .I2(\srcPtr_read_reg_96_reg[63]_0 ),
        .I3(\SRL_SIG_reg[0]_0 [9]),
        .O(\mOutPtr_reg[1] [9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d4_S
   (din_c_full_n,
    din_c_empty_n,
    out,
    ap_clk,
    \mOutPtr_reg[2]_0 ,
    shiftReg_ce,
    ap_rst_n,
    internal_empty_n_reg_0,
    in,
    ap_rst_n_inv);
  output din_c_full_n;
  output din_c_empty_n;
  output [63:0]out;
  input ap_clk;
  input \mOutPtr_reg[2]_0 ;
  input shiftReg_ce;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [63:0]in;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire din_c_empty_n;
  wire din_c_full_n;
  wire [63:0]in;
  wire internal_empty_n_i_1__18_n_0;
  wire internal_empty_n_i_2__4_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__18_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [63:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d4_S_shiftReg U_arithm_accel_fifo_w64_d4_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEEEEE00000000000)) 
    internal_empty_n_i_1__18
       (.I0(internal_empty_n_i_2__4_n_0),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(shiftReg_ce),
        .I4(din_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(internal_empty_n_reg_0),
        .O(internal_empty_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_0),
        .Q(din_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__18
       (.I0(ap_rst_n),
        .I1(din_c_full_n),
        .I2(mOutPtr[0]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(internal_full_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_0),
        .Q(din_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[0]_i_1__0 
       (.I0(shiftReg_ce),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(shiftReg_ce),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w64_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d4_S_52
   (din_c_full_n,
    din_c_empty_n,
    out,
    ap_clk,
    \mOutPtr_reg[2]_0 ,
    shiftReg_ce,
    ap_rst_n,
    internal_empty_n_reg_0,
    in,
    ap_rst_n_inv);
  output din_c_full_n;
  output din_c_empty_n;
  output [63:0]out;
  input ap_clk;
  input \mOutPtr_reg[2]_0 ;
  input shiftReg_ce;
  input ap_rst_n;
  input internal_empty_n_reg_0;
  input [63:0]in;
  input ap_rst_n_inv;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire din_c_empty_n;
  wire din_c_full_n;
  wire [63:0]in;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_empty_n_i_2_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__3_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [63:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d4_S_shiftReg_69 U_arithm_accel_fifo_w64_d4_S_ram
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEEEEE00000000000)) 
    internal_empty_n_i_1__3
       (.I0(internal_empty_n_i_2_n_0),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(shiftReg_ce),
        .I4(din_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    internal_empty_n_i_2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(internal_empty_n_reg_0),
        .O(internal_empty_n_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(din_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hD5DDDDDDDDDDFFFF)) 
    internal_full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(din_c_full_n),
        .I2(mOutPtr[0]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(internal_full_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(din_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \mOutPtr[0]_i_1 
       (.I0(shiftReg_ce),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(shiftReg_ce),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(shiftReg_ce),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d4_S_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [63:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [63:0]in;
  input ap_clk;

  wire ap_clk;
  wire [63:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [63:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][32]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][33]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][34]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][35]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][36]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][37]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][38]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][39]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][40]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][41]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][42]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][43]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][44]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][45]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][46]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][47]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][48]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][49]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][50]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][51]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][52]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][53]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][54]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][55]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][56]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][57]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][58]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][59]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][60]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][61]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][62]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(out[62]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][63]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(out[63]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_U0/grp_Axi2Mat_fu_60/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w64_d4_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d4_S_shiftReg_69
   (\mOutPtr_reg[1] ,
    out,
    mOutPtr,
    shiftReg_ce,
    in,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [63:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [63:0]in;
  input ap_clk;

  wire ap_clk;
  wire [63:0]in;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [63:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_4 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][32]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][33]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][34]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][35]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][36]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][37]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][38]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][39]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][40]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][41]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][42]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][43]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][44]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][45]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][46]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][47]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][48]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][49]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][50]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][51]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][52]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][53]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][54]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][55]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][56]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][57]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][58]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][59]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][60]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][61]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][62]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(out[62]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][63]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(out[63]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\Array2xfMat_8_0_32_32_1_5_U0/grp_Axi2Mat_fu_82/din_c_U/U_arithm_accel_fifo_w64_d4_S_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d4_S_x
   (dout_c_full_n,
    dout_c_empty_n,
    out,
    ap_clk,
    \mOutPtr_reg[2]_0 ,
    shiftReg_ce,
    ap_rst_n,
    \gmem2_addr_reg_149_reg[63] ,
    AxiStream2Axi_U0_ap_start,
    Q,
    ap_done_reg,
    ap_rst_n_inv);
  output dout_c_full_n;
  output dout_c_empty_n;
  output [63:0]out;
  input ap_clk;
  input \mOutPtr_reg[2]_0 ;
  input shiftReg_ce;
  input ap_rst_n;
  input [63:0]\gmem2_addr_reg_149_reg[63] ;
  input AxiStream2Axi_U0_ap_start;
  input [0:0]Q;
  input ap_done_reg;
  input ap_rst_n_inv;

  wire AxiStream2Axi_U0_ap_start;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire dout_c_empty_n;
  wire dout_c_full_n;
  wire [63:0]\gmem2_addr_reg_149_reg[63] ;
  wire internal_empty_n_i_1__29_n_0;
  wire internal_empty_n_i_2__9_n_0;
  wire internal_full_n_i_1__29_n_0;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [63:0]out;
  wire [1:1]shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d4_S_x_shiftReg U_arithm_accel_fifo_w64_d4_S_x_ram
       (.ap_clk(ap_clk),
        .\gmem2_addr_reg_149_reg[63] (\gmem2_addr_reg_149_reg[63] ),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[1] (shiftReg_addr),
        .out(out),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hEEEE0E0000000000)) 
    internal_empty_n_i_1__29
       (.I0(internal_empty_n_i_2__9_n_0),
        .I1(mOutPtr[2]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(shiftReg_ce),
        .I4(dout_c_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    internal_empty_n_i_2__9
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg[2]_0 ),
        .O(internal_empty_n_i_2__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__29_n_0),
        .Q(dout_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFD5DDDDDD)) 
    internal_full_n_i_1__29
       (.I0(ap_rst_n),
        .I1(dout_c_full_n),
        .I2(mOutPtr[0]),
        .I3(shiftReg_addr),
        .I4(shiftReg_ce),
        .I5(\mOutPtr_reg[2]_0 ),
        .O(internal_full_n_i_1__29_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__29_n_0),
        .Q(dout_c_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0080FF7FFF7F0080)) 
    \mOutPtr[0]_i_1 
       (.I0(dout_c_empty_n),
        .I1(AxiStream2Axi_U0_ap_start),
        .I2(Q),
        .I3(ap_done_reg),
        .I4(shiftReg_ce),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hE718)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shiftReg_ce),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair720" *) 
  LUT5 #(
    .INIT(32'hFE7F0180)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d4_S_x0
   (img_out_c_full_n,
    img_out_c_empty_n,
    xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read,
    out,
    ap_clk,
    xfMat2Array_8_0_32_32_1_1_U0_ap_start,
    imgOutput_rows_c_empty_n,
    Q,
    imgOutput_cols_c_empty_n,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    \mOutPtr_reg[0]_0 ,
    in,
    ap_rst_n_inv);
  output img_out_c_full_n;
  output img_out_c_empty_n;
  output xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read;
  output [63:0]out;
  input ap_clk;
  input xfMat2Array_8_0_32_32_1_1_U0_ap_start;
  input imgOutput_rows_c_empty_n;
  input [0:0]Q;
  input imgOutput_cols_c_empty_n;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input \mOutPtr_reg[0]_0 ;
  input [63:0]in;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgOutput_cols_c_empty_n;
  wire imgOutput_rows_c_empty_n;
  wire img_out_c_empty_n;
  wire img_out_c_full_n;
  wire [63:0]in;
  wire internal_empty_n_i_1__55_n_0;
  wire internal_full_n_i_1__55_n_0;
  wire internal_full_n_i_2__19_n_0;
  wire internal_full_n_i_3__17_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [63:0]out;
  wire xfMat2Array_8_0_32_32_1_1_U0_ap_start;
  wire xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d4_S_x0_shiftReg U_arithm_accel_fifo_w64_d4_S_x0_ram
       (.ap_clk(ap_clk),
        .\dstPtr_read_reg_74_reg[0] (img_out_c_full_n),
        .\dstPtr_read_reg_74_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT5 #(
    .INIT(32'h80000000)) 
    grp_Mat2Axi_fu_60_ap_start_reg_i_2
       (.I0(img_out_c_empty_n),
        .I1(xfMat2Array_8_0_32_32_1_1_U0_ap_start),
        .I2(imgOutput_rows_c_empty_n),
        .I3(Q),
        .I4(imgOutput_cols_c_empty_n),
        .O(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__55
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(img_out_c_empty_n),
        .I3(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__17_n_0),
        .O(internal_empty_n_i_1__55_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__55_n_0),
        .Q(img_out_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__55
       (.I0(internal_full_n_i_2__19_n_0),
        .I1(internal_full_n_i_3__17_n_0),
        .I2(mOutPtr[1]),
        .I3(img_out_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__55_n_0));
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__19
       (.I0(img_out_c_empty_n),
        .I1(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .I2(img_out_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__17
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_4__1
       (.I0(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .I1(img_out_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(img_out_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__55_n_0),
        .Q(img_out_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair682" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(img_out_c_empty_n),
        .I1(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .I2(img_out_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(img_out_c_full_n),
        .I3(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .I4(img_out_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .I4(img_out_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d4_S_x0_shiftReg
   (out,
    \dstPtr_read_reg_74_reg[0] ,
    \dstPtr_read_reg_74_reg[0]_0 ,
    mOutPtr,
    in,
    ap_clk);
  output [63:0]out;
  input \dstPtr_read_reg_74_reg[0] ;
  input \dstPtr_read_reg_74_reg[0]_0 ;
  input [2:0]mOutPtr;
  input [63:0]in;
  input ap_clk;

  wire ap_clk;
  wire \dstPtr_read_reg_74_reg[0] ;
  wire \dstPtr_read_reg_74_reg[0]_0 ;
  wire [63:0]in;
  wire [2:0]mOutPtr;
  wire [63:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__8 
       (.I0(\dstPtr_read_reg_74_reg[0] ),
        .I1(\dstPtr_read_reg_74_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__8 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__6 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][32]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][33]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][34]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][35]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][36]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][37]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][38]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][39]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][40]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][41]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][42]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][43]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][44]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][45]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][46]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][47]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][48]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][49]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][50]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][51]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][52]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][53]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][54]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][55]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][56]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][57]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][58]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][59]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][60]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][61]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][62]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(out[62]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][63]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(out[63]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\img_out_c_U/U_arithm_accel_fifo_w64_d4_S_x0_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w64_d4_S_x_shiftReg
   (\mOutPtr_reg[1] ,
    out,
    mOutPtr,
    shiftReg_ce,
    \gmem2_addr_reg_149_reg[63] ,
    ap_clk);
  output [0:0]\mOutPtr_reg[1] ;
  output [63:0]out;
  input [2:0]mOutPtr;
  input shiftReg_ce;
  input [63:0]\gmem2_addr_reg_149_reg[63] ;
  input ap_clk;

  wire ap_clk;
  wire [63:0]\gmem2_addr_reg_149_reg[63] ;
  wire [2:0]mOutPtr;
  wire [0:0]\mOutPtr_reg[1] ;
  wire [63:0]out;
  wire [0:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__5 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(\mOutPtr_reg[1] ));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][32]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [32]),
        .Q(out[32]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][33]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [33]),
        .Q(out[33]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][34]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [34]),
        .Q(out[34]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][35]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [35]),
        .Q(out[35]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][36]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [36]),
        .Q(out[36]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][37]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [37]),
        .Q(out[37]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][38]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [38]),
        .Q(out[38]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][39]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][39]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [39]),
        .Q(out[39]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][40]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][40]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [40]),
        .Q(out[40]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][41]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][41]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [41]),
        .Q(out[41]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][42]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][42]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [42]),
        .Q(out[42]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][43]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][43]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [43]),
        .Q(out[43]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][44]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [44]),
        .Q(out[44]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][45]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [45]),
        .Q(out[45]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][46]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][46]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [46]),
        .Q(out[46]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][47]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [47]),
        .Q(out[47]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][48]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][48]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [48]),
        .Q(out[48]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][49]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][49]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [49]),
        .Q(out[49]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][50]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [50]),
        .Q(out[50]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][51]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][51]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [51]),
        .Q(out[51]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][52]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][52]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [52]),
        .Q(out[52]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][53]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][53]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [53]),
        .Q(out[53]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][54]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][54]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [54]),
        .Q(out[54]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][55]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][55]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [55]),
        .Q(out[55]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][56]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][56]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [56]),
        .Q(out[56]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][57]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][57]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [57]),
        .Q(out[57]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][58]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][58]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [58]),
        .Q(out[58]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][59]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][59]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [59]),
        .Q(out[59]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][60]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][60]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [60]),
        .Q(out[60]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][61]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][61]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [61]),
        .Q(out[61]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][62]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][62]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [62]),
        .Q(out[62]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][63]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][63]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [63]),
        .Q(out[63]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\xfMat2Array_8_0_32_32_1_1_U0/grp_Mat2Axi_fu_60/dout_c_U/U_arithm_accel_fifo_w64_d4_S_x_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr),
        .A1(\mOutPtr_reg[1] ),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\gmem2_addr_reg_149_reg[63] [9]),
        .Q(out[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S
   (ldata_full_n,
    ldata_empty_n,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[1][1] ,
    Q,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][3] ,
    \SRL_SIG_reg[0][4] ,
    \add_ln674_1_reg_852_reg[3] ,
    \SRL_SIG_reg[1][6] ,
    D,
    \SRL_SIG_reg[0][1] ,
    ap_clk,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_1 ,
    p_Val2_s_fu_960,
    shiftReg_ce,
    ap_rst_n,
    \shl_ln414_reg_894[4]_i_2__0 ,
    \shl_ln414_reg_894[4]_i_2__0_0 ,
    add_ln674_1_reg_852,
    \shl_ln414_reg_894[7]_i_4__0 ,
    \shl_ln414_reg_894[7]_i_4__0_0 ,
    \shl_ln414_reg_894[7]_i_3__0 ,
    \SRL_SIG_reg[0][7] );
  output ldata_full_n;
  output ldata_empty_n;
  output \mOutPtr_reg[0]_0 ;
  output \SRL_SIG_reg[1][1] ;
  output [1:0]Q;
  output \mOutPtr_reg[1]_0 ;
  output [1:0]\SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[1][7] ;
  output \SRL_SIG_reg[1][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \add_ln674_1_reg_852_reg[3] ;
  output \SRL_SIG_reg[1][6] ;
  output [7:0]D;
  output \SRL_SIG_reg[0][1] ;
  input ap_clk;
  input ap_rst_n_inv;
  input \mOutPtr_reg[0]_1 ;
  input p_Val2_s_fu_960;
  input shiftReg_ce;
  input ap_rst_n;
  input [2:0]\shl_ln414_reg_894[4]_i_2__0 ;
  input \shl_ln414_reg_894[4]_i_2__0_0 ;
  input [0:0]add_ln674_1_reg_852;
  input \shl_ln414_reg_894[7]_i_4__0 ;
  input \shl_ln414_reg_894[7]_i_4__0_0 ;
  input \shl_ln414_reg_894[7]_i_3__0 ;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][1] ;
  wire [1:0]\SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][4] ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[1][1] ;
  wire \SRL_SIG_reg[1][3] ;
  wire \SRL_SIG_reg[1][6] ;
  wire \SRL_SIG_reg[1][7] ;
  wire [0:0]add_ln674_1_reg_852;
  wire \add_ln674_1_reg_852_reg[3] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__28_n_0;
  wire internal_full_n_i_1__28_n_0;
  wire ldata_empty_n;
  wire ldata_full_n;
  wire \mOutPtr[1]_i_1__13_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_Val2_s_fu_960;
  wire shiftReg_ce;
  wire [2:0]\shl_ln414_reg_894[4]_i_2__0 ;
  wire \shl_ln414_reg_894[4]_i_2__0_0 ;
  wire \shl_ln414_reg_894[7]_i_3__0 ;
  wire \shl_ln414_reg_894[7]_i_4__0 ;
  wire \shl_ln414_reg_894[7]_i_4__0_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_shiftReg U_arithm_accel_fifo_w8_d2_S_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][1]_0 (\SRL_SIG_reg[1][1] ),
        .\SRL_SIG_reg[1][3]_0 (\SRL_SIG_reg[1][3] ),
        .\SRL_SIG_reg[1][6]_0 (\SRL_SIG_reg[1][6] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .add_ln674_1_reg_852(add_ln674_1_reg_852),
        .\add_ln674_1_reg_852_reg[3] (\add_ln674_1_reg_852_reg[3] ),
        .ap_clk(ap_clk),
        .\p_Val2_s_fu_96_reg[0] (\mOutPtr_reg_n_0_[1] ),
        .\p_Val2_s_fu_96_reg[7] (\mOutPtr_reg[0]_0 ),
        .shiftReg_ce(shiftReg_ce),
        .\shl_ln414_reg_894[4]_i_2__0 (\mOutPtr_reg[1]_0 ),
        .\shl_ln414_reg_894[4]_i_2__0_0 (\shl_ln414_reg_894[4]_i_2__0 ),
        .\shl_ln414_reg_894[4]_i_2__0_1 (\shl_ln414_reg_894[4]_i_2__0_0 ),
        .\shl_ln414_reg_894[7]_i_3__0 (\shl_ln414_reg_894[7]_i_3__0 ),
        .\shl_ln414_reg_894[7]_i_4__0 (\shl_ln414_reg_894[7]_i_4__0 ),
        .\shl_ln414_reg_894[7]_i_4__0_0 (\shl_ln414_reg_894[7]_i_4__0_0 ));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__28
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(p_Val2_s_fu_960),
        .I3(shiftReg_ce),
        .I4(ldata_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__28_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__28_n_0),
        .Q(ldata_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__28
       (.I0(ldata_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(shiftReg_ce),
        .I4(p_Val2_s_fu_960),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__28_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__28_n_0),
        .Q(ldata_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1__13 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(p_Val2_s_fu_960),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__13_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \shl_ln414_reg_894[1]_i_3__0 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[1]_0 ));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w8_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_55
   (ldata_full_n,
    ldata_empty_n,
    \mOutPtr_reg[0]_0 ,
    \SRL_SIG_reg[1][1] ,
    Q,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][3] ,
    \SRL_SIG_reg[0][4] ,
    \add_ln674_1_reg_852_reg[3] ,
    \SRL_SIG_reg[1][6] ,
    D,
    \SRL_SIG_reg[0][1] ,
    ap_clk,
    ap_rst_n_inv,
    \mOutPtr_reg[0]_1 ,
    shiftReg_ce,
    p_Val2_s_fu_960,
    ap_rst_n,
    \shl_ln414_reg_894[4]_i_2 ,
    \shl_ln414_reg_894[4]_i_2_0 ,
    add_ln674_1_reg_852,
    \shl_ln414_reg_894[7]_i_4 ,
    \shl_ln414_reg_894[7]_i_4_0 ,
    \shl_ln414_reg_894[7]_i_3 ,
    \SRL_SIG_reg[0][7] );
  output ldata_full_n;
  output ldata_empty_n;
  output \mOutPtr_reg[0]_0 ;
  output \SRL_SIG_reg[1][1] ;
  output [1:0]Q;
  output \mOutPtr_reg[1]_0 ;
  output [1:0]\SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[1][7] ;
  output \SRL_SIG_reg[1][3] ;
  output \SRL_SIG_reg[0][4] ;
  output \add_ln674_1_reg_852_reg[3] ;
  output \SRL_SIG_reg[1][6] ;
  output [7:0]D;
  output \SRL_SIG_reg[0][1] ;
  input ap_clk;
  input ap_rst_n_inv;
  input \mOutPtr_reg[0]_1 ;
  input shiftReg_ce;
  input p_Val2_s_fu_960;
  input ap_rst_n;
  input [2:0]\shl_ln414_reg_894[4]_i_2 ;
  input \shl_ln414_reg_894[4]_i_2_0 ;
  input [0:0]add_ln674_1_reg_852;
  input \shl_ln414_reg_894[7]_i_4 ;
  input \shl_ln414_reg_894[7]_i_4_0 ;
  input \shl_ln414_reg_894[7]_i_3 ;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][1] ;
  wire [1:0]\SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][4] ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[1][1] ;
  wire \SRL_SIG_reg[1][3] ;
  wire \SRL_SIG_reg[1][6] ;
  wire \SRL_SIG_reg[1][7] ;
  wire [0:0]add_ln674_1_reg_852;
  wire \add_ln674_1_reg_852_reg[3] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__13_n_0;
  wire internal_full_n_i_1__13_n_0;
  wire ldata_empty_n;
  wire ldata_full_n;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_Val2_s_fu_960;
  wire shiftReg_ce;
  wire [2:0]\shl_ln414_reg_894[4]_i_2 ;
  wire \shl_ln414_reg_894[4]_i_2_0 ;
  wire \shl_ln414_reg_894[7]_i_3 ;
  wire \shl_ln414_reg_894[7]_i_4 ;
  wire \shl_ln414_reg_894[7]_i_4_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_shiftReg_67 U_arithm_accel_fifo_w8_d2_S_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][1]_0 (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][1]_0 (\SRL_SIG_reg[1][1] ),
        .\SRL_SIG_reg[1][3]_0 (\SRL_SIG_reg[1][3] ),
        .\SRL_SIG_reg[1][6]_0 (\SRL_SIG_reg[1][6] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .add_ln674_1_reg_852(add_ln674_1_reg_852),
        .\add_ln674_1_reg_852_reg[3] (\add_ln674_1_reg_852_reg[3] ),
        .ap_clk(ap_clk),
        .\p_Val2_s_fu_96_reg[0] (\mOutPtr_reg_n_0_[1] ),
        .\p_Val2_s_fu_96_reg[7] (\mOutPtr_reg[0]_0 ),
        .shiftReg_ce(shiftReg_ce),
        .\shl_ln414_reg_894[4]_i_2 (\mOutPtr_reg[1]_0 ),
        .\shl_ln414_reg_894[4]_i_2_0 (\shl_ln414_reg_894[4]_i_2 ),
        .\shl_ln414_reg_894[4]_i_2_1 (\shl_ln414_reg_894[4]_i_2_0 ),
        .\shl_ln414_reg_894[7]_i_3 (\shl_ln414_reg_894[7]_i_3 ),
        .\shl_ln414_reg_894[7]_i_4 (\shl_ln414_reg_894[7]_i_4 ),
        .\shl_ln414_reg_894[7]_i_4_0 (\shl_ln414_reg_894[7]_i_4_0 ));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__13
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(p_Val2_s_fu_960),
        .I3(shiftReg_ce),
        .I4(ldata_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__13_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_0),
        .Q(ldata_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__13
       (.I0(ldata_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(shiftReg_ce),
        .I4(p_Val2_s_fu_960),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__13_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_0),
        .Q(ldata_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(p_Val2_s_fu_960),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \shl_ln414_reg_894[1]_i_3 
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .O(\mOutPtr_reg[1]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_shiftReg
   (\SRL_SIG_reg[1][1]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \add_ln674_1_reg_852_reg[3] ,
    \SRL_SIG_reg[1][6]_0 ,
    Q,
    \SRL_SIG_reg[0][2]_0 ,
    D,
    \SRL_SIG_reg[0][1]_0 ,
    \shl_ln414_reg_894[4]_i_2__0 ,
    \shl_ln414_reg_894[4]_i_2__0_0 ,
    \shl_ln414_reg_894[4]_i_2__0_1 ,
    add_ln674_1_reg_852,
    \shl_ln414_reg_894[7]_i_4__0 ,
    \shl_ln414_reg_894[7]_i_4__0_0 ,
    \shl_ln414_reg_894[7]_i_3__0 ,
    \p_Val2_s_fu_96_reg[7] ,
    \p_Val2_s_fu_96_reg[0] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output \SRL_SIG_reg[1][1]_0 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output \SRL_SIG_reg[1][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \add_ln674_1_reg_852_reg[3] ;
  output \SRL_SIG_reg[1][6]_0 ;
  output [1:0]Q;
  output [1:0]\SRL_SIG_reg[0][2]_0 ;
  output [7:0]D;
  output \SRL_SIG_reg[0][1]_0 ;
  input \shl_ln414_reg_894[4]_i_2__0 ;
  input [2:0]\shl_ln414_reg_894[4]_i_2__0_0 ;
  input \shl_ln414_reg_894[4]_i_2__0_1 ;
  input [0:0]add_ln674_1_reg_852;
  input \shl_ln414_reg_894[7]_i_4__0 ;
  input \shl_ln414_reg_894[7]_i_4__0_0 ;
  input \shl_ln414_reg_894[7]_i_3__0 ;
  input \p_Val2_s_fu_96_reg[7] ;
  input \p_Val2_s_fu_96_reg[0] ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire [1:0]\SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:1]\SRL_SIG_reg[0]_14 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire [7:1]\SRL_SIG_reg[1]_15 ;
  wire [0:0]add_ln674_1_reg_852;
  wire \add_ln674_1_reg_852_reg[3] ;
  wire ap_clk;
  wire \p_Val2_s_fu_96_reg[0] ;
  wire \p_Val2_s_fu_96_reg[7] ;
  wire shiftReg_ce;
  wire \shl_ln414_reg_894[4]_i_2__0 ;
  wire [2:0]\shl_ln414_reg_894[4]_i_2__0_0 ;
  wire \shl_ln414_reg_894[4]_i_2__0_1 ;
  wire \shl_ln414_reg_894[7]_i_3__0 ;
  wire \shl_ln414_reg_894[7]_i_4__0 ;
  wire \shl_ln414_reg_894[7]_i_4__0_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0][2]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_14 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0][2]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_14 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_14 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_14 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_14 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_14 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][2]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [1]),
        .Q(\SRL_SIG_reg[1]_15 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][2]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [3]),
        .Q(\SRL_SIG_reg[1]_15 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [4]),
        .Q(\SRL_SIG_reg[1]_15 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [5]),
        .Q(\SRL_SIG_reg[1]_15 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [6]),
        .Q(\SRL_SIG_reg[1]_15 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [7]),
        .Q(\SRL_SIG_reg[1]_15 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_s_fu_96[0]_i_1__0 
       (.I0(Q[0]),
        .I1(\p_Val2_s_fu_96_reg[7] ),
        .I2(\p_Val2_s_fu_96_reg[0] ),
        .I3(\SRL_SIG_reg[0][2]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_s_fu_96[1]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_15 [1]),
        .I1(\p_Val2_s_fu_96_reg[7] ),
        .I2(\p_Val2_s_fu_96_reg[0] ),
        .I3(\SRL_SIG_reg[0]_14 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_96[2]_i_1__0 
       (.I0(\SRL_SIG_reg[0][2]_0 [1]),
        .I1(\p_Val2_s_fu_96_reg[0] ),
        .I2(\p_Val2_s_fu_96_reg[7] ),
        .I3(Q[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_s_fu_96[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_15 [3]),
        .I1(\p_Val2_s_fu_96_reg[7] ),
        .I2(\p_Val2_s_fu_96_reg[0] ),
        .I3(\SRL_SIG_reg[0]_14 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_96[4]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_14 [4]),
        .I1(\p_Val2_s_fu_96_reg[0] ),
        .I2(\p_Val2_s_fu_96_reg[7] ),
        .I3(\SRL_SIG_reg[1]_15 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_96[5]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_14 [5]),
        .I1(\p_Val2_s_fu_96_reg[0] ),
        .I2(\p_Val2_s_fu_96_reg[7] ),
        .I3(\SRL_SIG_reg[1]_15 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_96[6]_i_1__0 
       (.I0(\SRL_SIG_reg[0]_14 [6]),
        .I1(\p_Val2_s_fu_96_reg[0] ),
        .I2(\p_Val2_s_fu_96_reg[7] ),
        .I3(\SRL_SIG_reg[1]_15 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_96[7]_i_2__0 
       (.I0(\SRL_SIG_reg[0]_14 [7]),
        .I1(\p_Val2_s_fu_96_reg[0] ),
        .I2(\p_Val2_s_fu_96_reg[7] ),
        .I3(\SRL_SIG_reg[1]_15 [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'hAABAFFBF)) 
    \shl_ln414_reg_894[0]_i_2__0 
       (.I0(add_ln674_1_reg_852),
        .I1(Q[0]),
        .I2(\p_Val2_s_fu_96_reg[7] ),
        .I3(\p_Val2_s_fu_96_reg[0] ),
        .I4(\SRL_SIG_reg[0][2]_0 [0]),
        .O(\add_ln674_1_reg_852_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF1D1D1D)) 
    \shl_ln414_reg_894[4]_i_3__0 
       (.I0(\SRL_SIG_reg[1]_15 [1]),
        .I1(\shl_ln414_reg_894[4]_i_2__0 ),
        .I2(\SRL_SIG_reg[0]_14 [1]),
        .I3(\shl_ln414_reg_894[4]_i_2__0_0 [2]),
        .I4(\shl_ln414_reg_894[4]_i_2__0_1 ),
        .I5(add_ln674_1_reg_852),
        .O(\SRL_SIG_reg[1][1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1D1DFF1D)) 
    \shl_ln414_reg_894[7]_i_10__0 
       (.I0(\SRL_SIG_reg[1]_15 [3]),
        .I1(\shl_ln414_reg_894[4]_i_2__0 ),
        .I2(\SRL_SIG_reg[0]_14 [3]),
        .I3(\shl_ln414_reg_894[4]_i_2__0_0 [2]),
        .I4(\shl_ln414_reg_894[7]_i_4__0_0 ),
        .I5(add_ln674_1_reg_852),
        .O(\SRL_SIG_reg[1][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    \shl_ln414_reg_894[7]_i_12__0 
       (.I0(\SRL_SIG_reg[0]_14 [1]),
        .I1(\p_Val2_s_fu_96_reg[0] ),
        .I2(\p_Val2_s_fu_96_reg[7] ),
        .I3(\SRL_SIG_reg[1]_15 [1]),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT6 #(
    .INIT(64'hBABF0000BABFBABF)) 
    \shl_ln414_reg_894[7]_i_6__0 
       (.I0(\shl_ln414_reg_894[7]_i_4__0 ),
        .I1(\SRL_SIG_reg[0]_14 [4]),
        .I2(\shl_ln414_reg_894[4]_i_2__0 ),
        .I3(\SRL_SIG_reg[1]_15 [4]),
        .I4(\add_ln674_1_reg_852_reg[3] ),
        .I5(\shl_ln414_reg_894[7]_i_3__0 ),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT6 #(
    .INIT(64'h000000000000FB08)) 
    \shl_ln414_reg_894[7]_i_8__0 
       (.I0(\SRL_SIG_reg[1]_15 [6]),
        .I1(\p_Val2_s_fu_96_reg[7] ),
        .I2(\p_Val2_s_fu_96_reg[0] ),
        .I3(\SRL_SIG_reg[0]_14 [6]),
        .I4(\shl_ln414_reg_894[7]_i_4__0 ),
        .I5(\shl_ln414_reg_894[4]_i_2__0_0 [1]),
        .O(\SRL_SIG_reg[1][6]_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \shl_ln414_reg_894[7]_i_9__0 
       (.I0(\SRL_SIG_reg[1]_15 [7]),
        .I1(\shl_ln414_reg_894[4]_i_2__0 ),
        .I2(\SRL_SIG_reg[0]_14 [7]),
        .I3(\shl_ln414_reg_894[4]_i_2__0_0 [0]),
        .I4(\shl_ln414_reg_894[4]_i_2__0_0 [1]),
        .I5(\shl_ln414_reg_894[7]_i_4__0 ),
        .O(\SRL_SIG_reg[1][7]_0 ));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w8_d2_S_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_shiftReg_67
   (\SRL_SIG_reg[1][1]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \add_ln674_1_reg_852_reg[3] ,
    \SRL_SIG_reg[1][6]_0 ,
    Q,
    \SRL_SIG_reg[0][2]_0 ,
    D,
    \SRL_SIG_reg[0][1]_0 ,
    \shl_ln414_reg_894[4]_i_2 ,
    \shl_ln414_reg_894[4]_i_2_0 ,
    \shl_ln414_reg_894[4]_i_2_1 ,
    add_ln674_1_reg_852,
    \shl_ln414_reg_894[7]_i_4 ,
    \shl_ln414_reg_894[7]_i_4_0 ,
    \shl_ln414_reg_894[7]_i_3 ,
    \p_Val2_s_fu_96_reg[7] ,
    \p_Val2_s_fu_96_reg[0] ,
    shiftReg_ce,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output \SRL_SIG_reg[1][1]_0 ;
  output \SRL_SIG_reg[1][7]_0 ;
  output \SRL_SIG_reg[1][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output \add_ln674_1_reg_852_reg[3] ;
  output \SRL_SIG_reg[1][6]_0 ;
  output [1:0]Q;
  output [1:0]\SRL_SIG_reg[0][2]_0 ;
  output [7:0]D;
  output \SRL_SIG_reg[0][1]_0 ;
  input \shl_ln414_reg_894[4]_i_2 ;
  input [2:0]\shl_ln414_reg_894[4]_i_2_0 ;
  input \shl_ln414_reg_894[4]_i_2_1 ;
  input [0:0]add_ln674_1_reg_852;
  input \shl_ln414_reg_894[7]_i_4 ;
  input \shl_ln414_reg_894[7]_i_4_0 ;
  input \shl_ln414_reg_894[7]_i_3 ;
  input \p_Val2_s_fu_96_reg[7] ;
  input \p_Val2_s_fu_96_reg[0] ;
  input shiftReg_ce;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][1]_0 ;
  wire [1:0]\SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:1]\SRL_SIG_reg[0]_14 ;
  wire \SRL_SIG_reg[1][1]_0 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire \SRL_SIG_reg[1][6]_0 ;
  wire \SRL_SIG_reg[1][7]_0 ;
  wire [7:1]\SRL_SIG_reg[1]_15 ;
  wire [0:0]add_ln674_1_reg_852;
  wire \add_ln674_1_reg_852_reg[3] ;
  wire ap_clk;
  wire \p_Val2_s_fu_96_reg[0] ;
  wire \p_Val2_s_fu_96_reg[7] ;
  wire shiftReg_ce;
  wire \shl_ln414_reg_894[4]_i_2 ;
  wire [2:0]\shl_ln414_reg_894[4]_i_2_0 ;
  wire \shl_ln414_reg_894[4]_i_2_1 ;
  wire \shl_ln414_reg_894[7]_i_3 ;
  wire \shl_ln414_reg_894[7]_i_4 ;
  wire \shl_ln414_reg_894[7]_i_4_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0][2]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_14 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0][2]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_14 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_14 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_14 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_14 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_14 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][2]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [1]),
        .Q(\SRL_SIG_reg[1]_15 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][2]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [3]),
        .Q(\SRL_SIG_reg[1]_15 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [4]),
        .Q(\SRL_SIG_reg[1]_15 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [5]),
        .Q(\SRL_SIG_reg[1]_15 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [6]),
        .Q(\SRL_SIG_reg[1]_15 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_14 [7]),
        .Q(\SRL_SIG_reg[1]_15 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_s_fu_96[0]_i_1 
       (.I0(Q[0]),
        .I1(\p_Val2_s_fu_96_reg[7] ),
        .I2(\p_Val2_s_fu_96_reg[0] ),
        .I3(\SRL_SIG_reg[0][2]_0 [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_s_fu_96[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_15 [1]),
        .I1(\p_Val2_s_fu_96_reg[7] ),
        .I2(\p_Val2_s_fu_96_reg[0] ),
        .I3(\SRL_SIG_reg[0]_14 [1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_96[2]_i_1 
       (.I0(\SRL_SIG_reg[0][2]_0 [1]),
        .I1(\p_Val2_s_fu_96_reg[0] ),
        .I2(\p_Val2_s_fu_96_reg[7] ),
        .I3(Q[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \p_Val2_s_fu_96[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_15 [3]),
        .I1(\p_Val2_s_fu_96_reg[7] ),
        .I2(\p_Val2_s_fu_96_reg[0] ),
        .I3(\SRL_SIG_reg[0]_14 [3]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_96[4]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [4]),
        .I1(\p_Val2_s_fu_96_reg[0] ),
        .I2(\p_Val2_s_fu_96_reg[7] ),
        .I3(\SRL_SIG_reg[1]_15 [4]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_96[5]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [5]),
        .I1(\p_Val2_s_fu_96_reg[0] ),
        .I2(\p_Val2_s_fu_96_reg[7] ),
        .I3(\SRL_SIG_reg[1]_15 [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_96[6]_i_1 
       (.I0(\SRL_SIG_reg[0]_14 [6]),
        .I1(\p_Val2_s_fu_96_reg[0] ),
        .I2(\p_Val2_s_fu_96_reg[7] ),
        .I3(\SRL_SIG_reg[1]_15 [6]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \p_Val2_s_fu_96[7]_i_2 
       (.I0(\SRL_SIG_reg[0]_14 [7]),
        .I1(\p_Val2_s_fu_96_reg[0] ),
        .I2(\p_Val2_s_fu_96_reg[7] ),
        .I3(\SRL_SIG_reg[1]_15 [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'hAABAFFBF)) 
    \shl_ln414_reg_894[0]_i_2 
       (.I0(add_ln674_1_reg_852),
        .I1(Q[0]),
        .I2(\p_Val2_s_fu_96_reg[7] ),
        .I3(\p_Val2_s_fu_96_reg[0] ),
        .I4(\SRL_SIG_reg[0][2]_0 [0]),
        .O(\add_ln674_1_reg_852_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF1D1D1D)) 
    \shl_ln414_reg_894[4]_i_3 
       (.I0(\SRL_SIG_reg[1]_15 [1]),
        .I1(\shl_ln414_reg_894[4]_i_2 ),
        .I2(\SRL_SIG_reg[0]_14 [1]),
        .I3(\shl_ln414_reg_894[4]_i_2_0 [2]),
        .I4(\shl_ln414_reg_894[4]_i_2_1 ),
        .I5(add_ln674_1_reg_852),
        .O(\SRL_SIG_reg[1][1]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF1D1DFF1D)) 
    \shl_ln414_reg_894[7]_i_10 
       (.I0(\SRL_SIG_reg[1]_15 [3]),
        .I1(\shl_ln414_reg_894[4]_i_2 ),
        .I2(\SRL_SIG_reg[0]_14 [3]),
        .I3(\shl_ln414_reg_894[4]_i_2_0 [2]),
        .I4(\shl_ln414_reg_894[7]_i_4_0 ),
        .I5(add_ln674_1_reg_852),
        .O(\SRL_SIG_reg[1][3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h4575)) 
    \shl_ln414_reg_894[7]_i_12 
       (.I0(\SRL_SIG_reg[0]_14 [1]),
        .I1(\p_Val2_s_fu_96_reg[0] ),
        .I2(\p_Val2_s_fu_96_reg[7] ),
        .I3(\SRL_SIG_reg[1]_15 [1]),
        .O(\SRL_SIG_reg[0][1]_0 ));
  LUT6 #(
    .INIT(64'hBABF0000BABFBABF)) 
    \shl_ln414_reg_894[7]_i_6 
       (.I0(\shl_ln414_reg_894[7]_i_4 ),
        .I1(\SRL_SIG_reg[0]_14 [4]),
        .I2(\shl_ln414_reg_894[4]_i_2 ),
        .I3(\SRL_SIG_reg[1]_15 [4]),
        .I4(\add_ln674_1_reg_852_reg[3] ),
        .I5(\shl_ln414_reg_894[7]_i_3 ),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT6 #(
    .INIT(64'h000000000000FB08)) 
    \shl_ln414_reg_894[7]_i_8 
       (.I0(\SRL_SIG_reg[1]_15 [6]),
        .I1(\p_Val2_s_fu_96_reg[7] ),
        .I2(\p_Val2_s_fu_96_reg[0] ),
        .I3(\SRL_SIG_reg[0]_14 [6]),
        .I4(\shl_ln414_reg_894[7]_i_4 ),
        .I5(\shl_ln414_reg_894[4]_i_2_0 [1]),
        .O(\SRL_SIG_reg[1][6]_0 ));
  LUT6 #(
    .INIT(64'h00000000000000E2)) 
    \shl_ln414_reg_894[7]_i_9 
       (.I0(\SRL_SIG_reg[1]_15 [7]),
        .I1(\shl_ln414_reg_894[4]_i_2 ),
        .I2(\SRL_SIG_reg[0]_14 [7]),
        .I3(\shl_ln414_reg_894[4]_i_2_0 [0]),
        .I4(\shl_ln414_reg_894[4]_i_2_0 [1]),
        .I5(\shl_ln414_reg_894[7]_i_4 ),
        .O(\SRL_SIG_reg[1][7]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_x
   (ldata_full_n,
    ldata_empty_n,
    \SRL_SIG_reg[0][7] ,
    ap_clk,
    shiftReg_ce,
    internal_full_n_reg_0,
    ap_rst_n,
    p_11_in,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv,
    D);
  output ldata_full_n;
  output ldata_empty_n;
  output [7:0]\SRL_SIG_reg[0][7] ;
  input ap_clk;
  input shiftReg_ce;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input p_11_in;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire internal_empty_n_i_1__39_n_0;
  wire internal_full_n_i_1__39_n_0;
  wire internal_full_n_reg_0;
  wire ldata_empty_n;
  wire ldata_full_n;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire p_11_in;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_x_shiftReg U_arithm_accel_fifo_w8_d2_S_x_ram
       (.D(D),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk),
        .shiftReg_ce(shiftReg_ce),
        .\tmp_reg_164_reg[0] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_reg_164_reg[0]_0 (\mOutPtr_reg_n_0_[0] ));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__39
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(internal_full_n_reg_0),
        .I3(shiftReg_ce),
        .I4(ldata_empty_n),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__39_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__39_n_0),
        .Q(ldata_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__39
       (.I0(ldata_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(shiftReg_ce),
        .I4(internal_full_n_reg_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__39_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__39_n_0),
        .Q(ldata_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(p_11_in),
        .I2(shiftReg_ce),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair721" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce),
        .I2(p_11_in),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_x0
   (\mOutPtr_reg[0]_0 ,
    imgInput1_data_full_n,
    imgInput1_data_empty_n,
    sub_ln270_fu_157_p2,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[1]_0 ,
    absdiff_0_32_32_1_U0_imgInput2_435_read,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    shiftReg_addr,
    D,
    Q,
    \SRL_SIG_reg[0][0] ,
    shiftReg_ce,
    ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153);
  output \mOutPtr_reg[0]_0 ;
  output imgInput1_data_full_n;
  output imgInput1_data_empty_n;
  output [8:0]sub_ln270_fu_157_p2;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[1]_0 ;
  input absdiff_0_32_32_1_U0_imgInput2_435_read;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input shiftReg_addr;
  input [7:0]D;
  input [7:0]Q;
  input \SRL_SIG_reg[0][0] ;
  input shiftReg_ce;
  input [7:0]ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153;

  wire [7:0]D;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire absdiff_0_32_32_1_U0_imgInput2_435_read;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgInput1_data_empty_n;
  wire imgInput1_data_full_n;
  wire internal_empty_n_i_1__48_n_0;
  wire internal_full_n_i_1__48_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__35_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_addr;
  wire shiftReg_addr_0;
  wire shiftReg_ce;
  wire [8:0]sub_ln270_fu_157_p2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_x0_shiftReg_25 U_arithm_accel_fifo_w8_d2_S_x0_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153),
        .shiftReg_addr(shiftReg_addr),
        .shiftReg_addr_0(shiftReg_addr_0),
        .shiftReg_ce(shiftReg_ce),
        .sub_ln270_fu_157_p2(sub_ln270_fu_157_p2),
        .\trunc_ln270_reg_220_reg[3] (\mOutPtr_reg_n_0_[1] ),
        .\trunc_ln270_reg_220_reg[7] (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__48
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(imgInput1_data_empty_n),
        .I3(absdiff_0_32_32_1_U0_imgInput2_435_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__48_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__48_n_0),
        .Q(imgInput1_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__48
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(imgInput1_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__48_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__48_n_0),
        .Q(imgInput1_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__35 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(absdiff_0_32_32_1_U0_imgInput2_435_read),
        .I3(imgInput1_data_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__35_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__35_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair669" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln270_reg_220[7]_i_10 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(shiftReg_addr_0));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w8_d2_S_x0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_x0_4
   (\mOutPtr_reg[0]_0 ,
    imgInput2_data_full_n,
    imgInput2_data_empty_n,
    shiftReg_addr,
    D,
    Q,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[1]_0 ,
    absdiff_0_32_32_1_U0_imgInput2_435_read,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \SRL_SIG_reg[0][0] ,
    shiftReg_ce,
    ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153);
  output \mOutPtr_reg[0]_0 ;
  output imgInput2_data_full_n;
  output imgInput2_data_empty_n;
  output shiftReg_addr;
  output [7:0]D;
  output [7:0]Q;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[1]_0 ;
  input absdiff_0_32_32_1_U0_imgInput2_435_read;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \SRL_SIG_reg[0][0] ;
  input shiftReg_ce;
  input [7:0]ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153;

  wire [7:0]D;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire absdiff_0_32_32_1_U0_imgInput2_435_read;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgInput2_data_empty_n;
  wire imgInput2_data_full_n;
  wire internal_empty_n_i_1__51_n_0;
  wire internal_full_n_i_1__51_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__38_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_addr;
  wire shiftReg_ce;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_x0_shiftReg_21 U_arithm_accel_fifo_w8_d2_S_x0_ram
       (.D(D),
        .Q(Q),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .ap_clk(ap_clk),
        .ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153),
        .shiftReg_ce(shiftReg_ce));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__51
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(imgInput2_data_empty_n),
        .I3(absdiff_0_32_32_1_U0_imgInput2_435_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__51_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__51_n_0),
        .Q(imgInput2_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__51
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(imgInput2_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__51_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__51_n_0),
        .Q(imgInput2_data_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__38 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(absdiff_0_32_32_1_U0_imgInput2_435_read),
        .I3(imgInput2_data_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__38_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__38_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair673" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \trunc_ln270_reg_220[7]_i_11 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(shiftReg_addr));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w8_d2_S_x0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_x0_6
   (\mOutPtr_reg[0]_0 ,
    imgOutput_data_full_n,
    imgOutput_data_empty_n,
    D,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[1][3] ,
    \SRL_SIG_reg[0][0] ,
    \SRL_SIG_reg[1][2] ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    \r_reg_431_reg[2] ,
    p_0_in,
    \r_reg_431_reg[2]_0 ,
    \r_reg_431_reg[5] ,
    \r_reg_431_reg[0] ,
    \r_reg_431_reg[0]_0 ,
    \r_reg_431_reg[7] ,
    \r_reg_431_reg[7]_0 ,
    \mOutPtr_reg[1]_0 ,
    E,
    Q,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[0][7] );
  output \mOutPtr_reg[0]_0 ;
  output imgOutput_data_full_n;
  output imgOutput_data_empty_n;
  output [4:0]D;
  output \SRL_SIG_reg[0][3] ;
  output \SRL_SIG_reg[0][4] ;
  output [7:0]\SRL_SIG_reg[1][7] ;
  output \SRL_SIG_reg[0][2] ;
  output \SRL_SIG_reg[1][3] ;
  output \SRL_SIG_reg[0][0] ;
  output \SRL_SIG_reg[1][2] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input \r_reg_431_reg[2] ;
  input [1:0]p_0_in;
  input \r_reg_431_reg[2]_0 ;
  input \r_reg_431_reg[5] ;
  input \r_reg_431_reg[0] ;
  input \r_reg_431_reg[0]_0 ;
  input \r_reg_431_reg[7] ;
  input \r_reg_431_reg[7]_0 ;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]E;
  input [0:0]Q;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [4:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][2] ;
  wire \SRL_SIG_reg[1][3] ;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire imgOutput_data_empty_n;
  wire imgOutput_data_full_n;
  wire internal_empty_n_i_1__52_n_0;
  wire internal_full_n_i_1__52_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__39_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [1:0]p_0_in;
  wire \r_reg_431_reg[0] ;
  wire \r_reg_431_reg[0]_0 ;
  wire \r_reg_431_reg[2] ;
  wire \r_reg_431_reg[2]_0 ;
  wire \r_reg_431_reg[5] ;
  wire \r_reg_431_reg[7] ;
  wire \r_reg_431_reg[7]_0 ;
  wire shiftReg_addr;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_x0_shiftReg U_arithm_accel_fifo_w8_d2_S_x0_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][2]_0 (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3]_0 (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4]_0 (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][2]_0 (\SRL_SIG_reg[1][2] ),
        .\SRL_SIG_reg[1][3]_0 (\SRL_SIG_reg[1][3] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .p_0_in(p_0_in),
        .\r_reg_431_reg[0] (\r_reg_431_reg[0] ),
        .\r_reg_431_reg[0]_0 (\r_reg_431_reg[0]_0 ),
        .\r_reg_431_reg[2] (\r_reg_431_reg[2] ),
        .\r_reg_431_reg[2]_0 (\r_reg_431_reg[2]_0 ),
        .\r_reg_431_reg[5] (\r_reg_431_reg[5] ),
        .\r_reg_431_reg[7] (\r_reg_431_reg[7] ),
        .\r_reg_431_reg[7]_0 (\r_reg_431_reg[7]_0 ),
        .shiftReg_addr(shiftReg_addr),
        .\tmp_reg_422_reg[0] (\mOutPtr_reg_n_0_[1] ),
        .\tmp_reg_422_reg[7] (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__52
       (.I0(imgOutput_data_empty_n),
        .I1(internal_full_n_reg_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__52_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__52_n_0),
        .Q(imgOutput_data_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__52
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(imgOutput_data_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__52_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__52_n_0),
        .Q(imgOutput_data_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBDDDDDDD42222222)) 
    \mOutPtr[1]_i_1__39 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(E),
        .I3(Q),
        .I4(imgOutput_data_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__39_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__39_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    \r_reg_431[6]_i_5 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(shiftReg_addr));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_x0_shiftReg
   (D,
    \SRL_SIG_reg[0][3]_0 ,
    \SRL_SIG_reg[0][4]_0 ,
    \SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[0][2]_0 ,
    \SRL_SIG_reg[1][3]_0 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[1][2]_0 ,
    \r_reg_431_reg[2] ,
    p_0_in,
    \r_reg_431_reg[2]_0 ,
    \r_reg_431_reg[5] ,
    \r_reg_431_reg[0] ,
    \r_reg_431_reg[0]_0 ,
    shiftReg_addr,
    \r_reg_431_reg[7] ,
    \r_reg_431_reg[7]_0 ,
    \tmp_reg_422_reg[7] ,
    \tmp_reg_422_reg[0] ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [4:0]D;
  output \SRL_SIG_reg[0][3]_0 ;
  output \SRL_SIG_reg[0][4]_0 ;
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output \SRL_SIG_reg[0][2]_0 ;
  output \SRL_SIG_reg[1][3]_0 ;
  output \SRL_SIG_reg[0][0]_0 ;
  output \SRL_SIG_reg[1][2]_0 ;
  input \r_reg_431_reg[2] ;
  input [1:0]p_0_in;
  input \r_reg_431_reg[2]_0 ;
  input \r_reg_431_reg[5] ;
  input \r_reg_431_reg[0] ;
  input \r_reg_431_reg[0]_0 ;
  input shiftReg_addr;
  input \r_reg_431_reg[7] ;
  input \r_reg_431_reg[7]_0 ;
  input \tmp_reg_422_reg[7] ;
  input \tmp_reg_422_reg[0] ;
  input [0:0]\SRL_SIG_reg[1][0]_0 ;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [4:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][2]_0 ;
  wire \SRL_SIG_reg[0][3]_0 ;
  wire \SRL_SIG_reg[0][4]_0 ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][2]_0 ;
  wire \SRL_SIG_reg[1][3]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [1:0]p_0_in;
  wire \r_reg_431[2]_i_2_n_0 ;
  wire \r_reg_431[2]_i_4_n_0 ;
  wire \r_reg_431[3]_i_2_n_0 ;
  wire \r_reg_431[3]_i_3_n_0 ;
  wire \r_reg_431[4]_i_2_n_0 ;
  wire \r_reg_431[4]_i_3_n_0 ;
  wire \r_reg_431[4]_i_4_n_0 ;
  wire \r_reg_431[5]_i_2_n_0 ;
  wire \r_reg_431[5]_i_4_n_0 ;
  wire \r_reg_431[7]_i_3_n_0 ;
  wire \r_reg_431[7]_i_7_n_0 ;
  wire \r_reg_431[7]_i_8_n_0 ;
  wire \r_reg_431_reg[0] ;
  wire \r_reg_431_reg[0]_0 ;
  wire \r_reg_431_reg[2] ;
  wire \r_reg_431_reg[2]_0 ;
  wire \r_reg_431_reg[5] ;
  wire \r_reg_431_reg[7] ;
  wire \r_reg_431_reg[7]_0 ;
  wire shiftReg_addr;
  wire \tmp_reg_422_reg[0] ;
  wire \tmp_reg_422_reg[7] ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[1][0]_0 ),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h030503F5F305F3F5)) 
    \r_reg_431[0]_i_2 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(\r_reg_431_reg[0]_0 ),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(\SRL_SIG_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'h030503F5F305F3F5)) 
    \r_reg_431[0]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(\r_reg_431_reg[0]_0 ),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_0 [6]),
        .I5(\SRL_SIG_reg[1]_1 [6]),
        .O(\SRL_SIG_reg[0][2]_0 ));
  LUT6 #(
    .INIT(64'h3030505F3F3F505F)) 
    \r_reg_431[1]_i_2 
       (.I0(\SRL_SIG_reg[1][7]_0 [3]),
        .I1(\SRL_SIG_reg[1][7]_0 [7]),
        .I2(\r_reg_431_reg[0] ),
        .I3(\SRL_SIG_reg[1][7]_0 [1]),
        .I4(\r_reg_431_reg[0]_0 ),
        .I5(\SRL_SIG_reg[1][7]_0 [5]),
        .O(\SRL_SIG_reg[1][3]_0 ));
  LUT6 #(
    .INIT(64'h4700FFFF47004700)) 
    \r_reg_431[2]_i_1 
       (.I0(\r_reg_431[2]_i_2_n_0 ),
        .I1(p_0_in[0]),
        .I2(\SRL_SIG_reg[0][4]_0 ),
        .I3(\r_reg_431_reg[2] ),
        .I4(\r_reg_431[2]_i_4_n_0 ),
        .I5(\r_reg_431_reg[2]_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h4171C3CF4D7DF3FF)) 
    \r_reg_431[2]_i_2 
       (.I0(\SRL_SIG_reg[1][7]_0 [5]),
        .I1(\r_reg_431_reg[5] ),
        .I2(p_0_in[0]),
        .I3(\SRL_SIG_reg[1][7]_0 [3]),
        .I4(p_0_in[1]),
        .I5(\SRL_SIG_reg[1][7]_0 [7]),
        .O(\r_reg_431[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hABEFFFFFABEF0000)) 
    \r_reg_431[2]_i_3 
       (.I0(\r_reg_431_reg[0]_0 ),
        .I1(shiftReg_addr),
        .I2(\SRL_SIG_reg[0]_0 [4]),
        .I3(\SRL_SIG_reg[1]_1 [4]),
        .I4(\r_reg_431_reg[0] ),
        .I5(\SRL_SIG_reg[0][2]_0 ),
        .O(\SRL_SIG_reg[0][4]_0 ));
  LUT6 #(
    .INIT(64'hFFFF47CCFFFF47FF)) 
    \r_reg_431[2]_i_4 
       (.I0(\SRL_SIG_reg[1][7]_0 [1]),
        .I1(p_0_in[0]),
        .I2(\SRL_SIG_reg[1][7]_0 [2]),
        .I3(\r_reg_431_reg[5] ),
        .I4(p_0_in[1]),
        .I5(\SRL_SIG_reg[1][7]_0 [0]),
        .O(\r_reg_431[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F444FFF44444444)) 
    \r_reg_431[3]_i_1 
       (.I0(\r_reg_431[3]_i_2_n_0 ),
        .I1(\r_reg_431_reg[2] ),
        .I2(\r_reg_431[3]_i_3_n_0 ),
        .I3(p_0_in[0]),
        .I4(\r_reg_431[4]_i_3_n_0 ),
        .I5(\r_reg_431_reg[2]_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4F7FFFFF4F7F0000)) 
    \r_reg_431[3]_i_2 
       (.I0(\SRL_SIG_reg[1][7]_0 [6]),
        .I1(\r_reg_431_reg[5] ),
        .I2(p_0_in[1]),
        .I3(\SRL_SIG_reg[1][7]_0 [4]),
        .I4(p_0_in[0]),
        .I5(\r_reg_431[2]_i_2_n_0 ),
        .O(\r_reg_431[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF1B00FFFF1BFF)) 
    \r_reg_431[3]_i_3 
       (.I0(shiftReg_addr),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(\r_reg_431_reg[5] ),
        .I4(p_0_in[1]),
        .I5(\SRL_SIG_reg[1][7]_0 [0]),
        .O(\r_reg_431[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4F444FFF44444444)) 
    \r_reg_431[4]_i_1 
       (.I0(\r_reg_431[4]_i_2_n_0 ),
        .I1(\r_reg_431_reg[2] ),
        .I2(\r_reg_431[4]_i_3_n_0 ),
        .I3(p_0_in[0]),
        .I4(\r_reg_431[5]_i_4_n_0 ),
        .I5(\r_reg_431_reg[2]_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h4F7FFFFF4F7F0000)) 
    \r_reg_431[4]_i_2 
       (.I0(\SRL_SIG_reg[1][7]_0 [7]),
        .I1(\r_reg_431_reg[5] ),
        .I2(p_0_in[1]),
        .I3(\SRL_SIG_reg[1][7]_0 [5]),
        .I4(p_0_in[0]),
        .I5(\r_reg_431[4]_i_4_n_0 ),
        .O(\r_reg_431[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F7F7F4F7F7)) 
    \r_reg_431[4]_i_3 
       (.I0(\SRL_SIG_reg[1][7]_0 [3]),
        .I1(\r_reg_431_reg[5] ),
        .I2(p_0_in[1]),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\r_reg_431[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F7F7F4F7F7)) 
    \r_reg_431[4]_i_4 
       (.I0(\SRL_SIG_reg[1][7]_0 [6]),
        .I1(\r_reg_431_reg[0] ),
        .I2(\r_reg_431_reg[0]_0 ),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(\r_reg_431[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F444FFF44444444)) 
    \r_reg_431[5]_i_1 
       (.I0(\r_reg_431[5]_i_2_n_0 ),
        .I1(\r_reg_431_reg[2] ),
        .I2(\r_reg_431[5]_i_4_n_0 ),
        .I3(p_0_in[0]),
        .I4(\SRL_SIG_reg[0][3]_0 ),
        .I5(\r_reg_431_reg[2]_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFF47CCFFFF47FFFF)) 
    \r_reg_431[5]_i_2 
       (.I0(\SRL_SIG_reg[1][7]_0 [6]),
        .I1(p_0_in[0]),
        .I2(\SRL_SIG_reg[1][7]_0 [7]),
        .I3(\r_reg_431_reg[5] ),
        .I4(p_0_in[1]),
        .I5(\SRL_SIG_reg[1][7]_0 [5]),
        .O(\r_reg_431[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBBBB8BBBB)) 
    \r_reg_431[5]_i_4 
       (.I0(\r_reg_431[7]_i_8_n_0 ),
        .I1(\r_reg_431_reg[5] ),
        .I2(p_0_in[1]),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_0 [2]),
        .I5(\SRL_SIG_reg[1]_1 [2]),
        .O(\r_reg_431[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8BBBBB8BBBB)) 
    \r_reg_431[6]_i_3 
       (.I0(\r_reg_431[7]_i_7_n_0 ),
        .I1(\r_reg_431_reg[5] ),
        .I2(p_0_in[1]),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(\SRL_SIG_reg[0][3]_0 ));
  LUT6 #(
    .INIT(64'hAE00AE000000AE00)) 
    \r_reg_431[7]_i_2 
       (.I0(\r_reg_431[7]_i_3_n_0 ),
        .I1(p_0_in[0]),
        .I2(\SRL_SIG_reg[1][2]_0 ),
        .I3(\r_reg_431_reg[7] ),
        .I4(\r_reg_431_reg[7]_0 ),
        .I5(\SRL_SIG_reg[1][7]_0 [7]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'h00000000B8B800FF)) 
    \r_reg_431[7]_i_3 
       (.I0(\SRL_SIG_reg[1][7]_0 [3]),
        .I1(p_0_in[1]),
        .I2(\SRL_SIG_reg[1][7]_0 [7]),
        .I3(\r_reg_431[7]_i_7_n_0 ),
        .I4(\r_reg_431_reg[5] ),
        .I5(p_0_in[0]),
        .O(\r_reg_431[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h47FF4700)) 
    \r_reg_431[7]_i_4 
       (.I0(\SRL_SIG_reg[1][7]_0 [2]),
        .I1(p_0_in[1]),
        .I2(\SRL_SIG_reg[1][7]_0 [6]),
        .I3(\r_reg_431_reg[5] ),
        .I4(\r_reg_431[7]_i_8_n_0 ),
        .O(\SRL_SIG_reg[1][2]_0 ));
  LUT6 #(
    .INIT(64'h3050305F3F503F5F)) 
    \r_reg_431[7]_i_7 
       (.I0(\SRL_SIG_reg[0]_0 [1]),
        .I1(\SRL_SIG_reg[1]_1 [1]),
        .I2(p_0_in[1]),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(\r_reg_431[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h3050305F3F503F5F)) 
    \r_reg_431[7]_i_8 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(p_0_in[1]),
        .I3(shiftReg_addr),
        .I4(\SRL_SIG_reg[0]_0 [4]),
        .I5(\SRL_SIG_reg[1]_1 [4]),
        .O(\r_reg_431[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_422[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\tmp_reg_422_reg[7] ),
        .I3(\tmp_reg_422_reg[0] ),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_422[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\tmp_reg_422_reg[7] ),
        .I3(\tmp_reg_422_reg[0] ),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_422[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\tmp_reg_422_reg[7] ),
        .I3(\tmp_reg_422_reg[0] ),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_422[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\tmp_reg_422_reg[7] ),
        .I3(\tmp_reg_422_reg[0] ),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_422[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\tmp_reg_422_reg[7] ),
        .I3(\tmp_reg_422_reg[0] ),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_422[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\tmp_reg_422_reg[7] ),
        .I3(\tmp_reg_422_reg[0] ),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_422[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\tmp_reg_422_reg[7] ),
        .I3(\tmp_reg_422_reg[0] ),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_reg_422[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\tmp_reg_422_reg[7] ),
        .I3(\tmp_reg_422_reg[0] ),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w8_d2_S_x0_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_x0_shiftReg_21
   (D,
    Q,
    \SRL_SIG_reg[0][0]_0 ,
    shiftReg_ce,
    ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153,
    ap_clk);
  output [7:0]D;
  output [7:0]Q;
  input \SRL_SIG_reg[0][0]_0 ;
  input shiftReg_ce;
  input [7:0]ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153;
  wire shiftReg_ce;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]),
        .Q(D[0]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]),
        .Q(D[1]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]),
        .Q(D[2]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]),
        .Q(D[3]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]),
        .Q(D[4]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]),
        .Q(D[5]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]),
        .Q(D[6]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]),
        .Q(D[7]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(Q[7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "arithm_accel_fifo_w8_d2_S_x0_shiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_x0_shiftReg_25
   (sub_ln270_fu_157_p2,
    \trunc_ln270_reg_220_reg[7] ,
    \trunc_ln270_reg_220_reg[3] ,
    shiftReg_addr_0,
    shiftReg_addr,
    D,
    Q,
    \SRL_SIG_reg[0][0]_0 ,
    shiftReg_ce,
    ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153,
    ap_clk);
  output [8:0]sub_ln270_fu_157_p2;
  input \trunc_ln270_reg_220_reg[7] ;
  input \trunc_ln270_reg_220_reg[3] ;
  input shiftReg_addr_0;
  input shiftReg_addr;
  input [7:0]D;
  input [7:0]Q;
  input \SRL_SIG_reg[0][0]_0 ;
  input shiftReg_ce;
  input [7:0]ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]Q;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_2 ;
  wire ap_clk;
  wire [7:0]ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153;
  wire [7:0]imgInput1_data_dout;
  wire shiftReg_addr;
  wire shiftReg_addr_0;
  wire shiftReg_ce;
  wire [8:0]sub_ln270_fu_157_p2;
  wire \trunc_ln270_reg_220[3]_i_6_n_0 ;
  wire \trunc_ln270_reg_220[3]_i_7_n_0 ;
  wire \trunc_ln270_reg_220[3]_i_8_n_0 ;
  wire \trunc_ln270_reg_220[3]_i_9_n_0 ;
  wire \trunc_ln270_reg_220[7]_i_6_n_0 ;
  wire \trunc_ln270_reg_220[7]_i_7_n_0 ;
  wire \trunc_ln270_reg_220[7]_i_8_n_0 ;
  wire \trunc_ln270_reg_220[7]_i_9_n_0 ;
  wire \trunc_ln270_reg_220_reg[3] ;
  wire \trunc_ln270_reg_220_reg[3]_i_1_n_0 ;
  wire \trunc_ln270_reg_220_reg[3]_i_1_n_1 ;
  wire \trunc_ln270_reg_220_reg[3]_i_1_n_2 ;
  wire \trunc_ln270_reg_220_reg[3]_i_1_n_3 ;
  wire \trunc_ln270_reg_220_reg[7] ;
  wire \trunc_ln270_reg_220_reg[7]_i_1_n_0 ;
  wire \trunc_ln270_reg_220_reg[7]_i_1_n_1 ;
  wire \trunc_ln270_reg_220_reg[7]_i_1_n_2 ;
  wire \trunc_ln270_reg_220_reg[7]_i_1_n_3 ;
  wire [3:0]\NLW_tmp_reg_215_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_reg_215_reg[0]_i_2_O_UNCONNECTED ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[0]),
        .Q(\SRL_SIG_reg[0]_1 [0]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[1]),
        .Q(\SRL_SIG_reg[0]_1 [1]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[2]),
        .Q(\SRL_SIG_reg[0]_1 [2]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[3]),
        .Q(\SRL_SIG_reg[0]_1 [3]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[4]),
        .Q(\SRL_SIG_reg[0]_1 [4]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[5]),
        .Q(\SRL_SIG_reg[0]_1 [5]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[6]),
        .Q(\SRL_SIG_reg[0]_1 [6]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(ap_phi_reg_pp0_iter4_localbuffer_V_7_reg_153[7]),
        .Q(\SRL_SIG_reg[0]_1 [7]),
        .R(\SRL_SIG_reg[0][0]_0 ));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_1 [0]),
        .Q(\SRL_SIG_reg[1]_2 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_1 [1]),
        .Q(\SRL_SIG_reg[1]_2 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_1 [2]),
        .Q(\SRL_SIG_reg[1]_2 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_1 [3]),
        .Q(\SRL_SIG_reg[1]_2 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_1 [4]),
        .Q(\SRL_SIG_reg[1]_2 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_1 [5]),
        .Q(\SRL_SIG_reg[1]_2 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_1 [6]),
        .Q(\SRL_SIG_reg[1]_2 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_1 [7]),
        .Q(\SRL_SIG_reg[1]_2 [7]),
        .R(1'b0));
  CARRY4 \tmp_reg_215_reg[0]_i_2 
       (.CI(\trunc_ln270_reg_220_reg[7]_i_1_n_0 ),
        .CO(\NLW_tmp_reg_215_reg[0]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_reg_215_reg[0]_i_2_O_UNCONNECTED [3:1],sub_ln270_fu_157_p2[8]}),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln270_reg_220[3]_i_2 
       (.I0(\SRL_SIG_reg[1]_2 [3]),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\trunc_ln270_reg_220_reg[7] ),
        .I3(\trunc_ln270_reg_220_reg[3] ),
        .O(imgInput1_data_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln270_reg_220[3]_i_3 
       (.I0(\SRL_SIG_reg[1]_2 [2]),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\trunc_ln270_reg_220_reg[7] ),
        .I3(\trunc_ln270_reg_220_reg[3] ),
        .O(imgInput1_data_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln270_reg_220[3]_i_4 
       (.I0(\SRL_SIG_reg[1]_2 [1]),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\trunc_ln270_reg_220_reg[7] ),
        .I3(\trunc_ln270_reg_220_reg[3] ),
        .O(imgInput1_data_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln270_reg_220[3]_i_5 
       (.I0(\SRL_SIG_reg[1]_2 [0]),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\trunc_ln270_reg_220_reg[7] ),
        .I3(\trunc_ln270_reg_220_reg[3] ),
        .O(imgInput1_data_dout[0]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \trunc_ln270_reg_220[3]_i_6 
       (.I0(shiftReg_addr_0),
        .I1(\SRL_SIG_reg[0]_1 [3]),
        .I2(\SRL_SIG_reg[1]_2 [3]),
        .I3(shiftReg_addr),
        .I4(D[3]),
        .I5(Q[3]),
        .O(\trunc_ln270_reg_220[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \trunc_ln270_reg_220[3]_i_7 
       (.I0(shiftReg_addr_0),
        .I1(\SRL_SIG_reg[0]_1 [2]),
        .I2(\SRL_SIG_reg[1]_2 [2]),
        .I3(shiftReg_addr),
        .I4(D[2]),
        .I5(Q[2]),
        .O(\trunc_ln270_reg_220[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \trunc_ln270_reg_220[3]_i_8 
       (.I0(shiftReg_addr_0),
        .I1(\SRL_SIG_reg[0]_1 [1]),
        .I2(\SRL_SIG_reg[1]_2 [1]),
        .I3(shiftReg_addr),
        .I4(D[1]),
        .I5(Q[1]),
        .O(\trunc_ln270_reg_220[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \trunc_ln270_reg_220[3]_i_9 
       (.I0(shiftReg_addr_0),
        .I1(\SRL_SIG_reg[0]_1 [0]),
        .I2(\SRL_SIG_reg[1]_2 [0]),
        .I3(shiftReg_addr),
        .I4(D[0]),
        .I5(Q[0]),
        .O(\trunc_ln270_reg_220[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln270_reg_220[7]_i_2 
       (.I0(\SRL_SIG_reg[1]_2 [7]),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\trunc_ln270_reg_220_reg[7] ),
        .I3(\trunc_ln270_reg_220_reg[3] ),
        .O(imgInput1_data_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln270_reg_220[7]_i_3 
       (.I0(\SRL_SIG_reg[1]_2 [6]),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\trunc_ln270_reg_220_reg[7] ),
        .I3(\trunc_ln270_reg_220_reg[3] ),
        .O(imgInput1_data_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln270_reg_220[7]_i_4 
       (.I0(\SRL_SIG_reg[1]_2 [5]),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\trunc_ln270_reg_220_reg[7] ),
        .I3(\trunc_ln270_reg_220_reg[3] ),
        .O(imgInput1_data_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \trunc_ln270_reg_220[7]_i_5 
       (.I0(\SRL_SIG_reg[1]_2 [4]),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\trunc_ln270_reg_220_reg[7] ),
        .I3(\trunc_ln270_reg_220_reg[3] ),
        .O(imgInput1_data_dout[4]));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \trunc_ln270_reg_220[7]_i_6 
       (.I0(shiftReg_addr_0),
        .I1(\SRL_SIG_reg[0]_1 [7]),
        .I2(\SRL_SIG_reg[1]_2 [7]),
        .I3(shiftReg_addr),
        .I4(D[7]),
        .I5(Q[7]),
        .O(\trunc_ln270_reg_220[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \trunc_ln270_reg_220[7]_i_7 
       (.I0(shiftReg_addr_0),
        .I1(\SRL_SIG_reg[0]_1 [6]),
        .I2(\SRL_SIG_reg[1]_2 [6]),
        .I3(shiftReg_addr),
        .I4(D[6]),
        .I5(Q[6]),
        .O(\trunc_ln270_reg_220[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \trunc_ln270_reg_220[7]_i_8 
       (.I0(shiftReg_addr_0),
        .I1(\SRL_SIG_reg[0]_1 [5]),
        .I2(\SRL_SIG_reg[1]_2 [5]),
        .I3(shiftReg_addr),
        .I4(D[5]),
        .I5(Q[5]),
        .O(\trunc_ln270_reg_220[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \trunc_ln270_reg_220[7]_i_9 
       (.I0(shiftReg_addr_0),
        .I1(\SRL_SIG_reg[0]_1 [4]),
        .I2(\SRL_SIG_reg[1]_2 [4]),
        .I3(shiftReg_addr),
        .I4(D[4]),
        .I5(Q[4]),
        .O(\trunc_ln270_reg_220[7]_i_9_n_0 ));
  CARRY4 \trunc_ln270_reg_220_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln270_reg_220_reg[3]_i_1_n_0 ,\trunc_ln270_reg_220_reg[3]_i_1_n_1 ,\trunc_ln270_reg_220_reg[3]_i_1_n_2 ,\trunc_ln270_reg_220_reg[3]_i_1_n_3 }),
        .CYINIT(1'b1),
        .DI(imgInput1_data_dout[3:0]),
        .O(sub_ln270_fu_157_p2[3:0]),
        .S({\trunc_ln270_reg_220[3]_i_6_n_0 ,\trunc_ln270_reg_220[3]_i_7_n_0 ,\trunc_ln270_reg_220[3]_i_8_n_0 ,\trunc_ln270_reg_220[3]_i_9_n_0 }));
  CARRY4 \trunc_ln270_reg_220_reg[7]_i_1 
       (.CI(\trunc_ln270_reg_220_reg[3]_i_1_n_0 ),
        .CO({\trunc_ln270_reg_220_reg[7]_i_1_n_0 ,\trunc_ln270_reg_220_reg[7]_i_1_n_1 ,\trunc_ln270_reg_220_reg[7]_i_1_n_2 ,\trunc_ln270_reg_220_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(imgInput1_data_dout[7:4]),
        .O(sub_ln270_fu_157_p2[7:4]),
        .S({\trunc_ln270_reg_220[7]_i_6_n_0 ,\trunc_ln270_reg_220[7]_i_7_n_0 ,\trunc_ln270_reg_220[7]_i_8_n_0 ,\trunc_ln270_reg_220[7]_i_9_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_fifo_w8_d2_S_x_shiftReg
   (\SRL_SIG_reg[0][7]_0 ,
    \tmp_reg_164_reg[0] ,
    \tmp_reg_164_reg[0]_0 ,
    shiftReg_ce,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[0][7]_0 ;
  input \tmp_reg_164_reg[0] ;
  input \tmp_reg_164_reg[0]_0 ;
  input shiftReg_ce;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg_n_0_[0][0] ;
  wire \SRL_SIG_reg_n_0_[0][1] ;
  wire \SRL_SIG_reg_n_0_[0][2] ;
  wire \SRL_SIG_reg_n_0_[0][3] ;
  wire \SRL_SIG_reg_n_0_[0][4] ;
  wire \SRL_SIG_reg_n_0_[0][5] ;
  wire \SRL_SIG_reg_n_0_[0][6] ;
  wire \SRL_SIG_reg_n_0_[0][7] ;
  wire \SRL_SIG_reg_n_0_[1][0] ;
  wire \SRL_SIG_reg_n_0_[1][1] ;
  wire \SRL_SIG_reg_n_0_[1][2] ;
  wire \SRL_SIG_reg_n_0_[1][3] ;
  wire \SRL_SIG_reg_n_0_[1][4] ;
  wire \SRL_SIG_reg_n_0_[1][5] ;
  wire \SRL_SIG_reg_n_0_[1][6] ;
  wire \SRL_SIG_reg_n_0_[1][7] ;
  wire ap_clk;
  wire shiftReg_ce;
  wire \tmp_reg_164_reg[0] ;
  wire \tmp_reg_164_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg_n_0_[0][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg_n_0_[0][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg_n_0_[0][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg_n_0_[0][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg_n_0_[0][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg_n_0_[0][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg_n_0_[0][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg_n_0_[0][7] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][0] ),
        .Q(\SRL_SIG_reg_n_0_[1][0] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][1] ),
        .Q(\SRL_SIG_reg_n_0_[1][1] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][2] ),
        .Q(\SRL_SIG_reg_n_0_[1][2] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][3] ),
        .Q(\SRL_SIG_reg_n_0_[1][3] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][4] ),
        .Q(\SRL_SIG_reg_n_0_[1][4] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][5] ),
        .Q(\SRL_SIG_reg_n_0_[1][5] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][6] ),
        .Q(\SRL_SIG_reg_n_0_[1][6] ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg_n_0_[0][7] ),
        .Q(\SRL_SIG_reg_n_0_[1][7] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_164[0]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][0] ),
        .I1(\tmp_reg_164_reg[0] ),
        .I2(\tmp_reg_164_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][0] ),
        .O(\SRL_SIG_reg[0][7]_0 [0]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_164[1]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][1] ),
        .I1(\tmp_reg_164_reg[0] ),
        .I2(\tmp_reg_164_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][1] ),
        .O(\SRL_SIG_reg[0][7]_0 [1]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_164[2]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][2] ),
        .I1(\tmp_reg_164_reg[0] ),
        .I2(\tmp_reg_164_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][2] ),
        .O(\SRL_SIG_reg[0][7]_0 [2]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_164[3]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][3] ),
        .I1(\tmp_reg_164_reg[0] ),
        .I2(\tmp_reg_164_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][3] ),
        .O(\SRL_SIG_reg[0][7]_0 [3]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_164[4]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][4] ),
        .I1(\tmp_reg_164_reg[0] ),
        .I2(\tmp_reg_164_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][4] ),
        .O(\SRL_SIG_reg[0][7]_0 [4]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_164[5]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][5] ),
        .I1(\tmp_reg_164_reg[0] ),
        .I2(\tmp_reg_164_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][5] ),
        .O(\SRL_SIG_reg[0][7]_0 [5]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_164[6]_i_1 
       (.I0(\SRL_SIG_reg_n_0_[0][6] ),
        .I1(\tmp_reg_164_reg[0] ),
        .I2(\tmp_reg_164_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][6] ),
        .O(\SRL_SIG_reg[0][7]_0 [6]));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \tmp_reg_164[7]_i_2 
       (.I0(\SRL_SIG_reg_n_0_[0][7] ),
        .I1(\tmp_reg_164_reg[0] ),
        .I2(\tmp_reg_164_reg[0]_0 ),
        .I3(\SRL_SIG_reg_n_0_[1][7] ),
        .O(\SRL_SIG_reg[0][7]_0 [7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem0_m_axi
   (full_n_reg,
    gmem0_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    Q,
    \data_p2_reg[74] ,
    load_p1_from_p2,
    m_axi_gmem0_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \data_p1_reg[7] ,
    ap_clk,
    D,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    ap_rst_n_inv,
    ap_rst_n,
    m_axi_gmem0_ARREADY,
    Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID,
    Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY,
    \data_p2_reg[74]_0 ,
    E,
    \data_p1_reg[74] );
  output full_n_reg;
  output gmem0_ARREADY;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [0:0]Q;
  output [10:0]\data_p2_reg[74] ;
  output load_p1_from_p2;
  output [61:0]m_axi_gmem0_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output [7:0]\data_p1_reg[7] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_RVALID;
  input ap_rst_n_inv;
  input ap_rst_n;
  input m_axi_gmem0_ARREADY;
  input Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID;
  input Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY;
  input [74:0]\data_p2_reg[74]_0 ;
  input [0:0]E;
  input [10:0]\data_p1_reg[74] ;

  wire Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID;
  wire Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY;
  wire [32:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [10:0]\data_p1_reg[74] ;
  wire [7:0]\data_p1_reg[7] ;
  wire [10:0]\data_p2_reg[74] ;
  wire [74:0]\data_p2_reg[74]_0 ;
  wire full_n_reg;
  wire gmem0_ARREADY;
  wire load_p1_from_p2;
  wire [61:0]m_axi_gmem0_ARADDR;
  wire m_axi_gmem0_ARREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem0_m_axi_read bus_read
       (.Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID),
        .Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY),
        .D(D),
        .E(E),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p1_reg[74] (\data_p1_reg[74] ),
        .\data_p1_reg[7] (\data_p1_reg[7] ),
        .\data_p2_reg[74] (\data_p2_reg[74] ),
        .\data_p2_reg[74]_0 (\data_p2_reg[74]_0 ),
        .full_n_reg(full_n_reg),
        .load_p1_from_p2(load_p1_from_p2),
        .m_axi_gmem0_ARADDR(m_axi_gmem0_ARADDR),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .s_ready_t_reg(gmem0_ARREADY));
endmodule

(* ORIG_REF_NAME = "arithm_accel_gmem0_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem0_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    DI,
    Q,
    \dout_buf_reg[16]_0 ,
    \dout_buf_reg[34]_0 ,
    \dout_buf_reg[17]_0 ,
    \dout_buf_reg[18]_0 ,
    \dout_buf_reg[19]_0 ,
    \dout_buf_reg[20]_0 ,
    \dout_buf_reg[21]_0 ,
    \dout_buf_reg[22]_0 ,
    \dout_buf_reg[23]_0 ,
    \bus_wide_gen.data_buf01_in ,
    S,
    \mOutPtr_reg[6]_0 ,
    ap_clk,
    D,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    ap_rst_n_inv,
    ap_rst_n,
    \bus_wide_gen.last_split ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf1__0 ,
    \mOutPtr_reg[7]_0 );
  output full_n_reg_0;
  output beat_valid;
  output [3:0]DI;
  output [2:0]Q;
  output \dout_buf_reg[16]_0 ;
  output [32:0]\dout_buf_reg[34]_0 ;
  output \dout_buf_reg[17]_0 ;
  output \dout_buf_reg[18]_0 ;
  output \dout_buf_reg[19]_0 ;
  output \dout_buf_reg[20]_0 ;
  output \dout_buf_reg[21]_0 ;
  output \dout_buf_reg[22]_0 ;
  output \dout_buf_reg[23]_0 ;
  output [7:0]\bus_wide_gen.data_buf01_in ;
  output [3:0]S;
  output [2:0]\mOutPtr_reg[6]_0 ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_RVALID;
  input ap_rst_n_inv;
  input ap_rst_n;
  input \bus_wide_gen.last_split ;
  input [1:0]\bus_wide_gen.data_buf_reg[8] ;
  input \bus_wide_gen.data_buf1__0 ;
  input [6:0]\mOutPtr_reg[7]_0 ;

  wire [32:0]D;
  wire [3:0]DI;
  wire [2:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire [1:0]\bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.last_split ;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[34]_i_2_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire \dout_buf_reg[16]_0 ;
  wire \dout_buf_reg[17]_0 ;
  wire \dout_buf_reg[18]_0 ;
  wire \dout_buf_reg[19]_0 ;
  wire \dout_buf_reg[20]_0 ;
  wire \dout_buf_reg[21]_0 ;
  wire \dout_buf_reg[22]_0 ;
  wire \dout_buf_reg[23]_0 ;
  wire [32:0]\dout_buf_reg[34]_0 ;
  wire dout_valid_i_1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__0_n_0;
  wire empty_n_i_3__0_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1_n_0;
  wire full_n_i_3_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[7]_i_1_n_0 ;
  wire [7:6]mOutPtr_reg;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire [6:0]\mOutPtr_reg[7]_0 ;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire mem_reg_i_10_n_0;
  wire mem_reg_i_11_n_0;
  wire mem_reg_i_12_n_0;
  wire mem_reg_i_13_n_0;
  wire mem_reg_i_14_n_0;
  wire mem_reg_i_9_n_0;
  wire mem_reg_n_32;
  wire mem_reg_n_33;
  wire p_1_in;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2_n_0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1_n_0 ;
  wire \waddr[1]_i_1_n_0 ;
  wire \waddr[2]_i_1_n_0 ;
  wire \waddr[3]_i_1__0_n_0 ;
  wire \waddr[4]_i_1_n_0 ;
  wire \waddr[5]_i_1__0_n_0 ;
  wire \waddr[6]_i_1_n_0 ;
  wire \waddr[6]_i_2_n_0 ;
  wire \waddr[7]_i_2_n_0 ;
  wire \waddr[7]_i_3_n_0 ;
  wire \waddr[7]_i_4_n_0 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(\dout_buf_reg[34]_0 [0]),
        .I1(\dout_buf_reg[34]_0 [16]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [24]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [8]),
        .O(\bus_wide_gen.data_buf01_in [0]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(\dout_buf_reg[34]_0 [18]),
        .I1(\dout_buf_reg[34]_0 [26]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [10]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[18]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(\dout_buf_reg[34]_0 [19]),
        .I1(\dout_buf_reg[34]_0 [27]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [11]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(\dout_buf_reg[34]_0 [20]),
        .I1(\dout_buf_reg[34]_0 [28]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [12]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(\dout_buf_reg[34]_0 [21]),
        .I1(\dout_buf_reg[34]_0 [29]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [13]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(\dout_buf_reg[34]_0 [22]),
        .I1(\dout_buf_reg[34]_0 [30]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [14]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[15]_i_4 
       (.I0(\dout_buf_reg[34]_0 [23]),
        .I1(\dout_buf_reg[34]_0 [31]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [15]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(\dout_buf_reg[34]_0 [1]),
        .I1(\dout_buf_reg[34]_0 [17]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [25]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [9]),
        .O(\bus_wide_gen.data_buf01_in [1]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(\dout_buf_reg[34]_0 [2]),
        .I1(\dout_buf_reg[34]_0 [18]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [26]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [10]),
        .O(\bus_wide_gen.data_buf01_in [2]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(\dout_buf_reg[34]_0 [3]),
        .I1(\dout_buf_reg[34]_0 [19]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [27]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [11]),
        .O(\bus_wide_gen.data_buf01_in [3]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(\dout_buf_reg[34]_0 [4]),
        .I1(\dout_buf_reg[34]_0 [20]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [28]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [12]),
        .O(\bus_wide_gen.data_buf01_in [4]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(\dout_buf_reg[34]_0 [5]),
        .I1(\dout_buf_reg[34]_0 [21]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [29]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [13]),
        .O(\bus_wide_gen.data_buf01_in [5]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(\dout_buf_reg[34]_0 [6]),
        .I1(\dout_buf_reg[34]_0 [22]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [30]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [14]),
        .O(\bus_wide_gen.data_buf01_in [6]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(\dout_buf_reg[34]_0 [7]),
        .I1(\dout_buf_reg[34]_0 [23]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [31]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [15]),
        .O(\bus_wide_gen.data_buf01_in [7]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(\dout_buf_reg[34]_0 [16]),
        .I1(\dout_buf_reg[34]_0 [24]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [8]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(\dout_buf_reg[34]_0 [17]),
        .I1(\dout_buf_reg[34]_0 [25]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [9]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \dout_buf[34]_i_1 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.last_split ),
        .I2(empty_n_reg_n_0),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_0 ),
        .Q(\dout_buf_reg[34]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_valid_i_1
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(\bus_wide_gen.last_split ),
        .O(dout_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1_n_0),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FFFE00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__0_n_0),
        .I1(Q[1]),
        .I2(empty_n_i_3__0_n_0),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__0
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(empty_n_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__0
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DI[1]),
        .O(empty_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(m_axi_gmem0_RVALID),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(mOutPtr_reg[7]),
        .I3(mOutPtr_reg[6]),
        .I4(full_n_i_3_n_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3
       (.I0(DI[3]),
        .I1(DI[2]),
        .I2(DI[1]),
        .I3(Q[0]),
        .O(full_n_i_3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[7]_i_1 
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem0_RVALID),
        .I2(pop),
        .O(\mOutPtr[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[7]_0 [0]),
        .Q(DI[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[7]_0 [1]),
        .Q(DI[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[7]_0 [2]),
        .Q(DI[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[7]_0 [3]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[7]_0 [4]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[7]_0 [5]),
        .Q(mOutPtr_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1_n_0 ),
        .D(\mOutPtr_reg[7]_0 [6]),
        .Q(mOutPtr_reg[7]),
        .R(ap_rst_n_inv));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem0_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_32,mem_reg_n_33}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem0_RVALID,m_axi_gmem0_RVALID,m_axi_gmem0_RVALID,m_axi_gmem0_RVALID}));
  LUT6 #(
    .INIT(64'h6666AAAAAAA2AAAA)) 
    mem_reg_i_1
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_0),
        .I3(mem_reg_i_10_n_0),
        .I4(pop),
        .I5(mem_reg_i_11_n_0),
        .O(rnext[7]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_10
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .O(mem_reg_i_10_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_11
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    mem_reg_i_12
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[3]),
        .I3(raddr[2]),
        .I4(mem_reg_i_14_n_0),
        .O(mem_reg_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_13
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_13_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_14
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'h3333CCCCCCC4CCCC)) 
    mem_reg_i_2
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_0),
        .I3(mem_reg_i_10_n_0),
        .I4(pop),
        .I5(mem_reg_i_11_n_0),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h38B0)) 
    mem_reg_i_3
       (.I0(mem_reg_i_12_n_0),
        .I1(pop),
        .I2(raddr[5]),
        .I3(mem_reg_i_13_n_0),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hB0B038B0B0B0B0B0)) 
    mem_reg_i_4
       (.I0(mem_reg_i_12_n_0),
        .I1(pop),
        .I2(raddr[4]),
        .I3(raddr[2]),
        .I4(mem_reg_i_9_n_0),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h38B0B0B0B0B0B0B0)) 
    mem_reg_i_5
       (.I0(mem_reg_i_12_n_0),
        .I1(pop),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'hF0F0FFFF0F070000)) 
    mem_reg_i_6
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9_n_0),
        .I3(mem_reg_i_10_n_0),
        .I4(pop),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h6A)) 
    mem_reg_i_7
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_9
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__1
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__0
       (.I0(Q[2]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_0_out_carry_i_1
       (.I0(m_axi_gmem0_RVALID),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__0
       (.I0(DI[3]),
        .I1(Q[1]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__0
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__0
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__0
       (.I0(DI[1]),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(m_axi_gmem0_RVALID),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(q_tmp[34]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1
       (.I0(DI[3]),
        .I1(DI[2]),
        .I2(DI[1]),
        .I3(show_ahead_i_2_n_0),
        .I4(Q[0]),
        .I5(pop),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    show_ahead_i_2
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(full_n_reg_0),
        .I3(m_axi_gmem0_RVALID),
        .I4(mOutPtr_reg[6]),
        .I5(mOutPtr_reg[7]),
        .O(show_ahead_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__0 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__0 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1 
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem0_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2 
       (.I0(\waddr[7]_i_3_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1_n_0 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1_n_0 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1_n_0 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__0_n_0 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1_n_0 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__0_n_0 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1_n_0 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2_n_0 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem0_m_axi_fifo
   (fifo_burst_ready,
    \bus_wide_gen.last_split ,
    pout17_out,
    sel,
    D,
    \q_reg[11]_0 ,
    \bus_wide_gen.data_buf1__0 ,
    \q_reg[11]_1 ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[8] ,
    \could_multi_bursts.loop_cnt_reg[2] ,
    s_ready_t_reg,
    \q_reg[11]_2 ,
    SR,
    in,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    \pout_reg[3] ,
    beat_valid,
    \pout_reg[3]_0 ,
    \pout_reg[3]_1 ,
    \bus_wide_gen.ready_for_data__0 ,
    Q,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[17] ,
    \bus_wide_gen.data_buf_reg[18] ,
    \bus_wide_gen.data_buf_reg[19] ,
    \bus_wide_gen.data_buf_reg[20] ,
    \bus_wide_gen.data_buf_reg[21] ,
    \bus_wide_gen.data_buf_reg[22] ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \could_multi_bursts.next_loop ,
    m_axi_gmem0_ARREADY,
    data_vld_reg_0,
    data_vld_reg_1,
    fifo_rctl_ready,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \q_reg[11]_3 ,
    rdata_ack_t,
    \bus_wide_gen.rdata_valid_t_reg ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf_reg[15]_0 ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf01_in ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 );
  output fifo_burst_ready;
  output \bus_wide_gen.last_split ;
  output pout17_out;
  output sel;
  output [23:0]D;
  output [1:0]\q_reg[11]_0 ;
  output \bus_wide_gen.data_buf1__0 ;
  output \q_reg[11]_1 ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[8] ;
  output \could_multi_bursts.loop_cnt_reg[2] ;
  output s_ready_t_reg;
  output \q_reg[11]_2 ;
  output [0:0]SR;
  output [3:0]in;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input [32:0]\pout_reg[3] ;
  input beat_valid;
  input \pout_reg[3]_0 ;
  input \pout_reg[3]_1 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input [7:0]Q;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[17] ;
  input \bus_wide_gen.data_buf_reg[18] ;
  input \bus_wide_gen.data_buf_reg[19] ;
  input \bus_wide_gen.data_buf_reg[20] ;
  input \bus_wide_gen.data_buf_reg[21] ;
  input \bus_wide_gen.data_buf_reg[22] ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \could_multi_bursts.next_loop ;
  input m_axi_gmem0_ARREADY;
  input data_vld_reg_0;
  input data_vld_reg_1;
  input fifo_rctl_ready;
  input [9:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input [5:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  input [1:0]\q_reg[11]_3 ;
  input rdata_ack_t;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input \bus_wide_gen.data_buf_reg[15] ;
  input [15:0]\bus_wide_gen.data_buf_reg[15]_0 ;
  input \bus_wide_gen.data_buf_reg[14] ;
  input \bus_wide_gen.data_buf_reg[13] ;
  input \bus_wide_gen.data_buf_reg[12] ;
  input \bus_wide_gen.data_buf_reg[11] ;
  input \bus_wide_gen.data_buf_reg[10] ;
  input \bus_wide_gen.data_buf_reg[9] ;
  input \bus_wide_gen.data_buf_reg[8] ;
  input [7:0]\bus_wide_gen.data_buf01_in ;
  input \q_reg[9]_0 ;
  input \q_reg[8]_0 ;

  wire [23:0]D;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire burst_valid;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf[15]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_3_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_8_n_0 ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire [15:0]\bus_wide_gen.data_buf_reg[15]_0 ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[17] ;
  wire \bus_wide_gen.data_buf_reg[18] ;
  wire \bus_wide_gen.data_buf_reg[19] ;
  wire \bus_wide_gen.data_buf_reg[20] ;
  wire \bus_wide_gen.data_buf_reg[21] ;
  wire \bus_wide_gen.data_buf_reg[22] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.last_beat__0 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.next_split__0 ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [1:0]\bus_wide_gen.split_cnt__5 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [1:0]\bus_wide_gen.tail_split ;
  wire [11:8]\bus_wide_gen.tmp_burst_info ;
  wire [9:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [5:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.loop_cnt_reg[2] ;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1_n_0;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire data_vld_reg_n_0;
  wire empty_n_i_3_n_0;
  wire empty_n_i_4_n_0;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1__0_n_0;
  wire full_n_i_2_n_0;
  wire [3:0]in;
  wire m_axi_gmem0_ARREADY;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire p_27_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire [32:0]\pout_reg[3] ;
  wire \pout_reg[3]_0 ;
  wire \pout_reg[3]_1 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire [1:0]\q_reg[11]_0 ;
  wire \q_reg[11]_1 ;
  wire \q_reg[11]_2 ;
  wire [1:0]\q_reg[11]_3 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire \q_reg_n_0_[0] ;
  wire \q_reg_n_0_[1] ;
  wire \q_reg_n_0_[2] ;
  wire \q_reg_n_0_[3] ;
  wire rdata_ack_t;
  wire s_ready_t_reg;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire sel;

  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [0]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\pout_reg[3] [0]),
        .I5(\bus_wide_gen.data_buf01_in [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[10] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [10]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I5(\pout_reg[3] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[11] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [11]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I5(\pout_reg[3] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[12] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [12]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I5(\pout_reg[3] [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[13] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [13]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I5(\pout_reg[3] [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[14] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [14]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I5(\pout_reg[3] [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [15]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I5(\pout_reg[3] [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h4400440044007400)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\bus_wide_gen.data_buf[15]_i_5_n_0 ),
        .I1(p_27_in),
        .I2(beat_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.split_cnt__5 [1]),
        .I5(\bus_wide_gen.split_cnt__5 [0]),
        .O(\bus_wide_gen.first_split ));
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(p_27_in),
        .I2(\bus_wide_gen.data_buf[15]_i_5_n_0 ),
        .O(\bus_wide_gen.data_buf1__0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT5 #(
    .INIT(32'h7BD07BDE)) 
    \bus_wide_gen.data_buf[15]_i_5 
       (.I0(\q_reg[11]_0 [1]),
        .I1(\q_reg[11]_0 [0]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(p_27_in),
        .O(\bus_wide_gen.data_buf[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[16] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(\pout_reg[3] [16]),
        .I4(\pout_reg[3] [24]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[17] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(\pout_reg[3] [17]),
        .I4(\pout_reg[3] [25]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[18] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(\pout_reg[3] [18]),
        .I4(\pout_reg[3] [26]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[19] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(\pout_reg[3] [19]),
        .I4(\pout_reg[3] [27]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [1]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\pout_reg[3] [1]),
        .I5(\bus_wide_gen.data_buf01_in [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[20] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(\pout_reg[3] [20]),
        .I4(\pout_reg[3] [28]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[21] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(\pout_reg[3] [21]),
        .I4(\pout_reg[3] [29]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[22] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(\pout_reg[3] [22]),
        .I4(\pout_reg[3] [30]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\q_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .I3(\pout_reg[3] [23]),
        .I4(\pout_reg[3] [31]),
        .I5(\bus_wide_gen.data_buf[23]_i_6_n_0 ),
        .O(D[23]));
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_3 
       (.I0(\bus_wide_gen.data_buf1__0 ),
        .I1(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7DF0FF7000000000)) 
    \bus_wide_gen.data_buf[23]_i_4 
       (.I0(p_27_in),
        .I1(\q_reg[11]_0 [1]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\q_reg[11]_0 [0]),
        .I5(\bus_wide_gen.ready_for_data__0 ),
        .O(\bus_wide_gen.next_split__0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \bus_wide_gen.data_buf[23]_i_5 
       (.I0(\q_reg[11]_0 [0]),
        .I1(\q_reg[11]_0 [1]),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[23]_i_6 
       (.I0(\q_reg[11]_0 [0]),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\q_reg[11]_0 [1]),
        .O(\bus_wide_gen.data_buf[23]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \bus_wide_gen.data_buf[23]_i_7 
       (.I0(\bus_wide_gen.data_buf[23]_i_8_n_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(p_27_in));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_wide_gen.data_buf[23]_i_8 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(burst_valid),
        .I5(beat_valid),
        .O(\bus_wide_gen.data_buf[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [2]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\pout_reg[3] [2]),
        .I5(\bus_wide_gen.data_buf01_in [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \bus_wide_gen.data_buf[31]_i_1__0 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .O(\q_reg[11]_2 ));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [3]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\pout_reg[3] [3]),
        .I5(\bus_wide_gen.data_buf01_in [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [4]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\pout_reg[3] [4]),
        .I5(\bus_wide_gen.data_buf01_in [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [5]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\pout_reg[3] [5]),
        .I5(\bus_wide_gen.data_buf01_in [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [6]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\pout_reg[3] [6]),
        .I5(\bus_wide_gen.data_buf01_in [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[7]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [7]),
        .I3(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I4(\pout_reg[3] [7]),
        .I5(\bus_wide_gen.data_buf01_in [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[8] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [8]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I5(\pout_reg[3] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[9] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [9]),
        .I4(\bus_wide_gen.data_buf[23]_i_3_n_0 ),
        .I5(\pout_reg[3] [9]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.len_cnt[7]_i_1 
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.last_split ),
        .I2(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hC408000044008008)) 
    \bus_wide_gen.len_cnt[7]_i_2 
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.tail_split [0]),
        .I3(\bus_wide_gen.split_cnt__5 [0]),
        .I4(\bus_wide_gen.split_cnt__5 [1]),
        .I5(\bus_wide_gen.tail_split [1]),
        .O(\bus_wide_gen.last_split ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    \bus_wide_gen.rdata_valid_t_i_1 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(\bus_wide_gen.first_split ),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'h0000000002FE0000)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.next_split__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\bus_wide_gen.split_cnt__5 [0]),
        .I4(ap_rst_n),
        .I5(\bus_wide_gen.last_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h000000002EE20000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ),
        .I2(\bus_wide_gen.split_cnt__5 [1]),
        .I3(\bus_wide_gen.split_cnt__5 [0]),
        .I4(ap_rst_n),
        .I5(\bus_wide_gen.last_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hCECC)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(\q_reg[11]_0 [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(p_27_in),
        .O(\bus_wide_gen.split_cnt__5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT4 #(
    .INIT(16'hF2F0)) 
    \bus_wide_gen.split_cnt_buf[1]_i_4 
       (.I0(\q_reg[11]_0 [0]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(p_27_in),
        .O(\bus_wide_gen.split_cnt__5 [0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.arlen_buf_reg[3]_0 [4]),
        .O(\could_multi_bursts.loop_cnt_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[0]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[1]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[2]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[3]_i_1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_2 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] [8]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [4]),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [7]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [9]),
        .O(\sect_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_3 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] [5]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [4]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [6]),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(sel),
        .O(data_vld_i_1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h8F)) 
    empty_n_i_1
       (.I0(\bus_wide_gen.last_split ),
        .I1(\bus_wide_gen.last_beat__0 ),
        .I2(burst_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    empty_n_i_2
       (.I0(beat_valid),
        .I1(burst_valid),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(empty_n_i_3_n_0),
        .I5(empty_n_i_4_n_0),
        .O(\bus_wide_gen.last_beat__0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    empty_n_i_3
       (.I0(Q[2]),
        .I1(\q_reg_n_0_[2] ),
        .I2(Q[1]),
        .I3(\q_reg_n_0_[1] ),
        .O(empty_n_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    empty_n_i_4
       (.I0(\q_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\q_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(empty_n_i_4_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F555)) 
    full_n_i_1__0
       (.I0(ap_rst_n),
        .I1(full_n_i_2_n_0),
        .I2(pop0),
        .I3(data_vld_reg_n_0),
        .I4(fifo_burst_ready),
        .O(full_n_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2
       (.I0(data_vld_reg_n_0),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_burst_ready),
        .O(full_n_i_2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[4][0]_srl5_i_1 
       (.I0(m_axi_gmem0_ARREADY),
        .I1(data_vld_reg_0),
        .I2(fifo_burst_ready),
        .I3(data_vld_reg_1),
        .I4(fifo_rctl_ready),
        .O(sel));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][10]_srl5_i_1 
       (.I0(\q_reg[11]_3 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [10]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][11]_srl5_i_1 
       (.I0(\q_reg[11]_3 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [11]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][8]_srl5_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\q_reg[8]_0 ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][9]_srl5_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\q_reg[9]_0 ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(sel),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(sel),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(sel),
        .O(\pout[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAA000000000000)) 
    \pout[3]_i_5 
       (.I0(sel),
        .I1(\bus_wide_gen.last_split ),
        .I2(\pout_reg[3] [32]),
        .I3(beat_valid),
        .I4(\pout_reg[3]_0 ),
        .I5(\pout_reg[3]_1 ),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[11]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[11]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\bus_wide_gen.tail_split [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\bus_wide_gen.tail_split [1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem0_m_axi_fifo__parameterized0
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    next_rreq,
    E,
    D,
    S,
    \q_reg[74]_0 ,
    \q_reg[72]_0 ,
    \q_reg[68]_0 ,
    \q_reg[64]_0 ,
    \end_addr_buf_reg[63] ,
    invalid_len_event0,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    p_20_in,
    Q,
    sect_cnt0,
    last_sect_carry__3,
    fifo_rreq_valid_buf_reg,
    CO,
    fifo_rreq_valid_buf_reg_0,
    full_n_reg_0,
    last_sect_carry__3_0,
    \q_reg[74]_1 );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output next_rreq;
  output [0:0]E;
  output [51:0]D;
  output [1:0]S;
  output [74:0]\q_reg[74]_0 ;
  output [3:0]\q_reg[72]_0 ;
  output [3:0]\q_reg[68]_0 ;
  output [0:0]\q_reg[64]_0 ;
  output [1:0]\end_addr_buf_reg[63] ;
  output invalid_len_event0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input p_20_in;
  input [51:0]Q;
  input [50:0]sect_cnt0;
  input [4:0]last_sect_carry__3;
  input fifo_rreq_valid_buf_reg;
  input [0:0]CO;
  input fifo_rreq_valid_buf_reg_0;
  input [0:0]full_n_reg_0;
  input [3:0]last_sect_carry__3_0;
  input [74:0]\q_reg[74]_1 ;

  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [51:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire data_vld_i_1__0_n_0;
  wire data_vld_reg_n_0;
  wire [1:0]\end_addr_buf_reg[63] ;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire fifo_rreq_valid_buf_reg_0;
  wire full_n_i_1__2_n_0;
  wire full_n_i_2__0_n_0;
  wire [0:0]full_n_reg_0;
  wire invalid_len_event0;
  wire invalid_len_event_i_2_n_0;
  wire invalid_len_event_i_3_n_0;
  wire [4:0]last_sect_carry__3;
  wire [3:0]last_sect_carry__3_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][30]_srl5_n_0 ;
  wire \mem_reg[4][31]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][61]_srl5_n_0 ;
  wire \mem_reg[4][62]_srl5_n_0 ;
  wire \mem_reg[4][63]_srl5_n_0 ;
  wire \mem_reg[4][64]_srl5_n_0 ;
  wire \mem_reg[4][65]_srl5_n_0 ;
  wire \mem_reg[4][66]_srl5_n_0 ;
  wire \mem_reg[4][67]_srl5_n_0 ;
  wire \mem_reg[4][68]_srl5_n_0 ;
  wire \mem_reg[4][69]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][70]_srl5_n_0 ;
  wire \mem_reg[4][71]_srl5_n_0 ;
  wire \mem_reg[4][72]_srl5_n_0 ;
  wire \mem_reg[4][73]_srl5_n_0 ;
  wire \mem_reg[4][74]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire next_rreq;
  wire p_20_in;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [0:0]\q_reg[64]_0 ;
  wire [3:0]\q_reg[68]_0 ;
  wire [3:0]\q_reg[72]_0 ;
  wire [74:0]\q_reg[74]_0 ;
  wire [74:0]\q_reg[74]_1 ;
  wire rs2f_rreq_ack;
  wire [50:0]sect_cnt0;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1
       (.I0(\q_reg[74]_0 [72]),
        .O(\q_reg[72]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_2
       (.I0(\q_reg[74]_0 [71]),
        .O(\q_reg[72]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_3
       (.I0(\q_reg[74]_0 [70]),
        .O(\q_reg[72]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_4
       (.I0(\q_reg[74]_0 [69]),
        .O(\q_reg[72]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_1
       (.I0(\q_reg[74]_0 [74]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_2
       (.I0(\q_reg[74]_0 [73]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1
       (.I0(\q_reg[74]_0 [68]),
        .O(\q_reg[68]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2
       (.I0(\q_reg[74]_0 [67]),
        .O(\q_reg[68]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_3
       (.I0(\q_reg[74]_0 [66]),
        .O(\q_reg[68]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_4
       (.I0(\q_reg[74]_0 [65]),
        .O(\q_reg[68]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \align_len[0]_i_1 
       (.I0(\q_reg[74]_0 [64]),
        .O(\q_reg[64]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__0
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__0_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__0_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__0
       (.I0(next_rreq),
        .I1(fifo_rreq_valid),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(fifo_rreq_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_rreq_valid_buf_i_1
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(CO),
        .I3(p_20_in),
        .I4(fifo_rreq_valid_buf_reg_0),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hF7FF7777F5FF5555)) 
    full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(full_n_i_2__0_n_0),
        .I2(next_rreq),
        .I3(fifo_rreq_valid),
        .I4(data_vld_reg_n_0),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_1__2_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    full_n_i_2__0
       (.I0(rs2f_rreq_ack),
        .I1(full_n_reg_0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(full_n_i_2__0_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_0),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    invalid_len_event_i_1
       (.I0(invalid_len_event_i_2_n_0),
        .I1(\q_reg[74]_0 [74]),
        .I2(fifo_rreq_valid),
        .I3(\q_reg[74]_0 [73]),
        .I4(\q_reg[74]_0 [72]),
        .I5(invalid_len_event_i_3_n_0),
        .O(invalid_len_event0));
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_2
       (.I0(\q_reg[74]_0 [71]),
        .I1(\q_reg[74]_0 [70]),
        .I2(\q_reg[74]_0 [69]),
        .I3(\q_reg[74]_0 [68]),
        .O(invalid_len_event_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_3
       (.I0(\q_reg[74]_0 [65]),
        .I1(\q_reg[74]_0 [64]),
        .I2(\q_reg[74]_0 [67]),
        .I3(\q_reg[74]_0 [66]),
        .O(invalid_len_event_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1
       (.I0(last_sect_carry__3_0[3]),
        .I1(last_sect_carry__3[4]),
        .O(\end_addr_buf_reg[63] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2
       (.I0(last_sect_carry__3[2]),
        .I1(last_sect_carry__3_0[1]),
        .I2(last_sect_carry__3[1]),
        .I3(last_sect_carry__3_0[0]),
        .I4(last_sect_carry__3_0[2]),
        .I5(last_sect_carry__3[3]),
        .O(\end_addr_buf_reg[63] [0]));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__0 
       (.I0(rs2f_rreq_ack),
        .I1(full_n_reg_0),
        .O(push));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [30]),
        .Q(\mem_reg[4][30]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [31]),
        .Q(\mem_reg[4][31]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [32]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [33]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [34]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [35]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [36]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [37]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [38]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [39]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [40]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [41]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [42]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [43]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [44]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [45]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [46]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [47]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [48]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [49]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [50]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [51]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [52]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [53]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [54]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [55]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [56]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [57]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [58]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [59]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [60]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [61]),
        .Q(\mem_reg[4][61]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [62]),
        .Q(\mem_reg[4][62]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [63]),
        .Q(\mem_reg[4][63]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][64]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][64]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [64]),
        .Q(\mem_reg[4][64]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][65]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][65]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [65]),
        .Q(\mem_reg[4][65]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][66]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][66]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [66]),
        .Q(\mem_reg[4][66]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][67]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][67]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [67]),
        .Q(\mem_reg[4][67]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][68]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][68]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [68]),
        .Q(\mem_reg[4][68]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][69]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][69]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [69]),
        .Q(\mem_reg[4][69]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][70]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][70]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [70]),
        .Q(\mem_reg[4][70]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][71]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][71]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [71]),
        .Q(\mem_reg[4][71]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][72]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][72]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [72]),
        .Q(\mem_reg[4][72]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][73]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][73]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [73]),
        .Q(\mem_reg[4][73]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][74]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][74]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [74]),
        .Q(\mem_reg[4][74]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem0_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][31]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [35]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [36]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [37]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [38]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [39]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [40]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [41]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [42]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [43]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [44]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [45]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [46]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [47]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [48]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [49]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [50]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [51]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [52]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [53]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [54]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [55]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [56]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [57]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [58]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [59]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [60]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][61]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [61]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][62]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [62]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][63]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [63]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][64]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [64]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[65] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][65]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [65]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[66] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][66]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [66]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[67] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][67]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [67]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[68] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][68]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [68]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[69] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][69]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [69]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[70] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][70]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [70]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[71] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][71]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [71]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[72] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][72]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [72]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[73] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][73]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [73]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[74] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][74]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [74]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(last_sect_carry__3[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(Q[20]),
        .I1(next_rreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(Q[21]),
        .I1(next_rreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(Q[22]),
        .I1(next_rreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(Q[23]),
        .I1(next_rreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(Q[24]),
        .I1(next_rreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(Q[25]),
        .I1(next_rreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(Q[26]),
        .I1(next_rreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(Q[27]),
        .I1(next_rreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(Q[28]),
        .I1(next_rreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(Q[29]),
        .I1(next_rreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(Q[30]),
        .I1(next_rreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(Q[31]),
        .I1(next_rreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(Q[32]),
        .I1(next_rreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(Q[33]),
        .I1(next_rreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(Q[34]),
        .I1(next_rreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(Q[35]),
        .I1(next_rreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(Q[36]),
        .I1(next_rreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(Q[37]),
        .I1(next_rreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(Q[38]),
        .I1(next_rreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(Q[39]),
        .I1(next_rreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(Q[40]),
        .I1(next_rreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(Q[41]),
        .I1(next_rreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(Q[42]),
        .I1(next_rreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(Q[43]),
        .I1(next_rreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(Q[44]),
        .I1(next_rreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(Q[45]),
        .I1(next_rreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(Q[46]),
        .I1(next_rreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(Q[47]),
        .I1(next_rreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(Q[48]),
        .I1(next_rreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(Q[49]),
        .I1(next_rreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(Q[50]),
        .I1(next_rreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(next_rreq),
        .I1(p_20_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(Q[51]),
        .I1(next_rreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem0_m_axi_fifo__parameterized1
   (fifo_rctl_ready,
    data_vld_reg_0,
    empty_n_reg_0,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \could_multi_bursts.next_loop ,
    E,
    p_20_in,
    rreq_handling_reg,
    SR,
    ap_rst_n_0,
    \could_multi_bursts.sect_handling_reg ,
    \end_addr_buf_reg[1] ,
    \end_addr_buf_reg[0] ,
    ap_clk,
    ap_rst_n_inv,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem0_ARREADY,
    ap_rst_n,
    invalid_len_event_reg2,
    sel,
    pout17_out,
    beat_valid,
    empty_n_reg_1,
    \bus_wide_gen.last_split ,
    rreq_handling_reg_0,
    CO,
    fifo_rreq_valid,
    \could_multi_bursts.loop_cnt_reg[5] ,
    fifo_burst_ready,
    invalid_len_event,
    rreq_handling_reg_1,
    \sect_addr_buf_reg[0] ,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    Q,
    \sect_end_buf_reg[1] ,
    \sect_end_buf_reg[0] );
  output fifo_rctl_ready;
  output data_vld_reg_0;
  output empty_n_reg_0;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output \could_multi_bursts.next_loop ;
  output [0:0]E;
  output p_20_in;
  output rreq_handling_reg;
  output [0:0]SR;
  output [0:0]ap_rst_n_0;
  output \could_multi_bursts.sect_handling_reg ;
  output \end_addr_buf_reg[1] ;
  output \end_addr_buf_reg[0] ;
  input ap_clk;
  input ap_rst_n_inv;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_gmem0_ARREADY;
  input ap_rst_n;
  input invalid_len_event_reg2;
  input sel;
  input pout17_out;
  input beat_valid;
  input [0:0]empty_n_reg_1;
  input \bus_wide_gen.last_split ;
  input rreq_handling_reg_0;
  input [0:0]CO;
  input fifo_rreq_valid;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input fifo_burst_ready;
  input invalid_len_event;
  input rreq_handling_reg_1;
  input [0:0]\sect_addr_buf_reg[0] ;
  input \sect_len_buf_reg[3] ;
  input \sect_len_buf_reg[3]_0 ;
  input [1:0]Q;
  input \sect_end_buf_reg[1] ;
  input \sect_end_buf_reg[0] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_wide_gen.last_split ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld1;
  wire data_vld_i_1__1_n_0;
  wire data_vld_reg_0;
  wire empty_n_i_1__1_n_0;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire \end_addr_buf_reg[0] ;
  wire \end_addr_buf_reg[1] ;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire full_n_i_1__1_n_0;
  wire full_n_i_2__1_n_0;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_gmem0_ARREADY;
  wire p_10_in;
  wire p_20_in;
  wire pout17_out;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout[3]_i_1_n_0 ;
  wire \pout[3]_i_2_n_0 ;
  wire [3:0]pout_reg;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire [0:0]\sect_addr_buf_reg[0] ;
  wire \sect_end_buf_reg[0] ;
  wire \sect_end_buf_reg[1] ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_1 
       (.I0(rreq_handling_reg_0),
        .I1(p_20_in),
        .I2(CO),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT5 #(
    .INIT(32'h00F02020)) 
    \could_multi_bursts.ARVALID_Dummy_i_1 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem0_ARREADY),
        .I2(ap_rst_n),
        .I3(invalid_len_event_reg2),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.araddr_buf[63]_i_1 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(m_axi_gmem0_ARREADY),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(p_20_in),
        .I1(ap_rst_n),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(rreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT5 #(
    .INIT(32'hF777F000)) 
    data_vld_i_1__1
       (.I0(data_vld1),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .O(data_vld_i_1__1_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__1_n_0),
        .Q(data_vld_reg_0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    empty_n_i_1__1
       (.I0(data_vld_reg_0),
        .I1(\bus_wide_gen.last_split ),
        .I2(empty_n_reg_1),
        .I3(beat_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__1_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hFFFF5DDD)) 
    full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.next_loop ),
        .I3(full_n_i_2__1_n_0),
        .I4(p_10_in),
        .O(full_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__1
       (.I0(pout_reg[0]),
        .I1(pout_reg[3]),
        .I2(data_vld_reg_0),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(full_n_i_2__1_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_0),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \pout[1]_i_1 
       (.I0(pout_reg[0]),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .I5(pout_reg[1]),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \pout[2]_i_1 
       (.I0(data_vld_reg_0),
        .I1(sel),
        .I2(p_10_in),
        .I3(pout_reg[0]),
        .I4(pout_reg[2]),
        .I5(pout_reg[1]),
        .O(\pout[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h34440444)) 
    \pout[3]_i_1 
       (.I0(data_vld1),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .O(\pout[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2 
       (.I0(pout_reg[1]),
        .I1(pout17_out),
        .I2(pout_reg[0]),
        .I3(pout_reg[3]),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3 
       (.I0(pout_reg[1]),
        .I1(pout_reg[0]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(data_vld1));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT5 #(
    .INIT(32'hA2222222)) 
    \pout[3]_i_4 
       (.I0(data_vld_reg_0),
        .I1(empty_n_reg_0),
        .I2(beat_valid),
        .I3(empty_n_reg_1),
        .I4(\bus_wide_gen.last_split ),
        .O(p_10_in));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[0]_i_1_n_0 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[1]_i_1_n_0 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[2]_i_1_n_0 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1_n_0 ),
        .D(\pout[3]_i_2_n_0 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    rreq_handling_i_1
       (.I0(p_20_in),
        .I1(CO),
        .I2(rreq_handling_reg_0),
        .I3(invalid_len_event),
        .I4(rreq_handling_reg_1),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg[0] ),
        .I1(p_20_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[0]_i_1 
       (.I0(Q[0]),
        .I1(CO),
        .I2(p_20_in),
        .I3(\sect_end_buf_reg[0] ),
        .O(\end_addr_buf_reg[0] ));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .I2(p_20_in),
        .I3(\sect_end_buf_reg[1] ),
        .O(\end_addr_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1__0 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.loop_cnt_reg[5] ),
        .I4(rreq_handling_reg_0),
        .O(p_20_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem0_m_axi_read
   (full_n_reg,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    Q,
    load_p1_from_p2,
    m_axi_gmem0_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \data_p2_reg[74] ,
    \data_p1_reg[7] ,
    ap_clk,
    D,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    ap_rst_n_inv,
    ap_rst_n,
    m_axi_gmem0_ARREADY,
    Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID,
    Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY,
    \data_p2_reg[74]_0 ,
    E,
    \data_p1_reg[74] );
  output full_n_reg;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [0:0]Q;
  output load_p1_from_p2;
  output [61:0]m_axi_gmem0_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  output [10:0]\data_p2_reg[74] ;
  output [7:0]\data_p1_reg[7] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_RVALID;
  input ap_rst_n_inv;
  input ap_rst_n;
  input m_axi_gmem0_ARREADY;
  input Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID;
  input Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY;
  input [74:0]\data_p2_reg[74]_0 ;
  input [0:0]E;
  input [10:0]\data_p1_reg[74] ;

  wire Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID;
  wire Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY;
  wire [32:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire align_len;
  wire [31:0]align_len0;
  wire align_len0_carry__0_n_0;
  wire align_len0_carry__0_n_1;
  wire align_len0_carry__0_n_2;
  wire align_len0_carry__0_n_3;
  wire align_len0_carry__1_n_2;
  wire align_len0_carry__1_n_3;
  wire align_len0_carry_n_0;
  wire align_len0_carry_n_1;
  wire align_len0_carry_n_2;
  wire align_len0_carry_n_3;
  wire \align_len_reg_n_0_[0] ;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[1] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \align_len_reg_n_0_[4] ;
  wire \align_len_reg_n_0_[5] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [63:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[1]_i_2_n_0 ;
  wire \beat_len_buf[1]_i_3_n_0 ;
  wire \beat_len_buf_reg[1]_i_1_n_0 ;
  wire \beat_len_buf_reg[1]_i_1_n_1 ;
  wire \beat_len_buf_reg[1]_i_1_n_2 ;
  wire \beat_len_buf_reg[1]_i_1_n_3 ;
  wire \beat_len_buf_reg[5]_i_1_n_0 ;
  wire \beat_len_buf_reg[5]_i_1_n_1 ;
  wire \beat_len_buf_reg[5]_i_1_n_2 ;
  wire \beat_len_buf_reg[5]_i_1_n_3 ;
  wire \beat_len_buf_reg[9]_i_1_n_1 ;
  wire \beat_len_buf_reg[9]_i_1_n_2 ;
  wire \beat_len_buf_reg[9]_i_1_n_3 ;
  wire beat_valid;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_58;
  wire buff_rdata_n_59;
  wire buff_rdata_n_60;
  wire buff_rdata_n_61;
  wire buff_rdata_n_62;
  wire buff_rdata_n_63;
  wire buff_rdata_n_64;
  wire buff_rdata_n_9;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire [1:0]\bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_4 ;
  wire \bus_wide_gen.fifo_burst_n_42 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_5 ;
  wire \bus_wide_gen.fifo_burst_n_6 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_5_n_0 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[1] ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [10:0]\data_p1_reg[74] ;
  wire [7:0]\data_p1_reg[7] ;
  wire [10:0]\data_p2_reg[74] ;
  wire [74:0]\data_p2_reg[74]_0 ;
  wire [34:34]data_pack;
  wire [63:0]end_addr;
  wire \end_addr_buf[11]_i_2_n_0 ;
  wire \end_addr_buf[11]_i_3_n_0 ;
  wire \end_addr_buf[11]_i_4_n_0 ;
  wire \end_addr_buf[11]_i_5_n_0 ;
  wire \end_addr_buf[15]_i_2_n_0 ;
  wire \end_addr_buf[15]_i_3_n_0 ;
  wire \end_addr_buf[15]_i_4_n_0 ;
  wire \end_addr_buf[15]_i_5_n_0 ;
  wire \end_addr_buf[19]_i_2_n_0 ;
  wire \end_addr_buf[19]_i_3_n_0 ;
  wire \end_addr_buf[19]_i_4_n_0 ;
  wire \end_addr_buf[19]_i_5_n_0 ;
  wire \end_addr_buf[23]_i_2_n_0 ;
  wire \end_addr_buf[23]_i_3_n_0 ;
  wire \end_addr_buf[23]_i_4_n_0 ;
  wire \end_addr_buf[23]_i_5_n_0 ;
  wire \end_addr_buf[27]_i_2_n_0 ;
  wire \end_addr_buf[27]_i_3_n_0 ;
  wire \end_addr_buf[27]_i_4_n_0 ;
  wire \end_addr_buf[27]_i_5_n_0 ;
  wire \end_addr_buf[31]_i_2_n_0 ;
  wire \end_addr_buf[31]_i_3_n_0 ;
  wire \end_addr_buf[31]_i_4_n_0 ;
  wire \end_addr_buf[31]_i_5_n_0 ;
  wire \end_addr_buf[3]_i_2_n_0 ;
  wire \end_addr_buf[3]_i_3_n_0 ;
  wire \end_addr_buf[3]_i_4_n_0 ;
  wire \end_addr_buf[3]_i_5_n_0 ;
  wire \end_addr_buf[7]_i_2_n_0 ;
  wire \end_addr_buf[7]_i_3_n_0 ;
  wire \end_addr_buf[7]_i_4_n_0 ;
  wire \end_addr_buf[7]_i_5_n_0 ;
  wire \end_addr_buf_reg[11]_i_1_n_0 ;
  wire \end_addr_buf_reg[11]_i_1_n_1 ;
  wire \end_addr_buf_reg[11]_i_1_n_2 ;
  wire \end_addr_buf_reg[11]_i_1_n_3 ;
  wire \end_addr_buf_reg[15]_i_1_n_0 ;
  wire \end_addr_buf_reg[15]_i_1_n_1 ;
  wire \end_addr_buf_reg[15]_i_1_n_2 ;
  wire \end_addr_buf_reg[15]_i_1_n_3 ;
  wire \end_addr_buf_reg[19]_i_1_n_0 ;
  wire \end_addr_buf_reg[19]_i_1_n_1 ;
  wire \end_addr_buf_reg[19]_i_1_n_2 ;
  wire \end_addr_buf_reg[19]_i_1_n_3 ;
  wire \end_addr_buf_reg[23]_i_1_n_0 ;
  wire \end_addr_buf_reg[23]_i_1_n_1 ;
  wire \end_addr_buf_reg[23]_i_1_n_2 ;
  wire \end_addr_buf_reg[23]_i_1_n_3 ;
  wire \end_addr_buf_reg[27]_i_1_n_0 ;
  wire \end_addr_buf_reg[27]_i_1_n_1 ;
  wire \end_addr_buf_reg[27]_i_1_n_2 ;
  wire \end_addr_buf_reg[27]_i_1_n_3 ;
  wire \end_addr_buf_reg[31]_i_1_n_0 ;
  wire \end_addr_buf_reg[31]_i_1_n_1 ;
  wire \end_addr_buf_reg[31]_i_1_n_2 ;
  wire \end_addr_buf_reg[31]_i_1_n_3 ;
  wire \end_addr_buf_reg[35]_i_1_n_0 ;
  wire \end_addr_buf_reg[35]_i_1_n_1 ;
  wire \end_addr_buf_reg[35]_i_1_n_2 ;
  wire \end_addr_buf_reg[35]_i_1_n_3 ;
  wire \end_addr_buf_reg[39]_i_1_n_0 ;
  wire \end_addr_buf_reg[39]_i_1_n_1 ;
  wire \end_addr_buf_reg[39]_i_1_n_2 ;
  wire \end_addr_buf_reg[39]_i_1_n_3 ;
  wire \end_addr_buf_reg[3]_i_1_n_0 ;
  wire \end_addr_buf_reg[3]_i_1_n_1 ;
  wire \end_addr_buf_reg[3]_i_1_n_2 ;
  wire \end_addr_buf_reg[3]_i_1_n_3 ;
  wire \end_addr_buf_reg[43]_i_1_n_0 ;
  wire \end_addr_buf_reg[43]_i_1_n_1 ;
  wire \end_addr_buf_reg[43]_i_1_n_2 ;
  wire \end_addr_buf_reg[43]_i_1_n_3 ;
  wire \end_addr_buf_reg[47]_i_1_n_0 ;
  wire \end_addr_buf_reg[47]_i_1_n_1 ;
  wire \end_addr_buf_reg[47]_i_1_n_2 ;
  wire \end_addr_buf_reg[47]_i_1_n_3 ;
  wire \end_addr_buf_reg[51]_i_1_n_0 ;
  wire \end_addr_buf_reg[51]_i_1_n_1 ;
  wire \end_addr_buf_reg[51]_i_1_n_2 ;
  wire \end_addr_buf_reg[51]_i_1_n_3 ;
  wire \end_addr_buf_reg[55]_i_1_n_0 ;
  wire \end_addr_buf_reg[55]_i_1_n_1 ;
  wire \end_addr_buf_reg[55]_i_1_n_2 ;
  wire \end_addr_buf_reg[55]_i_1_n_3 ;
  wire \end_addr_buf_reg[59]_i_1_n_0 ;
  wire \end_addr_buf_reg[59]_i_1_n_1 ;
  wire \end_addr_buf_reg[59]_i_1_n_2 ;
  wire \end_addr_buf_reg[59]_i_1_n_3 ;
  wire \end_addr_buf_reg[63]_i_1_n_1 ;
  wire \end_addr_buf_reg[63]_i_1_n_2 ;
  wire \end_addr_buf_reg[63]_i_1_n_3 ;
  wire \end_addr_buf_reg[7]_i_1_n_0 ;
  wire \end_addr_buf_reg[7]_i_1_n_1 ;
  wire \end_addr_buf_reg[7]_i_1_n_2 ;
  wire \end_addr_buf_reg[7]_i_1_n_3 ;
  wire \end_addr_buf_reg_n_0_[0] ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[1] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_burst_ready;
  wire fifo_rctl_n_1;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_3;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire fifo_rctl_ready;
  wire [74:64]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_100;
  wire fifo_rreq_n_101;
  wire fifo_rreq_n_102;
  wire fifo_rreq_n_103;
  wire fifo_rreq_n_104;
  wire fifo_rreq_n_105;
  wire fifo_rreq_n_106;
  wire fifo_rreq_n_107;
  wire fifo_rreq_n_108;
  wire fifo_rreq_n_109;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_110;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_112;
  wire fifo_rreq_n_113;
  wire fifo_rreq_n_114;
  wire fifo_rreq_n_115;
  wire fifo_rreq_n_116;
  wire fifo_rreq_n_117;
  wire fifo_rreq_n_118;
  wire fifo_rreq_n_119;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_120;
  wire fifo_rreq_n_121;
  wire fifo_rreq_n_122;
  wire fifo_rreq_n_123;
  wire fifo_rreq_n_124;
  wire fifo_rreq_n_125;
  wire fifo_rreq_n_126;
  wire fifo_rreq_n_127;
  wire fifo_rreq_n_128;
  wire fifo_rreq_n_129;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_130;
  wire fifo_rreq_n_131;
  wire fifo_rreq_n_132;
  wire fifo_rreq_n_133;
  wire fifo_rreq_n_134;
  wire fifo_rreq_n_135;
  wire fifo_rreq_n_136;
  wire fifo_rreq_n_137;
  wire fifo_rreq_n_138;
  wire fifo_rreq_n_139;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_140;
  wire fifo_rreq_n_142;
  wire fifo_rreq_n_143;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_9;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_n_96;
  wire fifo_rreq_n_97;
  wire fifo_rreq_n_98;
  wire fifo_rreq_n_99;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1_n_0;
  wire first_sect_carry__0_i_2_n_0;
  wire first_sect_carry__0_i_3_n_0;
  wire first_sect_carry__0_i_4_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1_n_0;
  wire first_sect_carry__1_i_2_n_0;
  wire first_sect_carry__1_i_3_n_0;
  wire first_sect_carry__1_i_4_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1_n_0;
  wire first_sect_carry__2_i_2_n_0;
  wire first_sect_carry__2_i_3_n_0;
  wire first_sect_carry__2_i_4_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1_n_0;
  wire first_sect_carry__3_i_2_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1_n_0;
  wire first_sect_carry_i_2_n_0;
  wire first_sect_carry_i_3_n_0;
  wire first_sect_carry_i_4_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_i_1_n_0;
  wire last_sect_carry__0_i_2_n_0;
  wire last_sect_carry__0_i_3_n_0;
  wire last_sect_carry__0_i_4_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1_n_0;
  wire last_sect_carry__1_i_2_n_0;
  wire last_sect_carry__1_i_3_n_0;
  wire last_sect_carry__1_i_4_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1_n_0;
  wire last_sect_carry__2_i_2_n_0;
  wire last_sect_carry__2_i_3_n_0;
  wire last_sect_carry__2_i_4_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1_n_0;
  wire last_sect_carry_i_2_n_0;
  wire last_sect_carry_i_3_n_0;
  wire last_sect_carry_i_4_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire load_p1_from_p2;
  wire mOutPtr19_out;
  wire [5:0]mOutPtr_reg;
  wire [61:0]m_axi_gmem0_ARADDR;
  wire m_axi_gmem0_ARREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire next_rreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_20_in;
  wire pout17_out;
  wire push;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_0;
  wire rs2f_rreq_ack;
  wire [74:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire [63:0]sect_addr;
  wire \sect_addr_buf_reg_n_0_[0] ;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[1] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_end_buf_reg_n_0_[0] ;
  wire \sect_end_buf_reg_n_0_[1] ;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf[4]_i_1_n_0 ;
  wire \sect_len_buf[5]_i_1_n_0 ;
  wire \sect_len_buf[6]_i_1_n_0 ;
  wire \sect_len_buf[7]_i_1_n_0 ;
  wire \sect_len_buf[8]_i_1_n_0 ;
  wire \sect_len_buf[9]_i_2_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[0] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[1] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[0] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[1] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [3:2]NLW_align_len0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_align_len0_carry__1_O_UNCONNECTED;
  wire [1:0]\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({align_len0_carry_n_0,align_len0_carry_n_1,align_len0_carry_n_2,align_len0_carry_n_3}),
        .CYINIT(fifo_rreq_data[64]),
        .DI(fifo_rreq_data[68:65]),
        .O(align_len0[4:1]),
        .S({fifo_rreq_n_137,fifo_rreq_n_138,fifo_rreq_n_139,fifo_rreq_n_140}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__0
       (.CI(align_len0_carry_n_0),
        .CO({align_len0_carry__0_n_0,align_len0_carry__0_n_1,align_len0_carry__0_n_2,align_len0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[72:69]),
        .O(align_len0[8:5]),
        .S({fifo_rreq_n_133,fifo_rreq_n_134,fifo_rreq_n_135,fifo_rreq_n_136}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__1
       (.CI(align_len0_carry__0_n_0),
        .CO({NLW_align_len0_carry__1_CO_UNCONNECTED[3:2],align_len0_carry__1_n_2,align_len0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_rreq_data[74:73]}),
        .O({NLW_align_len0_carry__1_O_UNCONNECTED[3],align_len0[31],align_len0[10:9]}),
        .S({1'b0,1'b1,fifo_rreq_n_56,fifo_rreq_n_57}));
  FDRE \align_len_reg[0] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[0]),
        .Q(\align_len_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[1]),
        .Q(\align_len_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[4]),
        .Q(\align_len_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[5]),
        .Q(\align_len_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[6]),
        .Q(\align_len_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_2 
       (.I0(\align_len_reg_n_0_[1] ),
        .I1(\start_addr_reg_n_0_[1] ),
        .O(\beat_len_buf[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_3 
       (.I0(\align_len_reg_n_0_[0] ),
        .I1(\start_addr_reg_n_0_[0] ),
        .O(\beat_len_buf[1]_i_3_n_0 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[1]_i_1_n_0 ,\beat_len_buf_reg[1]_i_1_n_1 ,\beat_len_buf_reg[1]_i_1_n_2 ,\beat_len_buf_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\align_len_reg_n_0_[1] ,\align_len_reg_n_0_[0] }),
        .O({beat_len_buf1[3:2],\NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\align_len_reg_n_0_[3] ,\align_len_reg_n_0_[2] ,\beat_len_buf[1]_i_2_n_0 ,\beat_len_buf[1]_i_3_n_0 }));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[5]_i_1 
       (.CI(\beat_len_buf_reg[1]_i_1_n_0 ),
        .CO({\beat_len_buf_reg[5]_i_1_n_0 ,\beat_len_buf_reg[5]_i_1_n_1 ,\beat_len_buf_reg[5]_i_1_n_2 ,\beat_len_buf_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[7:4]),
        .S({\align_len_reg_n_0_[7] ,\align_len_reg_n_0_[6] ,\align_len_reg_n_0_[5] ,\align_len_reg_n_0_[4] }));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1 
       (.CI(\beat_len_buf_reg[5]_i_1_n_0 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED [3],\beat_len_buf_reg[9]_i_1_n_1 ,\beat_len_buf_reg[9]_i_1_n_2 ,\beat_len_buf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[11:8]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[10] ,\align_len_reg_n_0_[9] ,\align_len_reg_n_0_[8] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem0_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .DI({mOutPtr_reg[3:1],mOutPtr19_out}),
        .Q({mOutPtr_reg[5:4],mOutPtr_reg[0]}),
        .S({buff_rdata_n_58,buff_rdata_n_59,buff_rdata_n_60,buff_rdata_n_61}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf01_in (\bus_wide_gen.data_buf01_in ),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[8] (\bus_wide_gen.data_buf1 ),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\dout_buf_reg[16]_0 (buff_rdata_n_9),
        .\dout_buf_reg[17]_0 (buff_rdata_n_43),
        .\dout_buf_reg[18]_0 (buff_rdata_n_44),
        .\dout_buf_reg[19]_0 (buff_rdata_n_45),
        .\dout_buf_reg[20]_0 (buff_rdata_n_46),
        .\dout_buf_reg[21]_0 (buff_rdata_n_47),
        .\dout_buf_reg[22]_0 (buff_rdata_n_48),
        .\dout_buf_reg[23]_0 (buff_rdata_n_49),
        .\dout_buf_reg[34]_0 ({data_pack,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42}),
        .full_n_reg_0(full_n_reg),
        .\mOutPtr_reg[6]_0 ({buff_rdata_n_62,buff_rdata_n_63,buff_rdata_n_64}),
        .\mOutPtr_reg[7]_0 ({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_7 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_6 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_5 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_4 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(buff_rdata_n_18),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(buff_rdata_n_17),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(buff_rdata_n_15),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(buff_rdata_n_14),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(buff_rdata_n_13),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(buff_rdata_n_12),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(buff_rdata_n_11),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem0_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.D({\bus_wide_gen.fifo_burst_n_4 ,\bus_wide_gen.fifo_burst_n_5 ,\bus_wide_gen.fifo_burst_n_6 ,\bus_wide_gen.fifo_burst_n_7 ,\bus_wide_gen.fifo_burst_n_8 ,\bus_wide_gen.fifo_burst_n_9 ,\bus_wide_gen.fifo_burst_n_10 ,\bus_wide_gen.fifo_burst_n_11 ,\bus_wide_gen.fifo_burst_n_12 ,\bus_wide_gen.fifo_burst_n_13 ,\bus_wide_gen.fifo_burst_n_14 ,\bus_wide_gen.fifo_burst_n_15 ,\bus_wide_gen.fifo_burst_n_16 ,\bus_wide_gen.fifo_burst_n_17 ,\bus_wide_gen.fifo_burst_n_18 ,\bus_wide_gen.fifo_burst_n_19 ,\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 ,\bus_wide_gen.fifo_burst_n_22 ,\bus_wide_gen.fifo_burst_n_23 ,\bus_wide_gen.fifo_burst_n_24 ,\bus_wide_gen.fifo_burst_n_25 ,\bus_wide_gen.fifo_burst_n_26 ,\bus_wide_gen.fifo_burst_n_27 }),
        .Q(\bus_wide_gen.len_cnt_reg ),
        .SR(\bus_wide_gen.fifo_burst_n_37 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf01_in (\bus_wide_gen.data_buf01_in ),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[10] (buff_rdata_n_44),
        .\bus_wide_gen.data_buf_reg[11] (buff_rdata_n_45),
        .\bus_wide_gen.data_buf_reg[12] (buff_rdata_n_46),
        .\bus_wide_gen.data_buf_reg[13] (buff_rdata_n_47),
        .\bus_wide_gen.data_buf_reg[14] (buff_rdata_n_48),
        .\bus_wide_gen.data_buf_reg[15] (buff_rdata_n_49),
        .\bus_wide_gen.data_buf_reg[15]_0 ({\bus_wide_gen.data_buf_reg_n_0_[23] ,\bus_wide_gen.data_buf_reg_n_0_[22] ,\bus_wide_gen.data_buf_reg_n_0_[21] ,\bus_wide_gen.data_buf_reg_n_0_[20] ,\bus_wide_gen.data_buf_reg_n_0_[19] ,\bus_wide_gen.data_buf_reg_n_0_[18] ,\bus_wide_gen.data_buf_reg_n_0_[17] ,\bus_wide_gen.data_buf_reg_n_0_[16] ,\bus_wide_gen.data_buf_reg_n_0_[15] ,\bus_wide_gen.data_buf_reg_n_0_[14] ,\bus_wide_gen.data_buf_reg_n_0_[13] ,\bus_wide_gen.data_buf_reg_n_0_[12] ,\bus_wide_gen.data_buf_reg_n_0_[11] ,\bus_wide_gen.data_buf_reg_n_0_[10] ,\bus_wide_gen.data_buf_reg_n_0_[9] ,\bus_wide_gen.data_buf_reg_n_0_[8] }),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .\bus_wide_gen.data_buf_reg[17] (\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .\bus_wide_gen.data_buf_reg[18] (\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .\bus_wide_gen.data_buf_reg[19] (\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .\bus_wide_gen.data_buf_reg[20] (\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .\bus_wide_gen.data_buf_reg[21] (\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .\bus_wide_gen.data_buf_reg[22] (\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .\bus_wide_gen.data_buf_reg[8] (buff_rdata_n_9),
        .\bus_wide_gen.data_buf_reg[9] (buff_rdata_n_43),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_43 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.fifo_burst_n_42 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.loop_cnt_reg[2] (\bus_wide_gen.fifo_burst_n_34 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .data_vld_reg_0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .data_vld_reg_1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .in(arlen_tmp),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .pout17_out(pout17_out),
        .\pout_reg[3] ({data_pack,buff_rdata_n_11,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42}),
        .\pout_reg[3]_0 (fifo_rctl_n_2),
        .\pout_reg[3]_1 (fifo_rctl_n_1),
        .\q_reg[11]_0 (\bus_wide_gen.data_buf1 ),
        .\q_reg[11]_1 (\bus_wide_gen.fifo_burst_n_31 ),
        .\q_reg[11]_2 (\bus_wide_gen.fifo_burst_n_36 ),
        .\q_reg[11]_3 ({\sect_addr_buf_reg_n_0_[1] ,\sect_addr_buf_reg_n_0_[0] }),
        .\q_reg[8]_0 (\sect_end_buf_reg_n_0_[0] ),
        .\q_reg[9]_0 (\sect_end_buf_reg_n_0_[1] ),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg(\bus_wide_gen.fifo_burst_n_35 ),
        .\sect_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_32 ),
        .\sect_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_33 ),
        .sel(push));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [1]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[7]_i_3 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .I2(\bus_wide_gen.len_cnt_reg [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_5 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_5_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_37 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_37 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_37 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_37 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_37 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_37 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_37 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_37 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_43 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_42 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_3),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3 
       (.I0(m_axi_gmem0_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4 
       (.I0(m_axi_gmem0_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5 
       (.I0(m_axi_gmem0_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3 
       (.I0(m_axi_gmem0_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4 
       (.I0(m_axi_gmem0_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem0_ARADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem0_ARADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem0_ARADDR[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem0_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem0_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem0_ARADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem0_ARADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem0_ARADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem0_ARADDR[14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem0_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem0_ARADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem0_ARADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem0_ARADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem0_ARADDR[18]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem0_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem0_ARADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem0_ARADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem0_ARADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem0_ARADDR[22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem0_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem0_ARADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem0_ARADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem0_ARADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem0_ARADDR[26]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem0_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem0_ARADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem0_ARADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem0_ARADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem0_ARADDR[29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem0_ARADDR[30]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem0_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem0_ARADDR[31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem0_ARADDR[32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem0_ARADDR[33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem0_ARADDR[34]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem0_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem0_ARADDR[35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem0_ARADDR[36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem0_ARADDR[37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem0_ARADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem0_ARADDR[38]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem0_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem0_ARADDR[39]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem0_ARADDR[40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem0_ARADDR[41]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem0_ARADDR[42]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem0_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem0_ARADDR[43]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem0_ARADDR[44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem0_ARADDR[45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem0_ARADDR[46]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem0_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem0_ARADDR[47]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem0_ARADDR[2]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem0_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3_n_0 ,\could_multi_bursts.araddr_buf[4]_i_4_n_0 ,\could_multi_bursts.araddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem0_ARADDR[48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem0_ARADDR[49]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem0_ARADDR[50]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem0_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem0_ARADDR[51]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem0_ARADDR[52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem0_ARADDR[53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem0_ARADDR[54]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem0_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem0_ARADDR[55]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem0_ARADDR[56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem0_ARADDR[57]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem0_ARADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem0_ARADDR[58]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem0_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem0_ARADDR[59]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem0_ARADDR[60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem0_ARADDR[61]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.araddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[63]_i_4_n_2 ,\could_multi_bursts.araddr_buf_reg[63]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem0_ARADDR[61:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem0_ARADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem0_ARADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem0_ARADDR[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem0_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem0_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem0_ARADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[0]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[1]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[2]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[3]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_10),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_2 
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_3 
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[10] ),
        .O(\end_addr_buf[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_4 
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[9] ),
        .O(\end_addr_buf[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_5 
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[8] ),
        .O(\end_addr_buf[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_2 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_3 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_4 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_5 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_2 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_3 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_4 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_5 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_2 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_3 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_4 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_5 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_2 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_3 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_4 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_5 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_2 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_3 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_4 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_5 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_2 
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[3] ),
        .O(\end_addr_buf[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_3 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(\end_addr_buf[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_4 
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\align_len_reg_n_0_[1] ),
        .O(\end_addr_buf[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_5 
       (.I0(\start_addr_reg_n_0_[0] ),
        .I1(\align_len_reg_n_0_[0] ),
        .O(\end_addr_buf[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_2 
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[7] ),
        .O(\end_addr_buf[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_3 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(\end_addr_buf[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_4 
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[5] ),
        .O(\end_addr_buf[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_5 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[4] ),
        .O(\end_addr_buf[7]_i_5_n_0 ));
  FDRE \end_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[0]),
        .Q(\end_addr_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[11]_i_1 
       (.CI(\end_addr_buf_reg[7]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[11]_i_1_n_0 ,\end_addr_buf_reg[11]_i_1_n_1 ,\end_addr_buf_reg[11]_i_1_n_2 ,\end_addr_buf_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] ,\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] }),
        .O(end_addr[11:8]),
        .S({\end_addr_buf[11]_i_2_n_0 ,\end_addr_buf[11]_i_3_n_0 ,\end_addr_buf[11]_i_4_n_0 ,\end_addr_buf[11]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[15]_i_1 
       (.CI(\end_addr_buf_reg[11]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[15]_i_1_n_0 ,\end_addr_buf_reg[15]_i_1_n_1 ,\end_addr_buf_reg[15]_i_1_n_2 ,\end_addr_buf_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .O(end_addr[15:12]),
        .S({\end_addr_buf[15]_i_2_n_0 ,\end_addr_buf[15]_i_3_n_0 ,\end_addr_buf[15]_i_4_n_0 ,\end_addr_buf[15]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[19]_i_1 
       (.CI(\end_addr_buf_reg[15]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[19]_i_1_n_0 ,\end_addr_buf_reg[19]_i_1_n_1 ,\end_addr_buf_reg[19]_i_1_n_2 ,\end_addr_buf_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] }),
        .O(end_addr[19:16]),
        .S({\end_addr_buf[19]_i_2_n_0 ,\end_addr_buf[19]_i_3_n_0 ,\end_addr_buf[19]_i_4_n_0 ,\end_addr_buf[19]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[23]_i_1 
       (.CI(\end_addr_buf_reg[19]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[23]_i_1_n_0 ,\end_addr_buf_reg[23]_i_1_n_1 ,\end_addr_buf_reg[23]_i_1_n_2 ,\end_addr_buf_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] }),
        .O(end_addr[23:20]),
        .S({\end_addr_buf[23]_i_2_n_0 ,\end_addr_buf[23]_i_3_n_0 ,\end_addr_buf[23]_i_4_n_0 ,\end_addr_buf[23]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[27]_i_1 
       (.CI(\end_addr_buf_reg[23]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[27]_i_1_n_0 ,\end_addr_buf_reg[27]_i_1_n_1 ,\end_addr_buf_reg[27]_i_1_n_2 ,\end_addr_buf_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] }),
        .O(end_addr[27:24]),
        .S({\end_addr_buf[27]_i_2_n_0 ,\end_addr_buf[27]_i_3_n_0 ,\end_addr_buf[27]_i_4_n_0 ,\end_addr_buf[27]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[31]_i_1 
       (.CI(\end_addr_buf_reg[27]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[31]_i_1_n_0 ,\end_addr_buf_reg[31]_i_1_n_1 ,\end_addr_buf_reg[31]_i_1_n_2 ,\end_addr_buf_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] }),
        .O(end_addr[31:28]),
        .S({\end_addr_buf[31]_i_2_n_0 ,\end_addr_buf[31]_i_3_n_0 ,\end_addr_buf[31]_i_4_n_0 ,\end_addr_buf[31]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[35]_i_1 
       (.CI(\end_addr_buf_reg[31]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[35]_i_1_n_0 ,\end_addr_buf_reg[35]_i_1_n_1 ,\end_addr_buf_reg[35]_i_1_n_2 ,\end_addr_buf_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[35:32]),
        .S({\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] }));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[39]_i_1 
       (.CI(\end_addr_buf_reg[35]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[39]_i_1_n_0 ,\end_addr_buf_reg[39]_i_1_n_1 ,\end_addr_buf_reg[39]_i_1_n_2 ,\end_addr_buf_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[39:36]),
        .S({\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] }));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[3]_i_1_n_0 ,\end_addr_buf_reg[3]_i_1_n_1 ,\end_addr_buf_reg[3]_i_1_n_2 ,\end_addr_buf_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] ,\start_addr_reg_n_0_[1] ,\start_addr_reg_n_0_[0] }),
        .O(end_addr[3:0]),
        .S({\end_addr_buf[3]_i_2_n_0 ,\end_addr_buf[3]_i_3_n_0 ,\end_addr_buf[3]_i_4_n_0 ,\end_addr_buf[3]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[43]_i_1 
       (.CI(\end_addr_buf_reg[39]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[43]_i_1_n_0 ,\end_addr_buf_reg[43]_i_1_n_1 ,\end_addr_buf_reg[43]_i_1_n_2 ,\end_addr_buf_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[43:40]),
        .S({\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] }));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[47]_i_1 
       (.CI(\end_addr_buf_reg[43]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[47]_i_1_n_0 ,\end_addr_buf_reg[47]_i_1_n_1 ,\end_addr_buf_reg[47]_i_1_n_2 ,\end_addr_buf_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[47:44]),
        .S({\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] }));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[51]_i_1 
       (.CI(\end_addr_buf_reg[47]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[51]_i_1_n_0 ,\end_addr_buf_reg[51]_i_1_n_1 ,\end_addr_buf_reg[51]_i_1_n_2 ,\end_addr_buf_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[51:48]),
        .S({\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] }));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[55]_i_1 
       (.CI(\end_addr_buf_reg[51]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[55]_i_1_n_0 ,\end_addr_buf_reg[55]_i_1_n_1 ,\end_addr_buf_reg[55]_i_1_n_2 ,\end_addr_buf_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[55:52]),
        .S({\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] }));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[59]_i_1 
       (.CI(\end_addr_buf_reg[55]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[59]_i_1_n_0 ,\end_addr_buf_reg[59]_i_1_n_1 ,\end_addr_buf_reg[59]_i_1_n_2 ,\end_addr_buf_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[59:56]),
        .S({\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] }));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[63]_i_1 
       (.CI(\end_addr_buf_reg[59]_i_1_n_0 ),
        .CO({\NLW_end_addr_buf_reg[63]_i_1_CO_UNCONNECTED [3],\end_addr_buf_reg[63]_i_1_n_1 ,\end_addr_buf_reg[63]_i_1_n_2 ,\end_addr_buf_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[63:60]),
        .S({\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[7]_i_1 
       (.CI(\end_addr_buf_reg[3]_i_1_n_0 ),
        .CO({\end_addr_buf_reg[7]_i_1_n_0 ,\end_addr_buf_reg[7]_i_1_n_1 ,\end_addr_buf_reg[7]_i_1_n_2 ,\end_addr_buf_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] }),
        .O(end_addr[7:4]),
        .S({\end_addr_buf[7]_i_2_n_0 ,\end_addr_buf[7]_i_3_n_0 ,\end_addr_buf[7]_i_4_n_0 ,\end_addr_buf[7]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem0_m_axi_fifo__parameterized1 fifo_rctl
       (.CO(last_sect),
        .E(align_len),
        .Q({\end_addr_buf_reg_n_0_[1] ,\end_addr_buf_reg_n_0_[0] }),
        .SR(fifo_rctl_n_8),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_9),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_3),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_10),
        .data_vld_reg_0(fifo_rctl_n_1),
        .empty_n_reg_0(fifo_rctl_n_2),
        .empty_n_reg_1(data_pack),
        .\end_addr_buf_reg[0] (fifo_rctl_n_12),
        .\end_addr_buf_reg[1] (fifo_rctl_n_11),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .p_20_in(p_20_in),
        .pout17_out(pout17_out),
        .rreq_handling_reg(fifo_rctl_n_7),
        .rreq_handling_reg_0(rreq_handling_reg_n_0),
        .rreq_handling_reg_1(fifo_rreq_valid_buf_reg_n_0),
        .\sect_addr_buf_reg[0] (first_sect),
        .\sect_end_buf_reg[0] (\sect_end_buf_reg_n_0_[0] ),
        .\sect_end_buf_reg[1] (\sect_end_buf_reg_n_0_[1] ),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_33 ),
        .\sect_len_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_32 ),
        .sel(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem0_m_axi_fifo__parameterized0 fifo_rreq
       (.CO(last_sect),
        .D({fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55}),
        .E(fifo_rreq_n_3),
        .Q({\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .S({fifo_rreq_n_56,fifo_rreq_n_57}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\end_addr_buf_reg[63] ({fifo_rreq_n_142,fifo_rreq_n_143}),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_0),
        .fifo_rreq_valid_buf_reg_0(rreq_handling_reg_n_0),
        .full_n_reg_0(rs2f_rreq_valid),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__3({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[0] }),
        .last_sect_carry__3_0(p_0_in0_in[51:48]),
        .next_rreq(next_rreq),
        .p_20_in(p_20_in),
        .\q_reg[64]_0 (align_len0[0]),
        .\q_reg[68]_0 ({fifo_rreq_n_137,fifo_rreq_n_138,fifo_rreq_n_139,fifo_rreq_n_140}),
        .\q_reg[72]_0 ({fifo_rreq_n_133,fifo_rreq_n_134,fifo_rreq_n_135,fifo_rreq_n_136}),
        .\q_reg[74]_0 ({fifo_rreq_data,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90,fifo_rreq_n_91,fifo_rreq_n_92,fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95,fifo_rreq_n_96,fifo_rreq_n_97,fifo_rreq_n_98,fifo_rreq_n_99,fifo_rreq_n_100,fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103,fifo_rreq_n_104,fifo_rreq_n_105,fifo_rreq_n_106,fifo_rreq_n_107,fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115,fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119,fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123,fifo_rreq_n_124,fifo_rreq_n_125,fifo_rreq_n_126,fifo_rreq_n_127,fifo_rreq_n_128,fifo_rreq_n_129,fifo_rreq_n_130,fifo_rreq_n_131,fifo_rreq_n_132}),
        .\q_reg[74]_1 (rs2f_rreq_data),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .sect_cnt0(sect_cnt0));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_0),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1_n_0,first_sect_carry_i_2_n_0,first_sect_carry_i_3_n_0,first_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1_n_0,first_sect_carry__0_i_2_n_0,first_sect_carry__0_i_3_n_0,first_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in_0[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in_0[21]),
        .I4(\sect_cnt_reg_n_0_[23] ),
        .I5(p_0_in_0[23]),
        .O(first_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in_0[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in_0[18]),
        .I4(\sect_cnt_reg_n_0_[20] ),
        .I5(p_0_in_0[20]),
        .O(first_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in_0[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in_0[15]),
        .I4(\sect_cnt_reg_n_0_[17] ),
        .I5(p_0_in_0[17]),
        .O(first_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in_0[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_0_[14] ),
        .I5(p_0_in_0[14]),
        .O(first_sect_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1_n_0,first_sect_carry__1_i_2_n_0,first_sect_carry__1_i_3_n_0,first_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in_0[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in_0[33]),
        .I4(\sect_cnt_reg_n_0_[35] ),
        .I5(p_0_in_0[35]),
        .O(first_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in_0[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in_0[30]),
        .I4(\sect_cnt_reg_n_0_[32] ),
        .I5(p_0_in_0[32]),
        .O(first_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in_0[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in_0[27]),
        .I4(\sect_cnt_reg_n_0_[29] ),
        .I5(p_0_in_0[29]),
        .O(first_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in_0[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in_0[24]),
        .I4(\sect_cnt_reg_n_0_[26] ),
        .I5(p_0_in_0[26]),
        .O(first_sect_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1_n_0,first_sect_carry__2_i_2_n_0,first_sect_carry__2_i_3_n_0,first_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in_0[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in_0[45]),
        .I4(\sect_cnt_reg_n_0_[47] ),
        .I5(p_0_in_0[47]),
        .O(first_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in_0[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in_0[42]),
        .I4(\sect_cnt_reg_n_0_[44] ),
        .I5(p_0_in_0[44]),
        .O(first_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in_0[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in_0[39]),
        .I4(\sect_cnt_reg_n_0_[41] ),
        .I5(p_0_in_0[41]),
        .O(first_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in_0[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in_0[36]),
        .I4(\sect_cnt_reg_n_0_[38] ),
        .I5(p_0_in_0[38]),
        .O(first_sect_carry__2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1_n_0,first_sect_carry__3_i_2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2
       (.I0(\sect_cnt_reg_n_0_[49] ),
        .I1(p_0_in_0[49]),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in_0[48]),
        .I4(\sect_cnt_reg_n_0_[50] ),
        .I5(p_0_in_0[50]),
        .O(first_sect_carry__3_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in_0[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in_0[9]),
        .I4(\sect_cnt_reg_n_0_[11] ),
        .I5(p_0_in_0[11]),
        .O(first_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in_0[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in_0[6]),
        .I4(\sect_cnt_reg_n_0_[8] ),
        .I5(p_0_in_0[8]),
        .O(first_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in_0[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in_0[3]),
        .I4(\sect_cnt_reg_n_0_[5] ),
        .I5(p_0_in_0[5]),
        .O(first_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in_0[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_0_[2] ),
        .I5(p_0_in_0[2]),
        .O(first_sect_carry_i_4_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_20_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1_n_0,last_sect_carry_i_2_n_0,last_sect_carry_i_3_n_0,last_sect_carry_i_4_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1_n_0,last_sect_carry__0_i_2_n_0,last_sect_carry__0_i_3_n_0,last_sect_carry__0_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(p_0_in0_in[23]),
        .I5(\sect_cnt_reg_n_0_[23] ),
        .O(last_sect_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(p_0_in0_in[20]),
        .I5(\sect_cnt_reg_n_0_[20] ),
        .O(last_sect_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(p_0_in0_in[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(last_sect_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(p_0_in0_in[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(last_sect_carry__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1_n_0,last_sect_carry__1_i_2_n_0,last_sect_carry__1_i_3_n_0,last_sect_carry__1_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(p_0_in0_in[35]),
        .I5(\sect_cnt_reg_n_0_[35] ),
        .O(last_sect_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(p_0_in0_in[32]),
        .I5(\sect_cnt_reg_n_0_[32] ),
        .O(last_sect_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(p_0_in0_in[29]),
        .I5(\sect_cnt_reg_n_0_[29] ),
        .O(last_sect_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(p_0_in0_in[26]),
        .I5(\sect_cnt_reg_n_0_[26] ),
        .O(last_sect_carry__1_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1_n_0,last_sect_carry__2_i_2_n_0,last_sect_carry__2_i_3_n_0,last_sect_carry__2_i_4_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(p_0_in0_in[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(last_sect_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(p_0_in0_in[44]),
        .I5(\sect_cnt_reg_n_0_[44] ),
        .O(last_sect_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(p_0_in0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(last_sect_carry__2_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(p_0_in0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(last_sect_carry__2_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,fifo_rreq_n_142,fifo_rreq_n_143}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(last_sect_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(last_sect_carry_i_2_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(last_sect_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(p_0_in0_in[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(last_sect_carry_i_4_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],mOutPtr19_out}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_rdata_n_58,buff_rdata_n_59,buff_rdata_n_60,buff_rdata_n_61}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_rdata_n_62,buff_rdata_n_63,buff_rdata_n_64}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_7),
        .Q(rreq_handling_reg_n_0),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem0_m_axi_reg_slice__parameterized0 rs_rdata
       (.Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\data_p1_reg[7]_0 (\data_p1_reg[7] ),
        .\data_p2_reg[7]_0 ({\bus_wide_gen.data_buf_reg_n_0_[7] ,\bus_wide_gen.data_buf_reg_n_0_[6] ,\bus_wide_gen.data_buf_reg_n_0_[5] ,\bus_wide_gen.data_buf_reg_n_0_[4] ,\bus_wide_gen.data_buf_reg_n_0_[3] ,\bus_wide_gen.data_buf_reg_n_0_[2] ,\bus_wide_gen.data_buf_reg_n_0_[1] ,\bus_wide_gen.data_buf_reg_n_0_[0] }),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_wide_gen.rdata_valid_t_reg_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem0_m_axi_reg_slice rs_rreq
       (.Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID),
        .E(E),
        .Q(rs2f_rreq_valid),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[74]_0 (rs2f_rreq_data),
        .\data_p1_reg[74]_1 (\data_p1_reg[74] ),
        .\data_p2_reg[74]_0 (\data_p2_reg[74] ),
        .\data_p2_reg[74]_1 (\data_p2_reg[74]_0 ),
        .load_p1_from_p2(load_p1_from_p2),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[0]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[0] ),
        .O(sect_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[0]),
        .Q(\sect_addr_buf_reg_n_0_[0] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_0_[1] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_rctl_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_55),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_45),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_44),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_43),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_42),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_41),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_40),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_39),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_38),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_37),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_36),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_54),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_35),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_34),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_33),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_32),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_31),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_30),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_29),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_28),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_27),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_26),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_53),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_25),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_24),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_23),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_22),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_52),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_14),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_13),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_12),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_11),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_10),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_9),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_8),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_7),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_6),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_51),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_5),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_4),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_50),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_49),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_48),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_47),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_46),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \sect_end_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_12),
        .Q(\sect_end_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_11),
        .Q(\sect_end_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len_buf[0]),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .I2(\end_addr_buf_reg_n_0_[2] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len_buf[1]),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .I2(\end_addr_buf_reg_n_0_[3] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len_buf[2]),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .I2(\end_addr_buf_reg_n_0_[4] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len_buf[3]),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .I2(\end_addr_buf_reg_n_0_[5] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[4]_i_1 
       (.I0(beat_len_buf[4]),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .I2(\end_addr_buf_reg_n_0_[6] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[5]_i_1 
       (.I0(beat_len_buf[5]),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .I2(\end_addr_buf_reg_n_0_[7] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[6]_i_1 
       (.I0(beat_len_buf[6]),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .I2(\end_addr_buf_reg_n_0_[8] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[7]_i_1 
       (.I0(beat_len_buf[7]),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .I2(\end_addr_buf_reg_n_0_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[8]_i_1 
       (.I0(beat_len_buf[8]),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .I2(\end_addr_buf_reg_n_0_[10] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[9]_i_2 
       (.I0(beat_len_buf[9]),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .I2(\end_addr_buf_reg_n_0_[11] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[9]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[4]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[5]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[6]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[7]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[8]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[9]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[0] ),
        .Q(\start_addr_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in_0[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in_0[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in_0[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in_0[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in_0[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in_0[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in_0[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in_0[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[1] ),
        .Q(\start_addr_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in_0[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in_0[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in_0[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in_0[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in_0[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in_0[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in_0[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in_0[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in_0[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in_0[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in_0[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[32] ),
        .Q(p_0_in_0[20]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[33] ),
        .Q(p_0_in_0[21]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[34] ),
        .Q(p_0_in_0[22]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[35] ),
        .Q(p_0_in_0[23]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[36] ),
        .Q(p_0_in_0[24]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[37] ),
        .Q(p_0_in_0[25]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[38] ),
        .Q(p_0_in_0[26]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[39] ),
        .Q(p_0_in_0[27]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[40] ),
        .Q(p_0_in_0[28]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[41] ),
        .Q(p_0_in_0[29]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[42] ),
        .Q(p_0_in_0[30]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[43] ),
        .Q(p_0_in_0[31]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[44] ),
        .Q(p_0_in_0[32]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[45] ),
        .Q(p_0_in_0[33]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[46] ),
        .Q(p_0_in_0[34]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[47] ),
        .Q(p_0_in_0[35]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[48] ),
        .Q(p_0_in_0[36]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[49] ),
        .Q(p_0_in_0[37]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[50] ),
        .Q(p_0_in_0[38]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[51] ),
        .Q(p_0_in_0[39]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[52] ),
        .Q(p_0_in_0[40]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[53] ),
        .Q(p_0_in_0[41]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[54] ),
        .Q(p_0_in_0[42]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[55] ),
        .Q(p_0_in_0[43]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[56] ),
        .Q(p_0_in_0[44]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[57] ),
        .Q(p_0_in_0[45]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[58] ),
        .Q(p_0_in_0[46]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[59] ),
        .Q(p_0_in_0[47]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[60] ),
        .Q(p_0_in_0[48]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[61] ),
        .Q(p_0_in_0[49]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[62] ),
        .Q(p_0_in_0[50]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[63] ),
        .Q(p_0_in_0[51]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[0] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_132),
        .Q(\start_addr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_122),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_121),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_120),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_119),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_118),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_117),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_116),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_115),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_114),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_113),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_131),
        .Q(\start_addr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_112),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_111),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_110),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_109),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_108),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_107),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_106),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_105),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_104),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_103),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_130),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_102),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_101),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_100),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_99),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_98),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_97),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_96),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_95),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_94),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_93),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_129),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_92),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_91),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_90),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_89),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_88),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_87),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_86),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_85),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_84),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_83),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_128),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_82),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_81),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_80),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_79),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_78),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_77),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_76),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_75),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_74),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_73),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_127),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_72),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_71),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_70),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_69),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_126),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_125),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_124),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_123),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem0_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    load_p1_from_p2,
    \data_p2_reg[74]_0 ,
    \data_p1_reg[74]_0 ,
    ap_rst_n_inv,
    ap_clk,
    rs2f_rreq_ack,
    Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID,
    \data_p2_reg[74]_1 ,
    E,
    \data_p1_reg[74]_1 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output load_p1_from_p2;
  output [10:0]\data_p2_reg[74]_0 ;
  output [74:0]\data_p1_reg[74]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input rs2f_rreq_ack;
  input Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID;
  input [74:0]\data_p2_reg[74]_1 ;
  input [0:0]E;
  input [10:0]\data_p1_reg[74]_1 ;

  wire Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_1_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [74:0]\data_p1_reg[74]_0 ;
  wire [10:0]\data_p1_reg[74]_1 ;
  wire [63:0]data_p2;
  wire [10:0]\data_p2_reg[74]_0 ;
  wire [74:0]\data_p2_reg[74]_1 ;
  wire load_p1;
  wire load_p1_from_p2;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(rs2f_rreq_ack),
        .I4(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [31]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [32]),
        .O(\data_p1[32]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [33]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [34]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [35]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [36]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [37]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [38]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [39]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [40]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [41]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [42]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [43]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [44]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [45]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [46]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [47]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [48]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [49]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [50]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [51]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [52]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [53]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [54]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [55]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [56]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [57]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [58]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [59]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [60]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [61]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [62]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [63]),
        .O(\data_p1[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[74]_i_1 
       (.I0(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p1[74]_i_3 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(load_p1_from_p2));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [0]),
        .Q(\data_p1_reg[74]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [1]),
        .Q(\data_p1_reg[74]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [2]),
        .Q(\data_p1_reg[74]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [3]),
        .Q(\data_p1_reg[74]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [4]),
        .Q(\data_p1_reg[74]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [5]),
        .Q(\data_p1_reg[74]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [6]),
        .Q(\data_p1_reg[74]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [7]),
        .Q(\data_p1_reg[74]_0 [71]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [8]),
        .Q(\data_p1_reg[74]_0 [72]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [9]),
        .Q(\data_p1_reg[74]_0 [73]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [10]),
        .Q(\data_p1_reg[74]_0 [74]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg[74]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [62]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [63]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [64]),
        .Q(\data_p2_reg[74]_0 [0]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [65]),
        .Q(\data_p2_reg[74]_0 [1]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [66]),
        .Q(\data_p2_reg[74]_0 [2]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [67]),
        .Q(\data_p2_reg[74]_0 [3]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [68]),
        .Q(\data_p2_reg[74]_0 [4]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [69]),
        .Q(\data_p2_reg[74]_0 [5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [70]),
        .Q(\data_p2_reg[74]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [71]),
        .Q(\data_p2_reg[74]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [72]),
        .Q(\data_p2_reg[74]_0 [8]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [73]),
        .Q(\data_p2_reg[74]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [74]),
        .Q(\data_p2_reg[74]_0 [10]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1
       (.I0(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID),
        .I2(rs2f_rreq_ack),
        .I3(state),
        .I4(Q),
        .O(\state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1 
       (.I0(Q),
        .I1(state),
        .I2(rs2f_rreq_ack),
        .I3(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_ARVALID),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem0_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \bus_wide_gen.ready_for_data__0 ,
    Q,
    \data_p1_reg[7]_0 ,
    ap_rst_n_inv,
    ap_clk,
    s_ready_t_reg_0,
    Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY,
    \data_p2_reg[7]_0 );
  output rdata_ack_t;
  output \bus_wide_gen.ready_for_data__0 ;
  output [0:0]Q;
  output [7:0]\data_p1_reg[7]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input s_ready_t_reg_0;
  input Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY;
  input [7:0]\data_p2_reg[7]_0 ;

  wire Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[7]_i_2_n_0 ;
  wire [7:0]\data_p1_reg[7]_0 ;
  wire [7:0]\data_p2_reg[7]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__0_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY),
        .I4(s_ready_t_reg_0),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.len_cnt[7]_i_4 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [2]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [3]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [4]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [5]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [6]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[7]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_2 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [7]),
        .O(\data_p1[7]_i_2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(\data_p1_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(\data_p1_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(\data_p1_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(\data_p1_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(\data_p1_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_2_n_0 ),
        .Q(\data_p1_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[7]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(rdata_ack_t),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__0
       (.I0(s_ready_t_reg_0),
        .I1(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY),
        .I2(rdata_ack_t),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1__0 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY),
        .I3(state),
        .I4(Q),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(state),
        .I2(Array2xfMat_8_0_32_32_1_5_U0_m_axi_gmem0_RREADY),
        .I3(s_ready_t_reg_0),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem1_m_axi
   (full_n_reg,
    ap_rst_n_inv,
    gmem1_ARREADY,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    Q,
    \data_p2_reg[74] ,
    load_p1_from_p2,
    m_axi_gmem1_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \data_p1_reg[7] ,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RVALID,
    ap_rst_n,
    m_axi_gmem1_ARREADY,
    Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID,
    Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY,
    \data_p2_reg[74]_0 ,
    E,
    \data_p1_reg[74] );
  output full_n_reg;
  output ap_rst_n_inv;
  output gmem1_ARREADY;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output [0:0]Q;
  output [10:0]\data_p2_reg[74] ;
  output load_p1_from_p2;
  output [61:0]m_axi_gmem1_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  output [7:0]\data_p1_reg[7] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RVALID;
  input ap_rst_n;
  input m_axi_gmem1_ARREADY;
  input Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID;
  input Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY;
  input [74:0]\data_p2_reg[74]_0 ;
  input [0:0]E;
  input [10:0]\data_p1_reg[74] ;

  wire Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID;
  wire Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY;
  wire [32:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [10:0]\data_p1_reg[74] ;
  wire [7:0]\data_p1_reg[7] ;
  wire [10:0]\data_p2_reg[74] ;
  wire [74:0]\data_p2_reg[74]_0 ;
  wire full_n_reg;
  wire gmem1_ARREADY;
  wire load_p1_from_p2;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem1_m_axi_read bus_read
       (.Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID),
        .Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg ),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.arlen_buf_reg[3] ),
        .\data_p1_reg[74] (\data_p1_reg[74] ),
        .\data_p1_reg[7] (\data_p1_reg[7] ),
        .\data_p2_reg[74] (\data_p2_reg[74] ),
        .\data_p2_reg[74]_0 (\data_p2_reg[74]_0 ),
        .full_n_reg(full_n_reg),
        .load_p1_from_p2(load_p1_from_p2),
        .m_axi_gmem1_ARADDR(m_axi_gmem1_ARADDR),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .s_ready_t_reg(gmem1_ARREADY));
endmodule

(* ORIG_REF_NAME = "arithm_accel_gmem1_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem1_m_axi_buffer__parameterized0
   (full_n_reg_0,
    beat_valid,
    SR,
    DI,
    Q,
    \dout_buf_reg[16]_0 ,
    \dout_buf_reg[34]_0 ,
    \dout_buf_reg[17]_0 ,
    \dout_buf_reg[18]_0 ,
    \dout_buf_reg[19]_0 ,
    \dout_buf_reg[20]_0 ,
    \dout_buf_reg[21]_0 ,
    \dout_buf_reg[22]_0 ,
    \dout_buf_reg[23]_0 ,
    \bus_wide_gen.data_buf01_in ,
    S,
    \mOutPtr_reg[6]_0 ,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RVALID,
    ap_rst_n,
    \bus_wide_gen.last_split ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf1__0 ,
    \mOutPtr_reg[7]_0 );
  output full_n_reg_0;
  output beat_valid;
  output [0:0]SR;
  output [3:0]DI;
  output [2:0]Q;
  output \dout_buf_reg[16]_0 ;
  output [32:0]\dout_buf_reg[34]_0 ;
  output \dout_buf_reg[17]_0 ;
  output \dout_buf_reg[18]_0 ;
  output \dout_buf_reg[19]_0 ;
  output \dout_buf_reg[20]_0 ;
  output \dout_buf_reg[21]_0 ;
  output \dout_buf_reg[22]_0 ;
  output \dout_buf_reg[23]_0 ;
  output [7:0]\bus_wide_gen.data_buf01_in ;
  output [3:0]S;
  output [2:0]\mOutPtr_reg[6]_0 ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RVALID;
  input ap_rst_n;
  input \bus_wide_gen.last_split ;
  input [1:0]\bus_wide_gen.data_buf_reg[8] ;
  input \bus_wide_gen.data_buf1__0 ;
  input [6:0]\mOutPtr_reg[7]_0 ;

  wire [32:0]D;
  wire [3:0]DI;
  wire [2:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire [1:0]\bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.last_split ;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[10]_i_1_n_0 ;
  wire \dout_buf[11]_i_1_n_0 ;
  wire \dout_buf[12]_i_1_n_0 ;
  wire \dout_buf[13]_i_1_n_0 ;
  wire \dout_buf[14]_i_1_n_0 ;
  wire \dout_buf[15]_i_1_n_0 ;
  wire \dout_buf[16]_i_1_n_0 ;
  wire \dout_buf[17]_i_1_n_0 ;
  wire \dout_buf[18]_i_1_n_0 ;
  wire \dout_buf[19]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[20]_i_1_n_0 ;
  wire \dout_buf[21]_i_1_n_0 ;
  wire \dout_buf[22]_i_1_n_0 ;
  wire \dout_buf[23]_i_1_n_0 ;
  wire \dout_buf[24]_i_1_n_0 ;
  wire \dout_buf[25]_i_1_n_0 ;
  wire \dout_buf[26]_i_1_n_0 ;
  wire \dout_buf[27]_i_1_n_0 ;
  wire \dout_buf[28]_i_1_n_0 ;
  wire \dout_buf[29]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[30]_i_1_n_0 ;
  wire \dout_buf[31]_i_1_n_0 ;
  wire \dout_buf[34]_i_2_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_1_n_0 ;
  wire \dout_buf[9]_i_1_n_0 ;
  wire \dout_buf_reg[16]_0 ;
  wire \dout_buf_reg[17]_0 ;
  wire \dout_buf_reg[18]_0 ;
  wire \dout_buf_reg[19]_0 ;
  wire \dout_buf_reg[20]_0 ;
  wire \dout_buf_reg[21]_0 ;
  wire \dout_buf_reg[22]_0 ;
  wire \dout_buf_reg[23]_0 ;
  wire [32:0]\dout_buf_reg[34]_0 ;
  wire dout_valid_i_1__0_n_0;
  wire empty_n_i_1__0_n_0;
  wire empty_n_i_2__2_n_0;
  wire empty_n_i_3__2_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__3_n_0;
  wire full_n_i_3__0_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[7]_i_1__0_n_0 ;
  wire [7:6]mOutPtr_reg;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire [6:0]\mOutPtr_reg[7]_0 ;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire mem_reg_i_10__0_n_0;
  wire mem_reg_i_11__0_n_0;
  wire mem_reg_i_12__0_n_0;
  wire mem_reg_i_13__0_n_0;
  wire mem_reg_i_14__0_n_0;
  wire mem_reg_i_9__0_n_0;
  wire mem_reg_n_32;
  wire mem_reg_n_33;
  wire p_1_in;
  wire pop;
  wire push;
  wire [34:0]q_buf;
  wire [34:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__0_n_0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__0_n_0 ;
  wire \waddr[1]_i_1__0_n_0 ;
  wire \waddr[2]_i_1__0_n_0 ;
  wire \waddr[3]_i_1__1_n_0 ;
  wire \waddr[4]_i_1__0_n_0 ;
  wire \waddr[5]_i_1__1_n_0 ;
  wire \waddr[6]_i_1__0_n_0 ;
  wire \waddr[6]_i_2__0_n_0 ;
  wire \waddr[7]_i_2__0_n_0 ;
  wire \waddr[7]_i_3__0_n_0 ;
  wire \waddr[7]_i_4__0_n_0 ;
  wire [1:1]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1__0 
       (.I0(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[0]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [0]),
        .I1(\dout_buf_reg[34]_0 [16]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [24]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [8]),
        .O(\bus_wide_gen.data_buf01_in [0]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[10]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [18]),
        .I1(\dout_buf_reg[34]_0 [26]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [10]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[18]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[11]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [19]),
        .I1(\dout_buf_reg[34]_0 [27]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [11]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[19]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[12]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [20]),
        .I1(\dout_buf_reg[34]_0 [28]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [12]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[20]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[13]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [21]),
        .I1(\dout_buf_reg[34]_0 [29]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [13]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[21]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[14]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [22]),
        .I1(\dout_buf_reg[34]_0 [30]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [14]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[22]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[15]_i_4__0 
       (.I0(\dout_buf_reg[34]_0 [23]),
        .I1(\dout_buf_reg[34]_0 [31]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [15]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[23]_0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[1]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [1]),
        .I1(\dout_buf_reg[34]_0 [17]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [25]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [9]),
        .O(\bus_wide_gen.data_buf01_in [1]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[2]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [2]),
        .I1(\dout_buf_reg[34]_0 [18]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [26]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [10]),
        .O(\bus_wide_gen.data_buf01_in [2]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[3]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [3]),
        .I1(\dout_buf_reg[34]_0 [19]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [27]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [11]),
        .O(\bus_wide_gen.data_buf01_in [3]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[4]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [4]),
        .I1(\dout_buf_reg[34]_0 [20]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [28]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [12]),
        .O(\bus_wide_gen.data_buf01_in [4]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[5]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [5]),
        .I1(\dout_buf_reg[34]_0 [21]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [29]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [13]),
        .O(\bus_wide_gen.data_buf01_in [5]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[6]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [6]),
        .I1(\dout_buf_reg[34]_0 [22]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [30]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [14]),
        .O(\bus_wide_gen.data_buf01_in [6]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[7]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [7]),
        .I1(\dout_buf_reg[34]_0 [23]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\dout_buf_reg[34]_0 [31]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\dout_buf_reg[34]_0 [15]),
        .O(\bus_wide_gen.data_buf01_in [7]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[8]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [16]),
        .I1(\dout_buf_reg[34]_0 [24]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [8]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[16]_0 ));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[9]_i_2__0 
       (.I0(\dout_buf_reg[34]_0 [17]),
        .I1(\dout_buf_reg[34]_0 [25]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\dout_buf_reg[34]_0 [9]),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\dout_buf_reg[17]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[10]_i_1 
       (.I0(q_tmp[10]),
        .I1(q_buf[10]),
        .I2(show_ahead),
        .O(\dout_buf[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[11]_i_1 
       (.I0(q_tmp[11]),
        .I1(q_buf[11]),
        .I2(show_ahead),
        .O(\dout_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[12]_i_1 
       (.I0(q_tmp[12]),
        .I1(q_buf[12]),
        .I2(show_ahead),
        .O(\dout_buf[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[13]_i_1 
       (.I0(q_tmp[13]),
        .I1(q_buf[13]),
        .I2(show_ahead),
        .O(\dout_buf[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[14]_i_1 
       (.I0(q_tmp[14]),
        .I1(q_buf[14]),
        .I2(show_ahead),
        .O(\dout_buf[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[15]_i_1 
       (.I0(q_tmp[15]),
        .I1(q_buf[15]),
        .I2(show_ahead),
        .O(\dout_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[16]_i_1 
       (.I0(q_tmp[16]),
        .I1(q_buf[16]),
        .I2(show_ahead),
        .O(\dout_buf[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[17]_i_1 
       (.I0(q_tmp[17]),
        .I1(q_buf[17]),
        .I2(show_ahead),
        .O(\dout_buf[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[18]_i_1 
       (.I0(q_tmp[18]),
        .I1(q_buf[18]),
        .I2(show_ahead),
        .O(\dout_buf[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[19]_i_1 
       (.I0(q_tmp[19]),
        .I1(q_buf[19]),
        .I2(show_ahead),
        .O(\dout_buf[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[20]_i_1 
       (.I0(q_tmp[20]),
        .I1(q_buf[20]),
        .I2(show_ahead),
        .O(\dout_buf[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[21]_i_1 
       (.I0(q_tmp[21]),
        .I1(q_buf[21]),
        .I2(show_ahead),
        .O(\dout_buf[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[22]_i_1 
       (.I0(q_tmp[22]),
        .I1(q_buf[22]),
        .I2(show_ahead),
        .O(\dout_buf[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[23]_i_1 
       (.I0(q_tmp[23]),
        .I1(q_buf[23]),
        .I2(show_ahead),
        .O(\dout_buf[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[24]_i_1 
       (.I0(q_tmp[24]),
        .I1(q_buf[24]),
        .I2(show_ahead),
        .O(\dout_buf[24]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[25]_i_1 
       (.I0(q_tmp[25]),
        .I1(q_buf[25]),
        .I2(show_ahead),
        .O(\dout_buf[25]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[26]_i_1 
       (.I0(q_tmp[26]),
        .I1(q_buf[26]),
        .I2(show_ahead),
        .O(\dout_buf[26]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[27]_i_1 
       (.I0(q_tmp[27]),
        .I1(q_buf[27]),
        .I2(show_ahead),
        .O(\dout_buf[27]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[28]_i_1 
       (.I0(q_tmp[28]),
        .I1(q_buf[28]),
        .I2(show_ahead),
        .O(\dout_buf[28]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[29]_i_1 
       (.I0(q_tmp[29]),
        .I1(q_buf[29]),
        .I2(show_ahead),
        .O(\dout_buf[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[30]_i_1 
       (.I0(q_tmp[30]),
        .I1(q_buf[30]),
        .I2(show_ahead),
        .O(\dout_buf[30]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[31]_i_1 
       (.I0(q_tmp[31]),
        .I1(q_buf[31]),
        .I2(show_ahead),
        .O(\dout_buf[31]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hD0)) 
    \dout_buf[34]_i_1__0 
       (.I0(beat_valid),
        .I1(\bus_wide_gen.last_split ),
        .I2(empty_n_reg_n_0),
        .O(pop));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[34]_i_2 
       (.I0(q_tmp[34]),
        .I1(q_buf[34]),
        .I2(show_ahead),
        .O(\dout_buf[34]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_1 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[9]_i_1 
       (.I0(q_tmp[9]),
        .I1(q_buf[9]),
        .I2(show_ahead),
        .O(\dout_buf[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[10] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[10]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[11] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[11]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[12] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[12]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[13] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[13]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[14] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[14]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[15] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[15]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[16] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[16]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[17] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[17]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[18] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[18]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[19] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[19]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[20] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[20]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[21] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[21]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[22] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[22]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[23] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[23]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[24] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[24]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[25] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[25]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[26] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[26]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[27] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[27]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[28] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[28]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[29] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[29]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[30] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[30]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[31] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[31]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[34] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[34]_i_2_n_0 ),
        .Q(\dout_buf_reg[34]_0 [32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[8]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[9] 
       (.C(ap_clk),
        .CE(pop),
        .D(\dout_buf[9]_i_1_n_0 ),
        .Q(\dout_buf_reg[34]_0 [9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hAE)) 
    dout_valid_i_1__0
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(\bus_wide_gen.last_split ),
        .O(dout_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__0_n_0),
        .Q(beat_valid),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FFFE00)) 
    empty_n_i_1__0
       (.I0(empty_n_i_2__2_n_0),
        .I1(Q[1]),
        .I2(empty_n_i_3__2_n_0),
        .I3(pop),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__2
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(empty_n_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__2
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(DI[1]),
        .O(empty_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_0),
        .Q(empty_n_reg_n_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFFDF55)) 
    full_n_i_1__3
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(m_axi_gmem1_RVALID),
        .I3(full_n_reg_0),
        .I4(pop),
        .O(full_n_i_1__3_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__6
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(mOutPtr_reg[7]),
        .I3(mOutPtr_reg[6]),
        .I4(full_n_i_3__0_n_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__0
       (.I0(DI[3]),
        .I1(DI[2]),
        .I2(DI[1]),
        .I3(Q[0]),
        .O(full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__0 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[7]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem1_RVALID),
        .I2(pop),
        .O(\mOutPtr[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [0]),
        .Q(DI[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [1]),
        .Q(DI[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [2]),
        .Q(DI[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [3]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [4]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [5]),
        .Q(mOutPtr_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__0_n_0 ),
        .D(\mOutPtr_reg[7]_0 [6]),
        .Q(mOutPtr_reg[7]),
        .R(SR));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p3_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8960" *) 
  (* RTL_RAM_NAME = "bus_read/buff_rdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "34" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,rnext,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,waddr,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(D[15:0]),
        .DIBDI(D[31:16]),
        .DIPADIP(m_axi_gmem1_RRESP),
        .DIPBDIP({1'b1,D[32]}),
        .DOADO(q_buf[15:0]),
        .DOBDO(q_buf[31:16]),
        .DOPADOP({mem_reg_n_32,mem_reg_n_33}),
        .DOPBDOP({NLW_mem_reg_DOPBDOP_UNCONNECTED[1],q_buf[34]}),
        .ENARDEN(1'b1),
        .ENBWREN(full_n_reg_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({m_axi_gmem1_RVALID,m_axi_gmem1_RVALID,m_axi_gmem1_RVALID,m_axi_gmem1_RVALID}));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_10__0
       (.I0(raddr[2]),
        .I1(raddr[3]),
        .I2(raddr[4]),
        .I3(raddr[5]),
        .O(mem_reg_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_11__0
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    mem_reg_i_12__0
       (.I0(raddr[5]),
        .I1(raddr[4]),
        .I2(raddr[3]),
        .I3(raddr[2]),
        .I4(mem_reg_i_14__0_n_0),
        .O(mem_reg_i_12__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_13__0
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_13__0_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_14__0
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_14__0_n_0));
  LUT6 #(
    .INIT(64'h6666AAAAAAA2AAAA)) 
    mem_reg_i_1__0
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9__0_n_0),
        .I3(mem_reg_i_10__0_n_0),
        .I4(pop),
        .I5(mem_reg_i_11__0_n_0),
        .O(rnext[7]));
  LUT6 #(
    .INIT(64'h3333CCCCCCC4CCCC)) 
    mem_reg_i_2__0
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9__0_n_0),
        .I3(mem_reg_i_10__0_n_0),
        .I4(pop),
        .I5(mem_reg_i_11__0_n_0),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h38B0)) 
    mem_reg_i_3__0
       (.I0(mem_reg_i_12__0_n_0),
        .I1(pop),
        .I2(raddr[5]),
        .I3(mem_reg_i_13__0_n_0),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'hB0B038B0B0B0B0B0)) 
    mem_reg_i_4__0
       (.I0(mem_reg_i_12__0_n_0),
        .I1(pop),
        .I2(raddr[4]),
        .I3(raddr[2]),
        .I4(mem_reg_i_9__0_n_0),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h38B0B0B0B0B0B0B0)) 
    mem_reg_i_5__0
       (.I0(mem_reg_i_12__0_n_0),
        .I1(pop),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  LUT6 #(
    .INIT(64'hF0F0FFFF0F070000)) 
    mem_reg_i_6__0
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(mem_reg_i_9__0_n_0),
        .I3(mem_reg_i_10__0_n_0),
        .I4(pop),
        .I5(raddr[2]),
        .O(rnext[2]));
  LUT3 #(
    .INIT(8'h6A)) 
    mem_reg_i_7__0
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(pop),
        .O(rnext[1]));
  LUT2 #(
    .INIT(4'h6)) 
    mem_reg_i_8__0
       (.I0(raddr[0]),
        .I1(pop),
        .O(rnext[0]));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_9__0
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_9__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__2
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__1
       (.I0(Q[2]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__1
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_0_out_carry_i_1__0
       (.I0(m_axi_gmem1_RVALID),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__1
       (.I0(DI[3]),
        .I1(Q[1]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__1
       (.I0(DI[2]),
        .I1(DI[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__1
       (.I0(DI[1]),
        .I1(DI[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h6555)) 
    p_0_out_carry_i_5__1
       (.I0(DI[1]),
        .I1(pop),
        .I2(full_n_reg_0),
        .I3(m_axi_gmem1_RVALID),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(q_tmp[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(q_tmp[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(q_tmp[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(q_tmp[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(q_tmp[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(q_tmp[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(q_tmp[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(q_tmp[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(q_tmp[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(q_tmp[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(q_tmp[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(q_tmp[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(q_tmp[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(q_tmp[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(q_tmp[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(q_tmp[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[24] 
       (.C(ap_clk),
        .CE(push),
        .D(D[24]),
        .Q(q_tmp[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[25] 
       (.C(ap_clk),
        .CE(push),
        .D(D[25]),
        .Q(q_tmp[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[26] 
       (.C(ap_clk),
        .CE(push),
        .D(D[26]),
        .Q(q_tmp[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[27] 
       (.C(ap_clk),
        .CE(push),
        .D(D[27]),
        .Q(q_tmp[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[28] 
       (.C(ap_clk),
        .CE(push),
        .D(D[28]),
        .Q(q_tmp[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[29] 
       (.C(ap_clk),
        .CE(push),
        .D(D[29]),
        .Q(q_tmp[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(q_tmp[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[30] 
       (.C(ap_clk),
        .CE(push),
        .D(D[30]),
        .Q(q_tmp[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[31] 
       (.C(ap_clk),
        .CE(push),
        .D(D[31]),
        .Q(q_tmp[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[34] 
       (.C(ap_clk),
        .CE(push),
        .D(D[32]),
        .Q(q_tmp[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(q_tmp[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(q_tmp[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(q_tmp[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(q_tmp[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(q_tmp[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(q_tmp[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(q_tmp[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1__0
       (.I0(DI[3]),
        .I1(DI[2]),
        .I2(DI[1]),
        .I3(show_ahead_i_2__0_n_0),
        .I4(Q[0]),
        .I5(pop),
        .O(show_ahead0));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    show_ahead_i_2__0
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(full_n_reg_0),
        .I3(m_axi_gmem1_RVALID),
        .I4(mOutPtr_reg[6]),
        .I5(mOutPtr_reg[7]),
        .O(show_ahead_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__0 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__0 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__1 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__0 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__0_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__0 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[7]_i_1__0 
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem1_RVALID),
        .O(push));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__0 
       (.I0(\waddr[7]_i_3__0_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__0_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__0 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__0_n_0 ),
        .Q(waddr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__0_n_0 ),
        .Q(waddr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__0_n_0 ),
        .Q(waddr[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__1_n_0 ),
        .Q(waddr[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__0_n_0 ),
        .Q(waddr[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__1_n_0 ),
        .Q(waddr[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__0_n_0 ),
        .Q(waddr[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__0_n_0 ),
        .Q(waddr[7]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem1_m_axi_fifo
   (fifo_burst_ready,
    \bus_wide_gen.last_split ,
    pout17_out,
    sel,
    D,
    \q_reg[11]_0 ,
    \bus_wide_gen.data_buf1__0 ,
    \q_reg[11]_1 ,
    \sect_len_buf_reg[5] ,
    \sect_len_buf_reg[8] ,
    \could_multi_bursts.loop_cnt_reg[2] ,
    s_ready_t_reg,
    \q_reg[11]_2 ,
    ap_rst_n_0,
    in,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    SR,
    ap_clk,
    ap_rst_n,
    \pout_reg[3] ,
    beat_valid,
    \pout_reg[3]_0 ,
    \pout_reg[3]_1 ,
    \bus_wide_gen.ready_for_data__0 ,
    Q,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[17] ,
    \bus_wide_gen.data_buf_reg[18] ,
    \bus_wide_gen.data_buf_reg[19] ,
    \bus_wide_gen.data_buf_reg[20] ,
    \bus_wide_gen.data_buf_reg[21] ,
    \bus_wide_gen.data_buf_reg[22] ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \could_multi_bursts.next_loop ,
    m_axi_gmem1_ARREADY,
    data_vld_reg_0,
    data_vld_reg_1,
    fifo_rctl_ready,
    \could_multi_bursts.arlen_buf_reg[3] ,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \q_reg[11]_3 ,
    rdata_ack_t,
    \bus_wide_gen.rdata_valid_t_reg ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf_reg[15]_0 ,
    \bus_wide_gen.data_buf_reg[14] ,
    \bus_wide_gen.data_buf_reg[13] ,
    \bus_wide_gen.data_buf_reg[12] ,
    \bus_wide_gen.data_buf_reg[11] ,
    \bus_wide_gen.data_buf_reg[10] ,
    \bus_wide_gen.data_buf_reg[9] ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.data_buf01_in ,
    \q_reg[9]_0 ,
    \q_reg[8]_0 );
  output fifo_burst_ready;
  output \bus_wide_gen.last_split ;
  output pout17_out;
  output sel;
  output [23:0]D;
  output [1:0]\q_reg[11]_0 ;
  output \bus_wide_gen.data_buf1__0 ;
  output \q_reg[11]_1 ;
  output \sect_len_buf_reg[5] ;
  output \sect_len_buf_reg[8] ;
  output \could_multi_bursts.loop_cnt_reg[2] ;
  output s_ready_t_reg;
  output \q_reg[11]_2 ;
  output [0:0]ap_rst_n_0;
  output [3:0]in;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input [32:0]\pout_reg[3] ;
  input beat_valid;
  input \pout_reg[3]_0 ;
  input \pout_reg[3]_1 ;
  input \bus_wide_gen.ready_for_data__0 ;
  input [7:0]Q;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[17] ;
  input \bus_wide_gen.data_buf_reg[18] ;
  input \bus_wide_gen.data_buf_reg[19] ;
  input \bus_wide_gen.data_buf_reg[20] ;
  input \bus_wide_gen.data_buf_reg[21] ;
  input \bus_wide_gen.data_buf_reg[22] ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \could_multi_bursts.next_loop ;
  input m_axi_gmem1_ARREADY;
  input data_vld_reg_0;
  input data_vld_reg_1;
  input fifo_rctl_ready;
  input [9:0]\could_multi_bursts.arlen_buf_reg[3] ;
  input [5:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  input [1:0]\q_reg[11]_3 ;
  input rdata_ack_t;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input \bus_wide_gen.data_buf_reg[15] ;
  input [15:0]\bus_wide_gen.data_buf_reg[15]_0 ;
  input \bus_wide_gen.data_buf_reg[14] ;
  input \bus_wide_gen.data_buf_reg[13] ;
  input \bus_wide_gen.data_buf_reg[12] ;
  input \bus_wide_gen.data_buf_reg[11] ;
  input \bus_wide_gen.data_buf_reg[10] ;
  input \bus_wide_gen.data_buf_reg[9] ;
  input \bus_wide_gen.data_buf_reg[8] ;
  input [7:0]\bus_wide_gen.data_buf01_in ;
  input \q_reg[9]_0 ;
  input \q_reg[8]_0 ;

  wire [23:0]D;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire beat_valid;
  wire burst_valid;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf[15]_i_5__0_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_3__0_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_5__0_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_6__0_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_8__0_n_0 ;
  wire \bus_wide_gen.data_buf_reg[10] ;
  wire \bus_wide_gen.data_buf_reg[11] ;
  wire \bus_wide_gen.data_buf_reg[12] ;
  wire \bus_wide_gen.data_buf_reg[13] ;
  wire \bus_wide_gen.data_buf_reg[14] ;
  wire \bus_wide_gen.data_buf_reg[15] ;
  wire [15:0]\bus_wide_gen.data_buf_reg[15]_0 ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[17] ;
  wire \bus_wide_gen.data_buf_reg[18] ;
  wire \bus_wide_gen.data_buf_reg[19] ;
  wire \bus_wide_gen.data_buf_reg[20] ;
  wire \bus_wide_gen.data_buf_reg[21] ;
  wire \bus_wide_gen.data_buf_reg[22] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_buf_reg[9] ;
  wire \bus_wide_gen.first_split ;
  wire \bus_wide_gen.last_beat__0 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.next_split__0 ;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [1:0]\bus_wide_gen.split_cnt__5 ;
  wire \bus_wide_gen.split_cnt_buf[1]_i_2__0_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire [1:0]\bus_wide_gen.tail_split ;
  wire [11:8]\bus_wide_gen.tmp_burst_info ;
  wire [9:0]\could_multi_bursts.arlen_buf_reg[3] ;
  wire [5:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.loop_cnt_reg[2] ;
  wire \could_multi_bursts.next_loop ;
  wire data_vld_i_1__2_n_0;
  wire data_vld_reg_0;
  wire data_vld_reg_1;
  wire data_vld_reg_n_0;
  wire empty_n_i_3__1_n_0;
  wire empty_n_i_4__0_n_0;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire full_n_i_1__4_n_0;
  wire full_n_i_2__3_n_0;
  wire [3:0]in;
  wire m_axi_gmem1_ARREADY;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire p_27_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1__0_n_0 ;
  wire \pout[2]_i_1__0_n_0 ;
  wire [32:0]\pout_reg[3] ;
  wire \pout_reg[3]_0 ;
  wire \pout_reg[3]_1 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire [1:0]\q_reg[11]_0 ;
  wire \q_reg[11]_1 ;
  wire \q_reg[11]_2 ;
  wire [1:0]\q_reg[11]_3 ;
  wire \q_reg[8]_0 ;
  wire \q_reg[9]_0 ;
  wire \q_reg_n_0_[0] ;
  wire \q_reg_n_0_[1] ;
  wire \q_reg_n_0_[2] ;
  wire \q_reg_n_0_[3] ;
  wire rdata_ack_t;
  wire s_ready_t_reg;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire sel;

  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[0]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [0]),
        .I3(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I4(\pout_reg[3] [0]),
        .I5(\bus_wide_gen.data_buf01_in [0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[10]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[10] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [10]),
        .I4(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I5(\pout_reg[3] [10]),
        .O(D[10]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[11]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[11] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [11]),
        .I4(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I5(\pout_reg[3] [11]),
        .O(D[11]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[12]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[12] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [12]),
        .I4(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I5(\pout_reg[3] [12]),
        .O(D[12]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[13]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[13] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [13]),
        .I4(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I5(\pout_reg[3] [13]),
        .O(D[13]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[14]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[14] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [14]),
        .I4(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I5(\pout_reg[3] [14]),
        .O(D[14]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[15]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [15]),
        .I4(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I5(\pout_reg[3] [15]),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h4400440044007400)) 
    \bus_wide_gen.data_buf[15]_i_2__0 
       (.I0(\bus_wide_gen.data_buf[15]_i_5__0_n_0 ),
        .I1(p_27_in),
        .I2(beat_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.split_cnt__5 [1]),
        .I5(\bus_wide_gen.split_cnt__5 [0]),
        .O(\bus_wide_gen.first_split ));
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[15]_i_3__0 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(p_27_in),
        .I2(\bus_wide_gen.data_buf[15]_i_5__0_n_0 ),
        .O(\bus_wide_gen.data_buf1__0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT5 #(
    .INIT(32'h7BD07BDE)) 
    \bus_wide_gen.data_buf[15]_i_5__0 
       (.I0(\q_reg[11]_0 [1]),
        .I1(\q_reg[11]_0 [0]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(p_27_in),
        .O(\bus_wide_gen.data_buf[15]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[16]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[16] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_0 ),
        .I3(\pout_reg[3] [16]),
        .I4(\pout_reg[3] [24]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_0 ),
        .O(D[16]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[17]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[17] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_0 ),
        .I3(\pout_reg[3] [17]),
        .I4(\pout_reg[3] [25]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_0 ),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[18]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[18] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_0 ),
        .I3(\pout_reg[3] [18]),
        .I4(\pout_reg[3] [26]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_0 ),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[19]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[19] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_0 ),
        .I3(\pout_reg[3] [19]),
        .I4(\pout_reg[3] [27]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_0 ),
        .O(D[19]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[1]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [1]),
        .I3(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I4(\pout_reg[3] [1]),
        .I5(\bus_wide_gen.data_buf01_in [1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[20]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[20] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_0 ),
        .I3(\pout_reg[3] [20]),
        .I4(\pout_reg[3] [28]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_0 ),
        .O(D[20]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[21]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[21] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_0 ),
        .I3(\pout_reg[3] [21]),
        .I4(\pout_reg[3] [29]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_0 ),
        .O(D[21]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[22]_i_1__0 
       (.I0(\bus_wide_gen.data_buf_reg[22] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_0 ),
        .I3(\pout_reg[3] [22]),
        .I4(\pout_reg[3] [30]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_0 ),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_1__0 
       (.I0(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\q_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[23]_i_2__0 
       (.I0(\bus_wide_gen.data_buf_reg[23] ),
        .I1(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_0 ),
        .I3(\pout_reg[3] [23]),
        .I4(\pout_reg[3] [31]),
        .I5(\bus_wide_gen.data_buf[23]_i_6__0_n_0 ),
        .O(D[23]));
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.data_buf[23]_i_3__0 
       (.I0(\bus_wide_gen.data_buf1__0 ),
        .I1(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7DF0FF7000000000)) 
    \bus_wide_gen.data_buf[23]_i_4__0 
       (.I0(p_27_in),
        .I1(\q_reg[11]_0 [1]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\q_reg[11]_0 [0]),
        .I5(\bus_wide_gen.ready_for_data__0 ),
        .O(\bus_wide_gen.next_split__0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'h1F10)) 
    \bus_wide_gen.data_buf[23]_i_5__0 
       (.I0(\q_reg[11]_0 [0]),
        .I1(\q_reg[11]_0 [1]),
        .I2(\bus_wide_gen.data_buf1__0 ),
        .I3(\bus_wide_gen.first_split ),
        .O(\bus_wide_gen.data_buf[23]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[23]_i_6__0 
       (.I0(\q_reg[11]_0 [0]),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\q_reg[11]_0 [1]),
        .O(\bus_wide_gen.data_buf[23]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \bus_wide_gen.data_buf[23]_i_7__0 
       (.I0(\bus_wide_gen.data_buf[23]_i_8__0_n_0 ),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(p_27_in));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \bus_wide_gen.data_buf[23]_i_8__0 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(burst_valid),
        .I5(beat_valid),
        .O(\bus_wide_gen.data_buf[23]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[2]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [2]),
        .I3(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I4(\pout_reg[3] [2]),
        .I5(\bus_wide_gen.data_buf01_in [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT3 #(
    .INIT(8'h0E)) 
    \bus_wide_gen.data_buf[31]_i_1__1 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I2(\bus_wide_gen.data_buf[23]_i_5__0_n_0 ),
        .O(\q_reg[11]_2 ));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[3]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [3]),
        .I3(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I4(\pout_reg[3] [3]),
        .I5(\bus_wide_gen.data_buf01_in [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[4]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [4]),
        .I3(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I4(\pout_reg[3] [4]),
        .I5(\bus_wide_gen.data_buf01_in [4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[5]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [5]),
        .I3(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I4(\pout_reg[3] [5]),
        .I5(\bus_wide_gen.data_buf01_in [5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[6]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [6]),
        .I3(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I4(\pout_reg[3] [6]),
        .I5(\bus_wide_gen.data_buf01_in [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hEEFECCFC22F200F0)) 
    \bus_wide_gen.data_buf[7]_i_1__1 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[15]_0 [7]),
        .I3(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I4(\pout_reg[3] [7]),
        .I5(\bus_wide_gen.data_buf01_in [7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[8]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[8] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [8]),
        .I4(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I5(\pout_reg[3] [8]),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hF2F2FFF2F0F0FFF0)) 
    \bus_wide_gen.data_buf[9]_i_1__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\bus_wide_gen.data_buf_reg[9] ),
        .I3(\bus_wide_gen.data_buf_reg[15]_0 [9]),
        .I4(\bus_wide_gen.data_buf[23]_i_3__0_n_0 ),
        .I5(\pout_reg[3] [9]),
        .O(D[9]));
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.len_cnt[7]_i_1__0 
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.last_split ),
        .I2(ap_rst_n),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hC408000044008008)) 
    \bus_wide_gen.len_cnt[7]_i_2__0 
       (.I0(\bus_wide_gen.last_beat__0 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.tail_split [0]),
        .I3(\bus_wide_gen.split_cnt__5 [0]),
        .I4(\bus_wide_gen.split_cnt__5 [1]),
        .I5(\bus_wide_gen.tail_split [1]),
        .O(\bus_wide_gen.last_split ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'hFFB0)) 
    \bus_wide_gen.rdata_valid_t_i_1__0 
       (.I0(\bus_wide_gen.next_split__0 ),
        .I1(rdata_ack_t),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(\bus_wide_gen.first_split ),
        .O(s_ready_t_reg));
  LUT6 #(
    .INIT(64'h0000000002FE0000)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1__0 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.next_split__0 ),
        .I2(\bus_wide_gen.first_split ),
        .I3(\bus_wide_gen.split_cnt__5 [0]),
        .I4(ap_rst_n),
        .I5(\bus_wide_gen.last_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h000000002EE20000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1__0 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I1(\bus_wide_gen.split_cnt_buf[1]_i_2__0_n_0 ),
        .I2(\bus_wide_gen.split_cnt__5 [1]),
        .I3(\bus_wide_gen.split_cnt__5 [0]),
        .I4(ap_rst_n),
        .I5(\bus_wide_gen.last_split ),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2__0 
       (.I0(\bus_wide_gen.first_split ),
        .I1(\bus_wide_gen.next_split__0 ),
        .O(\bus_wide_gen.split_cnt_buf[1]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hCECC)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3__0 
       (.I0(\q_reg[11]_0 [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(p_27_in),
        .O(\bus_wide_gen.split_cnt__5 [1]));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'hF2F0)) 
    \bus_wide_gen.split_cnt_buf[1]_i_4__0 
       (.I0(\q_reg[11]_0 [0]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(p_27_in),
        .O(\bus_wide_gen.split_cnt__5 [0]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.araddr_buf[63]_i_3__0 
       (.I0(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.arlen_buf_reg[3]_0 [4]),
        .O(\could_multi_bursts.loop_cnt_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[0]_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[1]_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[2]_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \could_multi_bursts.arlen_buf[3]_i_1__0 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [3]),
        .O(in[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_2__0 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] [8]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [4]),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [7]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [5]),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [9]),
        .O(\sect_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.arlen_buf[3]_i_3__0 
       (.I0(\could_multi_bursts.arlen_buf_reg[3] [5]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3] [4]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I5(\could_multi_bursts.arlen_buf_reg[3] [6]),
        .O(\sect_len_buf_reg[5] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__2
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(sel),
        .O(data_vld_i_1__2_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__2_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT3 #(
    .INIT(8'h8F)) 
    empty_n_i_1__2
       (.I0(\bus_wide_gen.last_split ),
        .I1(\bus_wide_gen.last_beat__0 ),
        .I2(burst_valid),
        .O(pop0));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    empty_n_i_2__1
       (.I0(beat_valid),
        .I1(burst_valid),
        .I2(Q[6]),
        .I3(Q[7]),
        .I4(empty_n_i_3__1_n_0),
        .I5(empty_n_i_4__0_n_0),
        .O(\bus_wide_gen.last_beat__0 ));
  LUT4 #(
    .INIT(16'h6FF6)) 
    empty_n_i_3__1
       (.I0(Q[2]),
        .I1(\q_reg_n_0_[2] ),
        .I2(Q[1]),
        .I3(\q_reg_n_0_[1] ),
        .O(empty_n_i_3__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    empty_n_i_4__0
       (.I0(\q_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\q_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(empty_n_i_4__0_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hF777F555)) 
    full_n_i_1__4
       (.I0(ap_rst_n),
        .I1(full_n_i_2__3_n_0),
        .I2(pop0),
        .I3(data_vld_reg_n_0),
        .I4(fifo_burst_ready),
        .O(full_n_i_1__4_n_0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    full_n_i_2__3
       (.I0(data_vld_reg_n_0),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_burst_ready),
        .O(full_n_i_2__3_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT5 #(
    .INIT(32'hB0000000)) 
    \mem_reg[4][0]_srl5_i_1__1 
       (.I0(m_axi_gmem1_ARREADY),
        .I1(data_vld_reg_0),
        .I2(fifo_burst_ready),
        .I3(data_vld_reg_1),
        .I4(fifo_rctl_ready),
        .O(sel));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][10]_srl5_i_1__0 
       (.I0(\q_reg[11]_3 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [10]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][11]_srl5_i_1__0 
       (.I0(\q_reg[11]_3 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [11]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][8]_srl5_i_1__1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\q_reg[8]_0 ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(sel),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_reg[4][9]_srl5_i_1__1 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .I2(\q_reg[9]_0 ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1__0 
       (.I0(sel),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1__0 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(sel),
        .O(\pout[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1__0 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(sel),
        .O(\pout[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h2AAA000000000000)) 
    \pout[3]_i_5__0 
       (.I0(sel),
        .I1(\bus_wide_gen.last_split ),
        .I2(\pout_reg[3] [32]),
        .I3(beat_valid),
        .I4(\pout_reg[3]_0 ),
        .I5(\pout_reg[3]_1 ),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg_n_0_[0] ),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[11]_0 [0]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[11]_0 [1]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg_n_0_[1] ),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg_n_0_[3] ),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\bus_wide_gen.tail_split [0]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\bus_wide_gen.tail_split [1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "arithm_accel_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem1_m_axi_fifo__parameterized0
   (fifo_rreq_valid,
    rs2f_rreq_ack,
    next_rreq,
    E,
    D,
    S,
    \q_reg[74]_0 ,
    \q_reg[72]_0 ,
    \q_reg[68]_0 ,
    \q_reg[64]_0 ,
    \end_addr_buf_reg[63] ,
    invalid_len_event0,
    SR,
    ap_clk,
    ap_rst_n,
    p_20_in,
    Q,
    sect_cnt0,
    last_sect_carry__3,
    fifo_rreq_valid_buf_reg,
    CO,
    fifo_rreq_valid_buf_reg_0,
    full_n_reg_0,
    last_sect_carry__3_0,
    \q_reg[74]_1 );
  output fifo_rreq_valid;
  output rs2f_rreq_ack;
  output next_rreq;
  output [0:0]E;
  output [51:0]D;
  output [1:0]S;
  output [74:0]\q_reg[74]_0 ;
  output [3:0]\q_reg[72]_0 ;
  output [3:0]\q_reg[68]_0 ;
  output [0:0]\q_reg[64]_0 ;
  output [1:0]\end_addr_buf_reg[63] ;
  output invalid_len_event0;
  input [0:0]SR;
  input ap_clk;
  input ap_rst_n;
  input p_20_in;
  input [51:0]Q;
  input [50:0]sect_cnt0;
  input [4:0]last_sect_carry__3;
  input fifo_rreq_valid_buf_reg;
  input [0:0]CO;
  input fifo_rreq_valid_buf_reg_0;
  input [0:0]full_n_reg_0;
  input [3:0]last_sect_carry__3_0;
  input [74:0]\q_reg[74]_1 ;

  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [51:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire data_vld_i_1__3_n_0;
  wire data_vld_reg_n_0;
  wire [1:0]\end_addr_buf_reg[63] ;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg;
  wire fifo_rreq_valid_buf_reg_0;
  wire full_n_i_1__6_n_0;
  wire full_n_i_2__4_n_0;
  wire [0:0]full_n_reg_0;
  wire invalid_len_event0;
  wire invalid_len_event_i_2__0_n_0;
  wire invalid_len_event_i_3__0_n_0;
  wire [4:0]last_sect_carry__3;
  wire [3:0]last_sect_carry__3_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][30]_srl5_n_0 ;
  wire \mem_reg[4][31]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][61]_srl5_n_0 ;
  wire \mem_reg[4][62]_srl5_n_0 ;
  wire \mem_reg[4][63]_srl5_n_0 ;
  wire \mem_reg[4][64]_srl5_n_0 ;
  wire \mem_reg[4][65]_srl5_n_0 ;
  wire \mem_reg[4][66]_srl5_n_0 ;
  wire \mem_reg[4][67]_srl5_n_0 ;
  wire \mem_reg[4][68]_srl5_n_0 ;
  wire \mem_reg[4][69]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][70]_srl5_n_0 ;
  wire \mem_reg[4][71]_srl5_n_0 ;
  wire \mem_reg[4][72]_srl5_n_0 ;
  wire \mem_reg[4][73]_srl5_n_0 ;
  wire \mem_reg[4][74]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire next_rreq;
  wire p_20_in;
  wire pop0;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1__0_n_0 ;
  wire \pout[2]_i_1__0_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [0:0]\q_reg[64]_0 ;
  wire [3:0]\q_reg[68]_0 ;
  wire [3:0]\q_reg[72]_0 ;
  wire [74:0]\q_reg[74]_0 ;
  wire [74:0]\q_reg[74]_1 ;
  wire rs2f_rreq_ack;
  wire [50:0]sect_cnt0;

  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_1__0
       (.I0(\q_reg[74]_0 [72]),
        .O(\q_reg[72]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_2__0
       (.I0(\q_reg[74]_0 [71]),
        .O(\q_reg[72]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_3__0
       (.I0(\q_reg[74]_0 [70]),
        .O(\q_reg[72]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__0_i_4__0
       (.I0(\q_reg[74]_0 [69]),
        .O(\q_reg[72]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_1__0
       (.I0(\q_reg[74]_0 [74]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry__1_i_2__0
       (.I0(\q_reg[74]_0 [73]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_1__0
       (.I0(\q_reg[74]_0 [68]),
        .O(\q_reg[68]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_2__0
       (.I0(\q_reg[74]_0 [67]),
        .O(\q_reg[68]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_3__0
       (.I0(\q_reg[74]_0 [66]),
        .O(\q_reg[68]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    align_len0_carry_i_4__0
       (.I0(\q_reg[74]_0 [65]),
        .O(\q_reg[68]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \align_len[0]_i_1__0 
       (.I0(\q_reg[74]_0 [64]),
        .O(\q_reg[64]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__3
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__3_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__3_n_0),
        .Q(data_vld_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__3
       (.I0(next_rreq),
        .I1(fifo_rreq_valid),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(fifo_rreq_valid),
        .R(SR));
  LUT5 #(
    .INIT(32'hE000EEEE)) 
    fifo_rreq_valid_buf_i_1__0
       (.I0(fifo_rreq_valid),
        .I1(fifo_rreq_valid_buf_reg),
        .I2(CO),
        .I3(p_20_in),
        .I4(fifo_rreq_valid_buf_reg_0),
        .O(next_rreq));
  LUT6 #(
    .INIT(64'hF7FF7777F5FF5555)) 
    full_n_i_1__6
       (.I0(ap_rst_n),
        .I1(full_n_i_2__4_n_0),
        .I2(next_rreq),
        .I3(fifo_rreq_valid),
        .I4(data_vld_reg_n_0),
        .I5(rs2f_rreq_ack),
        .O(full_n_i_1__6_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    full_n_i_2__4
       (.I0(rs2f_rreq_ack),
        .I1(full_n_reg_0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(full_n_i_2__4_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_0),
        .Q(rs2f_rreq_ack),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    invalid_len_event_i_1__0
       (.I0(invalid_len_event_i_2__0_n_0),
        .I1(\q_reg[74]_0 [74]),
        .I2(fifo_rreq_valid),
        .I3(\q_reg[74]_0 [73]),
        .I4(\q_reg[74]_0 [72]),
        .I5(invalid_len_event_i_3__0_n_0),
        .O(invalid_len_event0));
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_2__0
       (.I0(\q_reg[74]_0 [71]),
        .I1(\q_reg[74]_0 [70]),
        .I2(\q_reg[74]_0 [69]),
        .I3(\q_reg[74]_0 [68]),
        .O(invalid_len_event_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_3__0
       (.I0(\q_reg[74]_0 [65]),
        .I1(\q_reg[74]_0 [64]),
        .I2(\q_reg[74]_0 [67]),
        .I3(\q_reg[74]_0 [66]),
        .O(invalid_len_event_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1__0
       (.I0(last_sect_carry__3_0[3]),
        .I1(last_sect_carry__3[4]),
        .O(\end_addr_buf_reg[63] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2__0
       (.I0(last_sect_carry__3[2]),
        .I1(last_sect_carry__3_0[1]),
        .I2(last_sect_carry__3[1]),
        .I3(last_sect_carry__3_0[0]),
        .I4(last_sect_carry__3_0[2]),
        .I5(last_sect_carry__3[3]),
        .O(\end_addr_buf_reg[63] [0]));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__2 
       (.I0(rs2f_rreq_ack),
        .I1(full_n_reg_0),
        .O(push));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [30]),
        .Q(\mem_reg[4][30]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [31]),
        .Q(\mem_reg[4][31]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [32]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [33]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [34]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [35]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [36]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [37]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [38]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [39]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [40]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [41]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [42]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [43]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [44]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [45]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [46]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [47]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [48]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [49]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [50]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [51]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [52]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [53]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [54]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [55]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [56]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [57]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [58]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [59]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [60]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [61]),
        .Q(\mem_reg[4][61]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [62]),
        .Q(\mem_reg[4][62]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [63]),
        .Q(\mem_reg[4][63]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][64]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][64]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [64]),
        .Q(\mem_reg[4][64]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][65]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][65]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [65]),
        .Q(\mem_reg[4][65]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][66]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][66]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [66]),
        .Q(\mem_reg[4][66]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][67]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][67]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [67]),
        .Q(\mem_reg[4][67]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][68]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][68]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [68]),
        .Q(\mem_reg[4][68]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][69]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][69]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [69]),
        .Q(\mem_reg[4][69]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][70]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][70]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [70]),
        .Q(\mem_reg[4][70]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][71]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][71]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [71]),
        .Q(\mem_reg[4][71]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][72]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][72]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [72]),
        .Q(\mem_reg[4][72]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][73]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][73]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [73]),
        .Q(\mem_reg[4][73]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][74]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][74]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [74]),
        .Q(\mem_reg[4][74]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem1_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_1 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1__0 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1__0 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1__0 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1__0_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__0_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(SR));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [0]),
        .R(SR));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [10]),
        .R(SR));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [11]),
        .R(SR));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [12]),
        .R(SR));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [13]),
        .R(SR));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [14]),
        .R(SR));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [15]),
        .R(SR));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [16]),
        .R(SR));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [17]),
        .R(SR));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [18]),
        .R(SR));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [19]),
        .R(SR));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [1]),
        .R(SR));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [20]),
        .R(SR));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [21]),
        .R(SR));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [22]),
        .R(SR));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [23]),
        .R(SR));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [24]),
        .R(SR));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [25]),
        .R(SR));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [26]),
        .R(SR));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [27]),
        .R(SR));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [28]),
        .R(SR));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [29]),
        .R(SR));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [2]),
        .R(SR));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [30]),
        .R(SR));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][31]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [31]),
        .R(SR));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [32]),
        .R(SR));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [33]),
        .R(SR));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [34]),
        .R(SR));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [35]),
        .R(SR));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [36]),
        .R(SR));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [37]),
        .R(SR));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [38]),
        .R(SR));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [39]),
        .R(SR));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [3]),
        .R(SR));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [40]),
        .R(SR));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [41]),
        .R(SR));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [42]),
        .R(SR));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [43]),
        .R(SR));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [44]),
        .R(SR));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [45]),
        .R(SR));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [46]),
        .R(SR));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [47]),
        .R(SR));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [48]),
        .R(SR));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [49]),
        .R(SR));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [4]),
        .R(SR));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [50]),
        .R(SR));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [51]),
        .R(SR));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [52]),
        .R(SR));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [53]),
        .R(SR));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [54]),
        .R(SR));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [55]),
        .R(SR));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [56]),
        .R(SR));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [57]),
        .R(SR));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [58]),
        .R(SR));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [59]),
        .R(SR));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [5]),
        .R(SR));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [60]),
        .R(SR));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][61]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [61]),
        .R(SR));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][62]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [62]),
        .R(SR));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][63]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [63]),
        .R(SR));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][64]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [64]),
        .R(SR));
  FDRE \q_reg[65] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][65]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [65]),
        .R(SR));
  FDRE \q_reg[66] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][66]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [66]),
        .R(SR));
  FDRE \q_reg[67] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][67]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [67]),
        .R(SR));
  FDRE \q_reg[68] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][68]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [68]),
        .R(SR));
  FDRE \q_reg[69] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][69]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [69]),
        .R(SR));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [6]),
        .R(SR));
  FDRE \q_reg[70] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][70]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [70]),
        .R(SR));
  FDRE \q_reg[71] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][71]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [71]),
        .R(SR));
  FDRE \q_reg[72] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][72]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [72]),
        .R(SR));
  FDRE \q_reg[73] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][73]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [73]),
        .R(SR));
  FDRE \q_reg[74] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][74]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [74]),
        .R(SR));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [7]),
        .R(SR));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [8]),
        .R(SR));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[74]_0 [9]),
        .R(SR));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__0 
       (.I0(Q[0]),
        .I1(next_rreq),
        .I2(last_sect_carry__3[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__0 
       (.I0(Q[10]),
        .I1(next_rreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__0 
       (.I0(Q[11]),
        .I1(next_rreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__0 
       (.I0(Q[12]),
        .I1(next_rreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__0 
       (.I0(Q[13]),
        .I1(next_rreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__0 
       (.I0(Q[14]),
        .I1(next_rreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__0 
       (.I0(Q[15]),
        .I1(next_rreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__0 
       (.I0(Q[16]),
        .I1(next_rreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__0 
       (.I0(Q[17]),
        .I1(next_rreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__0 
       (.I0(Q[18]),
        .I1(next_rreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__0 
       (.I0(Q[19]),
        .I1(next_rreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__0 
       (.I0(Q[1]),
        .I1(next_rreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__0 
       (.I0(Q[20]),
        .I1(next_rreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__0 
       (.I0(Q[21]),
        .I1(next_rreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__0 
       (.I0(Q[22]),
        .I1(next_rreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__0 
       (.I0(Q[23]),
        .I1(next_rreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__0 
       (.I0(Q[24]),
        .I1(next_rreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__0 
       (.I0(Q[25]),
        .I1(next_rreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__0 
       (.I0(Q[26]),
        .I1(next_rreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__0 
       (.I0(Q[27]),
        .I1(next_rreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__0 
       (.I0(Q[28]),
        .I1(next_rreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__0 
       (.I0(Q[29]),
        .I1(next_rreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__0 
       (.I0(Q[2]),
        .I1(next_rreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__0 
       (.I0(Q[30]),
        .I1(next_rreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__0 
       (.I0(Q[31]),
        .I1(next_rreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__0 
       (.I0(Q[32]),
        .I1(next_rreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__0 
       (.I0(Q[33]),
        .I1(next_rreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__0 
       (.I0(Q[34]),
        .I1(next_rreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__0 
       (.I0(Q[35]),
        .I1(next_rreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__0 
       (.I0(Q[36]),
        .I1(next_rreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__0 
       (.I0(Q[37]),
        .I1(next_rreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__0 
       (.I0(Q[38]),
        .I1(next_rreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__0 
       (.I0(Q[39]),
        .I1(next_rreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__0 
       (.I0(Q[3]),
        .I1(next_rreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__0 
       (.I0(Q[40]),
        .I1(next_rreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__0 
       (.I0(Q[41]),
        .I1(next_rreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__0 
       (.I0(Q[42]),
        .I1(next_rreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__0 
       (.I0(Q[43]),
        .I1(next_rreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__0 
       (.I0(Q[44]),
        .I1(next_rreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__0 
       (.I0(Q[45]),
        .I1(next_rreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__0 
       (.I0(Q[46]),
        .I1(next_rreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__0 
       (.I0(Q[47]),
        .I1(next_rreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__0 
       (.I0(Q[48]),
        .I1(next_rreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__0 
       (.I0(Q[49]),
        .I1(next_rreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__0 
       (.I0(Q[4]),
        .I1(next_rreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__0 
       (.I0(Q[50]),
        .I1(next_rreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1__0 
       (.I0(next_rreq),
        .I1(p_20_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__0 
       (.I0(Q[51]),
        .I1(next_rreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__0 
       (.I0(Q[5]),
        .I1(next_rreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__0 
       (.I0(Q[6]),
        .I1(next_rreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__0 
       (.I0(Q[7]),
        .I1(next_rreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__0 
       (.I0(Q[8]),
        .I1(next_rreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__0 
       (.I0(Q[9]),
        .I1(next_rreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem1_m_axi_fifo__parameterized1
   (fifo_rctl_ready,
    data_vld_reg_0,
    empty_n_reg_0,
    \could_multi_bursts.ARVALID_Dummy_reg ,
    \could_multi_bursts.next_loop ,
    E,
    p_20_in,
    rreq_handling_reg,
    ap_rst_n_0,
    ap_rst_n_1,
    \could_multi_bursts.sect_handling_reg ,
    \end_addr_buf_reg[1] ,
    \end_addr_buf_reg[0] ,
    ap_clk,
    SR,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    m_axi_gmem1_ARREADY,
    ap_rst_n,
    invalid_len_event_reg2,
    sel,
    pout17_out,
    beat_valid,
    empty_n_reg_1,
    \bus_wide_gen.last_split ,
    rreq_handling_reg_0,
    CO,
    fifo_rreq_valid,
    \could_multi_bursts.loop_cnt_reg[5] ,
    fifo_burst_ready,
    invalid_len_event,
    rreq_handling_reg_1,
    \sect_addr_buf_reg[0] ,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[3]_0 ,
    Q,
    \sect_end_buf_reg[1] ,
    \sect_end_buf_reg[0] );
  output fifo_rctl_ready;
  output data_vld_reg_0;
  output empty_n_reg_0;
  output \could_multi_bursts.ARVALID_Dummy_reg ;
  output \could_multi_bursts.next_loop ;
  output [0:0]E;
  output p_20_in;
  output rreq_handling_reg;
  output [0:0]ap_rst_n_0;
  output [0:0]ap_rst_n_1;
  output \could_multi_bursts.sect_handling_reg ;
  output \end_addr_buf_reg[1] ;
  output \end_addr_buf_reg[0] ;
  input ap_clk;
  input [0:0]SR;
  input \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  input m_axi_gmem1_ARREADY;
  input ap_rst_n;
  input invalid_len_event_reg2;
  input sel;
  input pout17_out;
  input beat_valid;
  input [0:0]empty_n_reg_1;
  input \bus_wide_gen.last_split ;
  input rreq_handling_reg_0;
  input [0:0]CO;
  input fifo_rreq_valid;
  input \could_multi_bursts.loop_cnt_reg[5] ;
  input fifo_burst_ready;
  input invalid_len_event;
  input rreq_handling_reg_1;
  input [0:0]\sect_addr_buf_reg[0] ;
  input \sect_len_buf_reg[3] ;
  input \sect_len_buf_reg[3]_0 ;
  input [1:0]Q;
  input \sect_end_buf_reg[1] ;
  input \sect_end_buf_reg[0] ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire beat_valid;
  wire \bus_wide_gen.last_split ;
  wire \could_multi_bursts.ARVALID_Dummy_reg ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.loop_cnt_reg[5] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire data_vld1;
  wire data_vld_i_1__4_n_0;
  wire data_vld_reg_0;
  wire empty_n_i_1__4_n_0;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire \end_addr_buf_reg[0] ;
  wire \end_addr_buf_reg[1] ;
  wire fifo_burst_ready;
  wire fifo_rctl_ready;
  wire fifo_rreq_valid;
  wire full_n_i_1__5_n_0;
  wire full_n_i_2__5_n_0;
  wire invalid_len_event;
  wire invalid_len_event_reg2;
  wire m_axi_gmem1_ARREADY;
  wire p_10_in;
  wire p_20_in;
  wire pout17_out;
  wire \pout[0]_i_1__0_n_0 ;
  wire \pout[1]_i_1__0_n_0 ;
  wire \pout[2]_i_1__0_n_0 ;
  wire \pout[3]_i_1__0_n_0 ;
  wire \pout[3]_i_2__0_n_0 ;
  wire [3:0]pout_reg;
  wire rreq_handling_reg;
  wire rreq_handling_reg_0;
  wire rreq_handling_reg_1;
  wire [0:0]\sect_addr_buf_reg[0] ;
  wire \sect_end_buf_reg[0] ;
  wire \sect_end_buf_reg[1] ;
  wire \sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[3]_0 ;
  wire sel;

  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \align_len[31]_i_1__0 
       (.I0(rreq_handling_reg_0),
        .I1(p_20_in),
        .I2(CO),
        .I3(fifo_rreq_valid),
        .O(E));
  LUT5 #(
    .INIT(32'h00F02020)) 
    \could_multi_bursts.ARVALID_Dummy_i_1__0 
       (.I0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I1(m_axi_gmem1_ARREADY),
        .I2(ap_rst_n),
        .I3(invalid_len_event_reg2),
        .I4(\could_multi_bursts.next_loop ),
        .O(\could_multi_bursts.ARVALID_Dummy_reg ));
  LUT5 #(
    .INIT(32'h80800080)) 
    \could_multi_bursts.araddr_buf[63]_i_1__0 
       (.I0(fifo_rctl_ready),
        .I1(\could_multi_bursts.loop_cnt_reg[5] ),
        .I2(fifo_burst_ready),
        .I3(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .I4(m_axi_gmem1_ARREADY),
        .O(\could_multi_bursts.next_loop ));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(p_20_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'hFFFF70F0)) 
    \could_multi_bursts.sect_handling_i_1__1 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.loop_cnt_reg[5] ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(rreq_handling_reg_0),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT5 #(
    .INIT(32'hF777F000)) 
    data_vld_i_1__4
       (.I0(data_vld1),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .O(data_vld_i_1__4_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__4_n_0),
        .Q(data_vld_reg_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'hBFFFAAAA)) 
    empty_n_i_1__4
       (.I0(data_vld_reg_0),
        .I1(\bus_wide_gen.last_split ),
        .I2(empty_n_reg_1),
        .I3(beat_valid),
        .I4(empty_n_reg_0),
        .O(empty_n_i_1__4_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_0),
        .Q(empty_n_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF5DDD)) 
    full_n_i_1__5
       (.I0(ap_rst_n),
        .I1(fifo_rctl_ready),
        .I2(\could_multi_bursts.next_loop ),
        .I3(full_n_i_2__5_n_0),
        .I4(p_10_in),
        .O(full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_2__5
       (.I0(pout_reg[0]),
        .I1(pout_reg[3]),
        .I2(data_vld_reg_0),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(full_n_i_2__5_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_0),
        .Q(fifo_rctl_ready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__0 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \pout[1]_i_1__0 
       (.I0(pout_reg[0]),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .I5(pout_reg[1]),
        .O(\pout[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FF0800F7)) 
    \pout[2]_i_1__0 
       (.I0(data_vld_reg_0),
        .I1(sel),
        .I2(p_10_in),
        .I3(pout_reg[0]),
        .I4(pout_reg[2]),
        .I5(pout_reg[1]),
        .O(\pout[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h34440444)) 
    \pout[3]_i_1__0 
       (.I0(data_vld1),
        .I1(p_10_in),
        .I2(\could_multi_bursts.next_loop ),
        .I3(fifo_rctl_ready),
        .I4(data_vld_reg_0),
        .O(\pout[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2__0 
       (.I0(pout_reg[1]),
        .I1(pout17_out),
        .I2(pout_reg[0]),
        .I3(pout_reg[3]),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__0 
       (.I0(pout_reg[1]),
        .I1(pout_reg[0]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(data_vld1));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT5 #(
    .INIT(32'hA2222222)) 
    \pout[3]_i_4__0 
       (.I0(data_vld_reg_0),
        .I1(empty_n_reg_0),
        .I2(beat_valid),
        .I3(empty_n_reg_1),
        .I4(\bus_wide_gen.last_split ),
        .O(p_10_in));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[0]_i_1__0_n_0 ),
        .Q(pout_reg[0]),
        .R(SR));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[1]_i_1__0_n_0 ),
        .Q(pout_reg[1]),
        .R(SR));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[2]_i_1__0_n_0 ),
        .Q(pout_reg[2]),
        .R(SR));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__0_n_0 ),
        .D(\pout[3]_i_2__0_n_0 ),
        .Q(pout_reg[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    rreq_handling_i_1__0
       (.I0(p_20_in),
        .I1(CO),
        .I2(rreq_handling_reg_0),
        .I3(invalid_len_event),
        .I4(rreq_handling_reg_1),
        .O(rreq_handling_reg));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg[0] ),
        .I1(p_20_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[0]_i_1__0 
       (.I0(Q[0]),
        .I1(CO),
        .I2(p_20_in),
        .I3(\sect_end_buf_reg[0] ),
        .O(\end_addr_buf_reg[0] ));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1__0 
       (.I0(Q[1]),
        .I1(CO),
        .I2(p_20_in),
        .I3(\sect_end_buf_reg[1] ),
        .O(\end_addr_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \sect_len_buf[9]_i_1__1 
       (.I0(\sect_len_buf_reg[3] ),
        .I1(\sect_len_buf_reg[3]_0 ),
        .I2(\could_multi_bursts.next_loop ),
        .I3(\could_multi_bursts.loop_cnt_reg[5] ),
        .I4(rreq_handling_reg_0),
        .O(p_20_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem1_m_axi_read
   (full_n_reg,
    SR,
    s_ready_t_reg,
    \could_multi_bursts.ARVALID_Dummy_reg_0 ,
    Q,
    load_p1_from_p2,
    m_axi_gmem1_ARADDR,
    \could_multi_bursts.arlen_buf_reg[3]_0 ,
    \data_p2_reg[74] ,
    \data_p1_reg[7] ,
    ap_clk,
    D,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RVALID,
    ap_rst_n,
    m_axi_gmem1_ARREADY,
    Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID,
    Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY,
    \data_p2_reg[74]_0 ,
    E,
    \data_p1_reg[74] );
  output full_n_reg;
  output [0:0]SR;
  output s_ready_t_reg;
  output \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  output [0:0]Q;
  output load_p1_from_p2;
  output [61:0]m_axi_gmem1_ARADDR;
  output [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  output [10:0]\data_p2_reg[74] ;
  output [7:0]\data_p1_reg[7] ;
  input ap_clk;
  input [32:0]D;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_RVALID;
  input ap_rst_n;
  input m_axi_gmem1_ARREADY;
  input Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID;
  input Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY;
  input [74:0]\data_p2_reg[74]_0 ;
  input [0:0]E;
  input [10:0]\data_p1_reg[74] ;

  wire Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID;
  wire Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY;
  wire [32:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire align_len;
  wire [31:0]align_len0;
  wire align_len0_carry__0_n_0;
  wire align_len0_carry__0_n_1;
  wire align_len0_carry__0_n_2;
  wire align_len0_carry__0_n_3;
  wire align_len0_carry__1_n_2;
  wire align_len0_carry__1_n_3;
  wire align_len0_carry_n_0;
  wire align_len0_carry_n_1;
  wire align_len0_carry_n_2;
  wire align_len0_carry_n_3;
  wire \align_len_reg_n_0_[0] ;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[1] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \align_len_reg_n_0_[4] ;
  wire \align_len_reg_n_0_[5] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire [63:2]araddr_tmp;
  wire [3:0]arlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[1]_i_2__0_n_0 ;
  wire \beat_len_buf[1]_i_3__0_n_0 ;
  wire \beat_len_buf_reg[1]_i_1__0_n_0 ;
  wire \beat_len_buf_reg[1]_i_1__0_n_1 ;
  wire \beat_len_buf_reg[1]_i_1__0_n_2 ;
  wire \beat_len_buf_reg[1]_i_1__0_n_3 ;
  wire \beat_len_buf_reg[5]_i_1__0_n_0 ;
  wire \beat_len_buf_reg[5]_i_1__0_n_1 ;
  wire \beat_len_buf_reg[5]_i_1__0_n_2 ;
  wire \beat_len_buf_reg[5]_i_1__0_n_3 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_1 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_2 ;
  wire \beat_len_buf_reg[9]_i_1__0_n_3 ;
  wire beat_valid;
  wire buff_rdata_n_10;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_17;
  wire buff_rdata_n_18;
  wire buff_rdata_n_19;
  wire buff_rdata_n_20;
  wire buff_rdata_n_21;
  wire buff_rdata_n_22;
  wire buff_rdata_n_23;
  wire buff_rdata_n_24;
  wire buff_rdata_n_25;
  wire buff_rdata_n_26;
  wire buff_rdata_n_27;
  wire buff_rdata_n_28;
  wire buff_rdata_n_29;
  wire buff_rdata_n_30;
  wire buff_rdata_n_31;
  wire buff_rdata_n_32;
  wire buff_rdata_n_33;
  wire buff_rdata_n_34;
  wire buff_rdata_n_35;
  wire buff_rdata_n_36;
  wire buff_rdata_n_37;
  wire buff_rdata_n_38;
  wire buff_rdata_n_39;
  wire buff_rdata_n_40;
  wire buff_rdata_n_41;
  wire buff_rdata_n_42;
  wire buff_rdata_n_43;
  wire buff_rdata_n_44;
  wire buff_rdata_n_45;
  wire buff_rdata_n_46;
  wire buff_rdata_n_47;
  wire buff_rdata_n_48;
  wire buff_rdata_n_49;
  wire buff_rdata_n_50;
  wire buff_rdata_n_59;
  wire buff_rdata_n_60;
  wire buff_rdata_n_61;
  wire buff_rdata_n_62;
  wire buff_rdata_n_63;
  wire buff_rdata_n_64;
  wire buff_rdata_n_65;
  wire [7:0]\bus_wide_gen.data_buf01_in ;
  wire [1:0]\bus_wide_gen.data_buf1 ;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[1] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[2] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[3] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[4] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[5] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[6] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[7] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.fifo_burst_n_10 ;
  wire \bus_wide_gen.fifo_burst_n_11 ;
  wire \bus_wide_gen.fifo_burst_n_12 ;
  wire \bus_wide_gen.fifo_burst_n_13 ;
  wire \bus_wide_gen.fifo_burst_n_14 ;
  wire \bus_wide_gen.fifo_burst_n_15 ;
  wire \bus_wide_gen.fifo_burst_n_16 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_32 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_4 ;
  wire \bus_wide_gen.fifo_burst_n_42 ;
  wire \bus_wide_gen.fifo_burst_n_43 ;
  wire \bus_wide_gen.fifo_burst_n_5 ;
  wire \bus_wide_gen.fifo_burst_n_6 ;
  wire \bus_wide_gen.fifo_burst_n_7 ;
  wire \bus_wide_gen.fifo_burst_n_8 ;
  wire \bus_wide_gen.fifo_burst_n_9 ;
  wire \bus_wide_gen.last_split ;
  wire \bus_wide_gen.len_cnt[7]_i_5__0_n_0 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_n_0 ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[1] ;
  wire \could_multi_bursts.ARVALID_Dummy_reg_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_3__0_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_4__0_n_0 ;
  wire \could_multi_bursts.araddr_buf[4]_i_5__0_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_3__0_n_0 ;
  wire \could_multi_bursts.araddr_buf[8]_i_4__0_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[63]_i_4__0_n_3 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_0 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_1 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_2 ;
  wire \could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3 ;
  wire [3:0]\could_multi_bursts.arlen_buf_reg[3]_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [10:0]\data_p1_reg[74] ;
  wire [7:0]\data_p1_reg[7] ;
  wire [10:0]\data_p2_reg[74] ;
  wire [74:0]\data_p2_reg[74]_0 ;
  wire [34:34]data_pack;
  wire [63:0]end_addr;
  wire \end_addr_buf[11]_i_2__0_n_0 ;
  wire \end_addr_buf[11]_i_3__0_n_0 ;
  wire \end_addr_buf[11]_i_4__0_n_0 ;
  wire \end_addr_buf[11]_i_5__0_n_0 ;
  wire \end_addr_buf[15]_i_2__0_n_0 ;
  wire \end_addr_buf[15]_i_3__0_n_0 ;
  wire \end_addr_buf[15]_i_4__0_n_0 ;
  wire \end_addr_buf[15]_i_5__0_n_0 ;
  wire \end_addr_buf[19]_i_2__0_n_0 ;
  wire \end_addr_buf[19]_i_3__0_n_0 ;
  wire \end_addr_buf[19]_i_4__0_n_0 ;
  wire \end_addr_buf[19]_i_5__0_n_0 ;
  wire \end_addr_buf[23]_i_2__0_n_0 ;
  wire \end_addr_buf[23]_i_3__0_n_0 ;
  wire \end_addr_buf[23]_i_4__0_n_0 ;
  wire \end_addr_buf[23]_i_5__0_n_0 ;
  wire \end_addr_buf[27]_i_2__0_n_0 ;
  wire \end_addr_buf[27]_i_3__0_n_0 ;
  wire \end_addr_buf[27]_i_4__0_n_0 ;
  wire \end_addr_buf[27]_i_5__0_n_0 ;
  wire \end_addr_buf[31]_i_2__0_n_0 ;
  wire \end_addr_buf[31]_i_3__0_n_0 ;
  wire \end_addr_buf[31]_i_4__0_n_0 ;
  wire \end_addr_buf[31]_i_5__0_n_0 ;
  wire \end_addr_buf[3]_i_2__0_n_0 ;
  wire \end_addr_buf[3]_i_3__0_n_0 ;
  wire \end_addr_buf[3]_i_4__0_n_0 ;
  wire \end_addr_buf[3]_i_5__0_n_0 ;
  wire \end_addr_buf[7]_i_2__0_n_0 ;
  wire \end_addr_buf[7]_i_3__0_n_0 ;
  wire \end_addr_buf[7]_i_4__0_n_0 ;
  wire \end_addr_buf[7]_i_5__0_n_0 ;
  wire \end_addr_buf_reg[11]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[11]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[11]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[11]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[15]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[15]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[15]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[15]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[19]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[19]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[19]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[19]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[23]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[23]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[23]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[23]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[27]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[27]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[27]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[27]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[31]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[31]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[31]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[31]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[35]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[35]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[35]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[35]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[39]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[39]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[39]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[39]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[3]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[3]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[3]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[3]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[43]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[43]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[43]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[43]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[47]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[47]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[47]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[47]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[51]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[51]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[51]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[51]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[55]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[55]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[55]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[55]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[59]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[59]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[59]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[59]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[63]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[63]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[63]_i_1__0_n_3 ;
  wire \end_addr_buf_reg[7]_i_1__0_n_0 ;
  wire \end_addr_buf_reg[7]_i_1__0_n_1 ;
  wire \end_addr_buf_reg[7]_i_1__0_n_2 ;
  wire \end_addr_buf_reg[7]_i_1__0_n_3 ;
  wire \end_addr_buf_reg_n_0_[0] ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[1] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_burst_ready;
  wire fifo_rctl_n_1;
  wire fifo_rctl_n_10;
  wire fifo_rctl_n_11;
  wire fifo_rctl_n_12;
  wire fifo_rctl_n_2;
  wire fifo_rctl_n_3;
  wire fifo_rctl_n_7;
  wire fifo_rctl_n_8;
  wire fifo_rctl_n_9;
  wire fifo_rctl_ready;
  wire [74:64]fifo_rreq_data;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_100;
  wire fifo_rreq_n_101;
  wire fifo_rreq_n_102;
  wire fifo_rreq_n_103;
  wire fifo_rreq_n_104;
  wire fifo_rreq_n_105;
  wire fifo_rreq_n_106;
  wire fifo_rreq_n_107;
  wire fifo_rreq_n_108;
  wire fifo_rreq_n_109;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_110;
  wire fifo_rreq_n_111;
  wire fifo_rreq_n_112;
  wire fifo_rreq_n_113;
  wire fifo_rreq_n_114;
  wire fifo_rreq_n_115;
  wire fifo_rreq_n_116;
  wire fifo_rreq_n_117;
  wire fifo_rreq_n_118;
  wire fifo_rreq_n_119;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_120;
  wire fifo_rreq_n_121;
  wire fifo_rreq_n_122;
  wire fifo_rreq_n_123;
  wire fifo_rreq_n_124;
  wire fifo_rreq_n_125;
  wire fifo_rreq_n_126;
  wire fifo_rreq_n_127;
  wire fifo_rreq_n_128;
  wire fifo_rreq_n_129;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_130;
  wire fifo_rreq_n_131;
  wire fifo_rreq_n_132;
  wire fifo_rreq_n_133;
  wire fifo_rreq_n_134;
  wire fifo_rreq_n_135;
  wire fifo_rreq_n_136;
  wire fifo_rreq_n_137;
  wire fifo_rreq_n_138;
  wire fifo_rreq_n_139;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_140;
  wire fifo_rreq_n_142;
  wire fifo_rreq_n_143;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_69;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_70;
  wire fifo_rreq_n_71;
  wire fifo_rreq_n_72;
  wire fifo_rreq_n_73;
  wire fifo_rreq_n_74;
  wire fifo_rreq_n_75;
  wire fifo_rreq_n_76;
  wire fifo_rreq_n_77;
  wire fifo_rreq_n_78;
  wire fifo_rreq_n_79;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_80;
  wire fifo_rreq_n_81;
  wire fifo_rreq_n_82;
  wire fifo_rreq_n_83;
  wire fifo_rreq_n_84;
  wire fifo_rreq_n_85;
  wire fifo_rreq_n_86;
  wire fifo_rreq_n_87;
  wire fifo_rreq_n_88;
  wire fifo_rreq_n_89;
  wire fifo_rreq_n_9;
  wire fifo_rreq_n_90;
  wire fifo_rreq_n_91;
  wire fifo_rreq_n_92;
  wire fifo_rreq_n_93;
  wire fifo_rreq_n_94;
  wire fifo_rreq_n_95;
  wire fifo_rreq_n_96;
  wire fifo_rreq_n_97;
  wire fifo_rreq_n_98;
  wire fifo_rreq_n_99;
  wire fifo_rreq_valid;
  wire fifo_rreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1__0_n_0;
  wire first_sect_carry__0_i_2__0_n_0;
  wire first_sect_carry__0_i_3__0_n_0;
  wire first_sect_carry__0_i_4__0_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1__0_n_0;
  wire first_sect_carry__1_i_2__0_n_0;
  wire first_sect_carry__1_i_3__0_n_0;
  wire first_sect_carry__1_i_4__0_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1__0_n_0;
  wire first_sect_carry__2_i_2__0_n_0;
  wire first_sect_carry__2_i_3__0_n_0;
  wire first_sect_carry__2_i_4__0_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1__0_n_0;
  wire first_sect_carry__3_i_2__0_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1__0_n_0;
  wire first_sect_carry_i_2__0_n_0;
  wire first_sect_carry_i_3__0_n_0;
  wire first_sect_carry_i_4__0_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire invalid_len_event;
  wire invalid_len_event0;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_i_1__0_n_0;
  wire last_sect_carry__0_i_2__0_n_0;
  wire last_sect_carry__0_i_3__0_n_0;
  wire last_sect_carry__0_i_4__0_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1__0_n_0;
  wire last_sect_carry__1_i_2__0_n_0;
  wire last_sect_carry__1_i_3__0_n_0;
  wire last_sect_carry__1_i_4__0_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1__0_n_0;
  wire last_sect_carry__2_i_2__0_n_0;
  wire last_sect_carry__2_i_3__0_n_0;
  wire last_sect_carry__2_i_4__0_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1__0_n_0;
  wire last_sect_carry_i_2__0_n_0;
  wire last_sect_carry_i_3__0_n_0;
  wire last_sect_carry_i_4__0_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire load_p1_from_p2;
  wire mOutPtr19_out;
  wire [5:0]mOutPtr_reg;
  wire [61:0]m_axi_gmem1_ARADDR;
  wire m_axi_gmem1_ARREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire next_rreq;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire [51:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_20_in;
  wire pout17_out;
  wire push;
  wire rdata_ack_t;
  wire rreq_handling_reg_n_0;
  wire rs2f_rreq_ack;
  wire [74:0]rs2f_rreq_data;
  wire rs2f_rreq_valid;
  wire s_ready_t_reg;
  wire [63:0]sect_addr;
  wire \sect_addr_buf_reg_n_0_[0] ;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[1] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_end_buf_reg_n_0_[0] ;
  wire \sect_end_buf_reg_n_0_[1] ;
  wire \sect_len_buf[0]_i_1__0_n_0 ;
  wire \sect_len_buf[1]_i_1__0_n_0 ;
  wire \sect_len_buf[2]_i_1__0_n_0 ;
  wire \sect_len_buf[3]_i_1__0_n_0 ;
  wire \sect_len_buf[4]_i_1__0_n_0 ;
  wire \sect_len_buf[5]_i_1__0_n_0 ;
  wire \sect_len_buf[6]_i_1__0_n_0 ;
  wire \sect_len_buf[7]_i_1__0_n_0 ;
  wire \sect_len_buf[8]_i_1__0_n_0 ;
  wire \sect_len_buf[9]_i_2__0_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[0] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[1] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[0] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[1] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [3:2]NLW_align_len0_carry__1_CO_UNCONNECTED;
  wire [3:3]NLW_align_len0_carry__1_O_UNCONNECTED;
  wire [1:0]\NLW_beat_len_buf_reg[1]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4__0_O_UNCONNECTED ;
  wire [3:3]\NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry
       (.CI(1'b0),
        .CO({align_len0_carry_n_0,align_len0_carry_n_1,align_len0_carry_n_2,align_len0_carry_n_3}),
        .CYINIT(fifo_rreq_data[64]),
        .DI(fifo_rreq_data[68:65]),
        .O(align_len0[4:1]),
        .S({fifo_rreq_n_137,fifo_rreq_n_138,fifo_rreq_n_139,fifo_rreq_n_140}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__0
       (.CI(align_len0_carry_n_0),
        .CO({align_len0_carry__0_n_0,align_len0_carry__0_n_1,align_len0_carry__0_n_2,align_len0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(fifo_rreq_data[72:69]),
        .O(align_len0[8:5]),
        .S({fifo_rreq_n_133,fifo_rreq_n_134,fifo_rreq_n_135,fifo_rreq_n_136}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 align_len0_carry__1
       (.CI(align_len0_carry__0_n_0),
        .CO({NLW_align_len0_carry__1_CO_UNCONNECTED[3:2],align_len0_carry__1_n_2,align_len0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_rreq_data[74:73]}),
        .O({NLW_align_len0_carry__1_O_UNCONNECTED[3],align_len0[31],align_len0[10:9]}),
        .S({1'b0,1'b1,fifo_rreq_n_56,fifo_rreq_n_57}));
  FDRE \align_len_reg[0] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[0]),
        .Q(\align_len_reg_n_0_[0] ),
        .R(SR));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[10]),
        .Q(\align_len_reg_n_0_[10] ),
        .R(SR));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[1]),
        .Q(\align_len_reg_n_0_[1] ),
        .R(SR));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(SR));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(SR));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(SR));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[4]),
        .Q(\align_len_reg_n_0_[4] ),
        .R(SR));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[5]),
        .Q(\align_len_reg_n_0_[5] ),
        .R(SR));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[6]),
        .Q(\align_len_reg_n_0_[6] ),
        .R(SR));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[7]),
        .Q(\align_len_reg_n_0_[7] ),
        .R(SR));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[8]),
        .Q(\align_len_reg_n_0_[8] ),
        .R(SR));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(align_len0[9]),
        .Q(\align_len_reg_n_0_[9] ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_2__0 
       (.I0(\align_len_reg_n_0_[1] ),
        .I1(\start_addr_reg_n_0_[1] ),
        .O(\beat_len_buf[1]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_3__0 
       (.I0(\align_len_reg_n_0_[0] ),
        .I1(\start_addr_reg_n_0_[0] ),
        .O(\beat_len_buf[1]_i_3__0_n_0 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(SR));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[1]_i_1__0 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[1]_i_1__0_n_0 ,\beat_len_buf_reg[1]_i_1__0_n_1 ,\beat_len_buf_reg[1]_i_1__0_n_2 ,\beat_len_buf_reg[1]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\align_len_reg_n_0_[1] ,\align_len_reg_n_0_[0] }),
        .O({beat_len_buf1[3:2],\NLW_beat_len_buf_reg[1]_i_1__0_O_UNCONNECTED [1:0]}),
        .S({\align_len_reg_n_0_[3] ,\align_len_reg_n_0_[2] ,\beat_len_buf[1]_i_2__0_n_0 ,\beat_len_buf[1]_i_3__0_n_0 }));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(SR));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(SR));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(SR));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[5]_i_1__0 
       (.CI(\beat_len_buf_reg[1]_i_1__0_n_0 ),
        .CO({\beat_len_buf_reg[5]_i_1__0_n_0 ,\beat_len_buf_reg[5]_i_1__0_n_1 ,\beat_len_buf_reg[5]_i_1__0_n_2 ,\beat_len_buf_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[7:4]),
        .S({\align_len_reg_n_0_[7] ,\align_len_reg_n_0_[6] ,\align_len_reg_n_0_[5] ,\align_len_reg_n_0_[4] }));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(SR));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(SR));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(SR));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1__0 
       (.CI(\beat_len_buf_reg[5]_i_1__0_n_0 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED [3],\beat_len_buf_reg[9]_i_1__0_n_1 ,\beat_len_buf_reg[9]_i_1__0_n_2 ,\beat_len_buf_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[11:8]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[10] ,\align_len_reg_n_0_[9] ,\align_len_reg_n_0_[8] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem1_m_axi_buffer__parameterized0 buff_rdata
       (.D(D),
        .DI({mOutPtr_reg[3:1],mOutPtr19_out}),
        .Q({mOutPtr_reg[5:4],mOutPtr_reg[0]}),
        .S({buff_rdata_n_59,buff_rdata_n_60,buff_rdata_n_61,buff_rdata_n_62}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf01_in (\bus_wide_gen.data_buf01_in ),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[8] (\bus_wide_gen.data_buf1 ),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\dout_buf_reg[16]_0 (buff_rdata_n_10),
        .\dout_buf_reg[17]_0 (buff_rdata_n_44),
        .\dout_buf_reg[18]_0 (buff_rdata_n_45),
        .\dout_buf_reg[19]_0 (buff_rdata_n_46),
        .\dout_buf_reg[20]_0 (buff_rdata_n_47),
        .\dout_buf_reg[21]_0 (buff_rdata_n_48),
        .\dout_buf_reg[22]_0 (buff_rdata_n_49),
        .\dout_buf_reg[23]_0 (buff_rdata_n_50),
        .\dout_buf_reg[34]_0 ({data_pack,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43}),
        .full_n_reg_0(full_n_reg),
        .\mOutPtr_reg[6]_0 ({buff_rdata_n_63,buff_rdata_n_64,buff_rdata_n_65}),
        .\mOutPtr_reg[7]_0 ({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_26 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_7 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_6 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_5 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_4 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(buff_rdata_n_19),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(buff_rdata_n_18),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(buff_rdata_n_17),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(buff_rdata_n_15),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(buff_rdata_n_14),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_25 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(buff_rdata_n_13),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(buff_rdata_n_12),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .R(\bus_wide_gen.fifo_burst_n_36 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_24 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.fifo_burst_n_31 ),
        .D(\bus_wide_gen.fifo_burst_n_18 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem1_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.D({\bus_wide_gen.fifo_burst_n_4 ,\bus_wide_gen.fifo_burst_n_5 ,\bus_wide_gen.fifo_burst_n_6 ,\bus_wide_gen.fifo_burst_n_7 ,\bus_wide_gen.fifo_burst_n_8 ,\bus_wide_gen.fifo_burst_n_9 ,\bus_wide_gen.fifo_burst_n_10 ,\bus_wide_gen.fifo_burst_n_11 ,\bus_wide_gen.fifo_burst_n_12 ,\bus_wide_gen.fifo_burst_n_13 ,\bus_wide_gen.fifo_burst_n_14 ,\bus_wide_gen.fifo_burst_n_15 ,\bus_wide_gen.fifo_burst_n_16 ,\bus_wide_gen.fifo_burst_n_17 ,\bus_wide_gen.fifo_burst_n_18 ,\bus_wide_gen.fifo_burst_n_19 ,\bus_wide_gen.fifo_burst_n_20 ,\bus_wide_gen.fifo_burst_n_21 ,\bus_wide_gen.fifo_burst_n_22 ,\bus_wide_gen.fifo_burst_n_23 ,\bus_wide_gen.fifo_burst_n_24 ,\bus_wide_gen.fifo_burst_n_25 ,\bus_wide_gen.fifo_burst_n_26 ,\bus_wide_gen.fifo_burst_n_27 }),
        .Q(\bus_wide_gen.len_cnt_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_37 ),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf01_in (\bus_wide_gen.data_buf01_in ),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[10] (buff_rdata_n_45),
        .\bus_wide_gen.data_buf_reg[11] (buff_rdata_n_46),
        .\bus_wide_gen.data_buf_reg[12] (buff_rdata_n_47),
        .\bus_wide_gen.data_buf_reg[13] (buff_rdata_n_48),
        .\bus_wide_gen.data_buf_reg[14] (buff_rdata_n_49),
        .\bus_wide_gen.data_buf_reg[15] (buff_rdata_n_50),
        .\bus_wide_gen.data_buf_reg[15]_0 ({\bus_wide_gen.data_buf_reg_n_0_[23] ,\bus_wide_gen.data_buf_reg_n_0_[22] ,\bus_wide_gen.data_buf_reg_n_0_[21] ,\bus_wide_gen.data_buf_reg_n_0_[20] ,\bus_wide_gen.data_buf_reg_n_0_[19] ,\bus_wide_gen.data_buf_reg_n_0_[18] ,\bus_wide_gen.data_buf_reg_n_0_[17] ,\bus_wide_gen.data_buf_reg_n_0_[16] ,\bus_wide_gen.data_buf_reg_n_0_[15] ,\bus_wide_gen.data_buf_reg_n_0_[14] ,\bus_wide_gen.data_buf_reg_n_0_[13] ,\bus_wide_gen.data_buf_reg_n_0_[12] ,\bus_wide_gen.data_buf_reg_n_0_[11] ,\bus_wide_gen.data_buf_reg_n_0_[10] ,\bus_wide_gen.data_buf_reg_n_0_[9] ,\bus_wide_gen.data_buf_reg_n_0_[8] }),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .\bus_wide_gen.data_buf_reg[17] (\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .\bus_wide_gen.data_buf_reg[18] (\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .\bus_wide_gen.data_buf_reg[19] (\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .\bus_wide_gen.data_buf_reg[20] (\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .\bus_wide_gen.data_buf_reg[21] (\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .\bus_wide_gen.data_buf_reg[22] (\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .\bus_wide_gen.data_buf_reg[8] (buff_rdata_n_10),
        .\bus_wide_gen.data_buf_reg[9] (buff_rdata_n_44),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.fifo_burst_n_43 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.fifo_burst_n_42 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .\could_multi_bursts.arlen_buf_reg[3] ({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .\could_multi_bursts.arlen_buf_reg[3]_0 (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.loop_cnt_reg[2] (\bus_wide_gen.fifo_burst_n_34 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .data_vld_reg_0(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .data_vld_reg_1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .in(arlen_tmp),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .pout17_out(pout17_out),
        .\pout_reg[3] ({data_pack,buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15,buff_rdata_n_16,buff_rdata_n_17,buff_rdata_n_18,buff_rdata_n_19,buff_rdata_n_20,buff_rdata_n_21,buff_rdata_n_22,buff_rdata_n_23,buff_rdata_n_24,buff_rdata_n_25,buff_rdata_n_26,buff_rdata_n_27,buff_rdata_n_28,buff_rdata_n_29,buff_rdata_n_30,buff_rdata_n_31,buff_rdata_n_32,buff_rdata_n_33,buff_rdata_n_34,buff_rdata_n_35,buff_rdata_n_36,buff_rdata_n_37,buff_rdata_n_38,buff_rdata_n_39,buff_rdata_n_40,buff_rdata_n_41,buff_rdata_n_42,buff_rdata_n_43}),
        .\pout_reg[3]_0 (fifo_rctl_n_2),
        .\pout_reg[3]_1 (fifo_rctl_n_1),
        .\q_reg[11]_0 (\bus_wide_gen.data_buf1 ),
        .\q_reg[11]_1 (\bus_wide_gen.fifo_burst_n_31 ),
        .\q_reg[11]_2 (\bus_wide_gen.fifo_burst_n_36 ),
        .\q_reg[11]_3 ({\sect_addr_buf_reg_n_0_[1] ,\sect_addr_buf_reg_n_0_[0] }),
        .\q_reg[8]_0 (\sect_end_buf_reg_n_0_[0] ),
        .\q_reg[9]_0 (\sect_end_buf_reg_n_0_[1] ),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg(\bus_wide_gen.fifo_burst_n_35 ),
        .\sect_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_32 ),
        .\sect_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_33 ),
        .sel(push));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [1]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1__0 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5__0_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[7]_i_3__0 
       (.I0(\bus_wide_gen.len_cnt[7]_i_5__0_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .I2(\bus_wide_gen.len_cnt_reg [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_5__0 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_5__0_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_37 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_37 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_37 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_37 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_37 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_37 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_37 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.last_split ),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_37 ));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .R(SR));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_43 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_42 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \could_multi_bursts.ARVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_3),
        .Q(\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[10]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[10]),
        .O(araddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[11]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[11]),
        .O(araddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[12]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[12]),
        .O(araddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[13]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[13]),
        .O(araddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[14]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[14]),
        .O(araddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[15]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[15]),
        .O(araddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[16]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[16]),
        .O(araddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[17]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[17]),
        .O(araddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[18]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[18]),
        .O(araddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[19]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[19]),
        .O(araddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[20]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[20]),
        .O(araddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[21]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[21]),
        .O(araddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[22]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[22]),
        .O(araddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[23]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[23]),
        .O(araddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[24]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[24]),
        .O(araddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[25]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[25]),
        .O(araddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[26]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[26]),
        .O(araddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[27]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[27]),
        .O(araddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[28]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[28]),
        .O(araddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[29]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[29]),
        .O(araddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[2]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[2]),
        .O(araddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[30]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[30]),
        .O(araddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[31]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[31]),
        .O(araddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[32]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[32]),
        .O(araddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[33]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[33]),
        .O(araddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[34]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[34]),
        .O(araddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[35]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[35]),
        .O(araddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[36]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[36]),
        .O(araddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[37]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[37]),
        .O(araddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[38]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[38]),
        .O(araddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[39]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[39]),
        .O(araddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[3]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[3]),
        .O(araddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[40]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[40]),
        .O(araddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[41]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[41]),
        .O(araddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[42]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[42]),
        .O(araddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[43]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[43]),
        .O(araddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[44]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[44]),
        .O(araddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[45]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[45]),
        .O(araddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[46]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[46]),
        .O(araddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[47]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[47]),
        .O(araddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[48]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[48]),
        .O(araddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[49]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[49]),
        .O(araddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[4]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[4]),
        .O(araddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.araddr_buf[4]_i_3__0 
       (.I0(m_axi_gmem1_ARADDR[2]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.araddr_buf[4]_i_4__0 
       (.I0(m_axi_gmem1_ARADDR[1]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.araddr_buf[4]_i_5__0 
       (.I0(m_axi_gmem1_ARADDR[0]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.araddr_buf[4]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[50]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[50]),
        .O(araddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[51]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[51]),
        .O(araddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[52]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[52]),
        .O(araddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[53]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[53]),
        .O(araddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[54]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[54]),
        .O(araddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[55]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[55]),
        .O(araddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[56]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[56]),
        .O(araddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[57]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[57]),
        .O(araddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[58]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[58]),
        .O(araddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[59]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[59]),
        .O(araddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[5]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[5]),
        .O(araddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[60]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[60]),
        .O(araddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[61]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[61]),
        .O(araddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[62]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[62]),
        .O(araddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[63]_i_2__0 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[63]),
        .O(araddr_tmp[63]));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[6]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[6]),
        .O(araddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[7]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[7]),
        .O(araddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[8]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[8]),
        .O(araddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.araddr_buf[8]_i_3__0 
       (.I0(m_axi_gmem1_ARADDR[4]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.araddr_buf[8]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.araddr_buf[8]_i_4__0 
       (.I0(m_axi_gmem1_ARADDR[3]),
        .I1(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .I3(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.araddr_buf[8]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.araddr_buf[9]_i_1__0 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_34 ),
        .I2(data1[9]),
        .O(araddr_tmp[9]));
  FDRE \could_multi_bursts.araddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[10]),
        .Q(m_axi_gmem1_ARADDR[8]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[11]),
        .Q(m_axi_gmem1_ARADDR[9]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[12]),
        .Q(m_axi_gmem1_ARADDR[10]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[12]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_0 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem1_ARADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem1_ARADDR[10:7]));
  FDRE \could_multi_bursts.araddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[13]),
        .Q(m_axi_gmem1_ARADDR[11]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[14]),
        .Q(m_axi_gmem1_ARADDR[12]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[15]),
        .Q(m_axi_gmem1_ARADDR[13]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[16]),
        .Q(m_axi_gmem1_ARADDR[14]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[16]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[12]_i_2__0_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_0 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem1_ARADDR[14:11]));
  FDRE \could_multi_bursts.araddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[17]),
        .Q(m_axi_gmem1_ARADDR[15]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[18]),
        .Q(m_axi_gmem1_ARADDR[16]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[19]),
        .Q(m_axi_gmem1_ARADDR[17]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[20]),
        .Q(m_axi_gmem1_ARADDR[18]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[20]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[16]_i_2__0_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_0 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem1_ARADDR[18:15]));
  FDRE \could_multi_bursts.araddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[21]),
        .Q(m_axi_gmem1_ARADDR[19]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[22]),
        .Q(m_axi_gmem1_ARADDR[20]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[23]),
        .Q(m_axi_gmem1_ARADDR[21]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[24]),
        .Q(m_axi_gmem1_ARADDR[22]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[24]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[20]_i_2__0_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_0 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem1_ARADDR[22:19]));
  FDRE \could_multi_bursts.araddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[25]),
        .Q(m_axi_gmem1_ARADDR[23]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[26]),
        .Q(m_axi_gmem1_ARADDR[24]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[27]),
        .Q(m_axi_gmem1_ARADDR[25]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[28]),
        .Q(m_axi_gmem1_ARADDR[26]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[28]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[24]_i_2__0_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_0 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem1_ARADDR[26:23]));
  FDRE \could_multi_bursts.araddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[29]),
        .Q(m_axi_gmem1_ARADDR[27]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[2]),
        .Q(m_axi_gmem1_ARADDR[0]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[30]),
        .Q(m_axi_gmem1_ARADDR[28]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[31]),
        .Q(m_axi_gmem1_ARADDR[29]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[32]),
        .Q(m_axi_gmem1_ARADDR[30]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[32]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[28]_i_2__0_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_0 ,\could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem1_ARADDR[30:27]));
  FDRE \could_multi_bursts.araddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[33]),
        .Q(m_axi_gmem1_ARADDR[31]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[34]),
        .Q(m_axi_gmem1_ARADDR[32]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[35]),
        .Q(m_axi_gmem1_ARADDR[33]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[36]),
        .Q(m_axi_gmem1_ARADDR[34]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[36]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[32]_i_2__0_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_0 ,\could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem1_ARADDR[34:31]));
  FDRE \could_multi_bursts.araddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[37]),
        .Q(m_axi_gmem1_ARADDR[35]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[38]),
        .Q(m_axi_gmem1_ARADDR[36]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[39]),
        .Q(m_axi_gmem1_ARADDR[37]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[3]),
        .Q(m_axi_gmem1_ARADDR[1]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[40]),
        .Q(m_axi_gmem1_ARADDR[38]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[40]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[36]_i_2__0_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_0 ,\could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem1_ARADDR[38:35]));
  FDRE \could_multi_bursts.araddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[41]),
        .Q(m_axi_gmem1_ARADDR[39]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[42]),
        .Q(m_axi_gmem1_ARADDR[40]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[43]),
        .Q(m_axi_gmem1_ARADDR[41]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[44]),
        .Q(m_axi_gmem1_ARADDR[42]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[44]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[40]_i_2__0_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_0 ,\could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem1_ARADDR[42:39]));
  FDRE \could_multi_bursts.araddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[45]),
        .Q(m_axi_gmem1_ARADDR[43]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[46]),
        .Q(m_axi_gmem1_ARADDR[44]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[47]),
        .Q(m_axi_gmem1_ARADDR[45]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[48]),
        .Q(m_axi_gmem1_ARADDR[46]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[48]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[44]_i_2__0_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_0 ,\could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem1_ARADDR[46:43]));
  FDRE \could_multi_bursts.araddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[49]),
        .Q(m_axi_gmem1_ARADDR[47]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[4]),
        .Q(m_axi_gmem1_ARADDR[2]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_0 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem1_ARADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.araddr_buf_reg[4]_i_2__0_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.araddr_buf[4]_i_3__0_n_0 ,\could_multi_bursts.araddr_buf[4]_i_4__0_n_0 ,\could_multi_bursts.araddr_buf[4]_i_5__0_n_0 ,1'b0}));
  FDRE \could_multi_bursts.araddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[50]),
        .Q(m_axi_gmem1_ARADDR[48]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[51]),
        .Q(m_axi_gmem1_ARADDR[49]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[52]),
        .Q(m_axi_gmem1_ARADDR[50]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[52]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[48]_i_2__0_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_0 ,\could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem1_ARADDR[50:47]));
  FDRE \could_multi_bursts.araddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[53]),
        .Q(m_axi_gmem1_ARADDR[51]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[54]),
        .Q(m_axi_gmem1_ARADDR[52]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[55]),
        .Q(m_axi_gmem1_ARADDR[53]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[56]),
        .Q(m_axi_gmem1_ARADDR[54]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[56]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[52]_i_2__0_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_0 ,\could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem1_ARADDR[54:51]));
  FDRE \could_multi_bursts.araddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[57]),
        .Q(m_axi_gmem1_ARADDR[55]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[58]),
        .Q(m_axi_gmem1_ARADDR[56]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[59]),
        .Q(m_axi_gmem1_ARADDR[57]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[5]),
        .Q(m_axi_gmem1_ARADDR[3]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[60]),
        .Q(m_axi_gmem1_ARADDR[58]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[60]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[56]_i_2__0_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_0 ,\could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem1_ARADDR[58:55]));
  FDRE \could_multi_bursts.araddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[61]),
        .Q(m_axi_gmem1_ARADDR[59]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[62]),
        .Q(m_axi_gmem1_ARADDR[60]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[63]),
        .Q(m_axi_gmem1_ARADDR[61]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[63]_i_4__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[60]_i_2__0_n_0 ),
        .CO({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4__0_CO_UNCONNECTED [3:2],\could_multi_bursts.araddr_buf_reg[63]_i_4__0_n_2 ,\could_multi_bursts.araddr_buf_reg[63]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.araddr_buf_reg[63]_i_4__0_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem1_ARADDR[61:59]}));
  FDRE \could_multi_bursts.araddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[6]),
        .Q(m_axi_gmem1_ARADDR[4]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[7]),
        .Q(m_axi_gmem1_ARADDR[5]),
        .R(SR));
  FDRE \could_multi_bursts.araddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[8]),
        .Q(m_axi_gmem1_ARADDR[6]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.araddr_buf_reg[8]_i_2__0 
       (.CI(\could_multi_bursts.araddr_buf_reg[4]_i_2__0_n_0 ),
        .CO({\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_0 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_1 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_2 ,\could_multi_bursts.araddr_buf_reg[8]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem1_ARADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem1_ARADDR[6:5],\could_multi_bursts.araddr_buf[8]_i_3__0_n_0 ,\could_multi_bursts.araddr_buf[8]_i_4__0_n_0 }));
  FDRE \could_multi_bursts.araddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(araddr_tmp[9]),
        .Q(m_axi_gmem1_ARADDR[7]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[0]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [0]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[1]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [1]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[2]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [2]),
        .R(SR));
  FDRE \could_multi_bursts.arlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(arlen_tmp[3]),
        .Q(\could_multi_bursts.arlen_buf_reg[3]_0 [3]),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(fifo_rctl_n_8));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_10),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_2__0 
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[11]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_3__0 
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[10] ),
        .O(\end_addr_buf[11]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_4__0 
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[9] ),
        .O(\end_addr_buf[11]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_5__0 
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[8] ),
        .O(\end_addr_buf[11]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_2__0 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_3__0 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_4__0 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_5__0 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_2__0 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[19]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_3__0 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[19]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_4__0 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[19]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_5__0 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[19]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_2__0 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[23]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_3__0 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[23]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_4__0 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[23]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_5__0 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[23]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_2__0 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[27]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_3__0 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[27]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_4__0 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[27]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_5__0 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[27]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_2__0 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_3__0 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_4__0 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_5__0 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_2__0 
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[3] ),
        .O(\end_addr_buf[3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_3__0 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(\end_addr_buf[3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_4__0 
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\align_len_reg_n_0_[1] ),
        .O(\end_addr_buf[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_5__0 
       (.I0(\start_addr_reg_n_0_[0] ),
        .I1(\align_len_reg_n_0_[0] ),
        .O(\end_addr_buf[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_2__0 
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[7] ),
        .O(\end_addr_buf[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_3__0 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(\end_addr_buf[7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_4__0 
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[5] ),
        .O(\end_addr_buf[7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_5__0 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[4] ),
        .O(\end_addr_buf[7]_i_5__0_n_0 ));
  FDRE \end_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[0]),
        .Q(\end_addr_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[11]_i_1__0 
       (.CI(\end_addr_buf_reg[7]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[11]_i_1__0_n_0 ,\end_addr_buf_reg[11]_i_1__0_n_1 ,\end_addr_buf_reg[11]_i_1__0_n_2 ,\end_addr_buf_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] ,\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] }),
        .O(end_addr[11:8]),
        .S({\end_addr_buf[11]_i_2__0_n_0 ,\end_addr_buf[11]_i_3__0_n_0 ,\end_addr_buf[11]_i_4__0_n_0 ,\end_addr_buf[11]_i_5__0_n_0 }));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(SR));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(SR));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(SR));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[15]_i_1__0 
       (.CI(\end_addr_buf_reg[11]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[15]_i_1__0_n_0 ,\end_addr_buf_reg[15]_i_1__0_n_1 ,\end_addr_buf_reg[15]_i_1__0_n_2 ,\end_addr_buf_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .O(end_addr[15:12]),
        .S({\end_addr_buf[15]_i_2__0_n_0 ,\end_addr_buf[15]_i_3__0_n_0 ,\end_addr_buf[15]_i_4__0_n_0 ,\end_addr_buf[15]_i_5__0_n_0 }));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(SR));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(SR));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(SR));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[19]_i_1__0 
       (.CI(\end_addr_buf_reg[15]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[19]_i_1__0_n_0 ,\end_addr_buf_reg[19]_i_1__0_n_1 ,\end_addr_buf_reg[19]_i_1__0_n_2 ,\end_addr_buf_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] }),
        .O(end_addr[19:16]),
        .S({\end_addr_buf[19]_i_2__0_n_0 ,\end_addr_buf[19]_i_3__0_n_0 ,\end_addr_buf[19]_i_4__0_n_0 ,\end_addr_buf[19]_i_5__0_n_0 }));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(SR));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(SR));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(SR));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[23]_i_1__0 
       (.CI(\end_addr_buf_reg[19]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[23]_i_1__0_n_0 ,\end_addr_buf_reg[23]_i_1__0_n_1 ,\end_addr_buf_reg[23]_i_1__0_n_2 ,\end_addr_buf_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] }),
        .O(end_addr[23:20]),
        .S({\end_addr_buf[23]_i_2__0_n_0 ,\end_addr_buf[23]_i_3__0_n_0 ,\end_addr_buf[23]_i_4__0_n_0 ,\end_addr_buf[23]_i_5__0_n_0 }));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(SR));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(SR));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(SR));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[27]_i_1__0 
       (.CI(\end_addr_buf_reg[23]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[27]_i_1__0_n_0 ,\end_addr_buf_reg[27]_i_1__0_n_1 ,\end_addr_buf_reg[27]_i_1__0_n_2 ,\end_addr_buf_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] }),
        .O(end_addr[27:24]),
        .S({\end_addr_buf[27]_i_2__0_n_0 ,\end_addr_buf[27]_i_3__0_n_0 ,\end_addr_buf[27]_i_4__0_n_0 ,\end_addr_buf[27]_i_5__0_n_0 }));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(SR));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(SR));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(SR));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[31]_i_1__0 
       (.CI(\end_addr_buf_reg[27]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[31]_i_1__0_n_0 ,\end_addr_buf_reg[31]_i_1__0_n_1 ,\end_addr_buf_reg[31]_i_1__0_n_2 ,\end_addr_buf_reg[31]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] }),
        .O(end_addr[31:28]),
        .S({\end_addr_buf[31]_i_2__0_n_0 ,\end_addr_buf[31]_i_3__0_n_0 ,\end_addr_buf[31]_i_4__0_n_0 ,\end_addr_buf[31]_i_5__0_n_0 }));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(SR));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(SR));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(SR));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[35]_i_1__0 
       (.CI(\end_addr_buf_reg[31]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[35]_i_1__0_n_0 ,\end_addr_buf_reg[35]_i_1__0_n_1 ,\end_addr_buf_reg[35]_i_1__0_n_2 ,\end_addr_buf_reg[35]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[35:32]),
        .S({\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] }));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(SR));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(SR));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(SR));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[39]_i_1__0 
       (.CI(\end_addr_buf_reg[35]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[39]_i_1__0_n_0 ,\end_addr_buf_reg[39]_i_1__0_n_1 ,\end_addr_buf_reg[39]_i_1__0_n_2 ,\end_addr_buf_reg[39]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[39:36]),
        .S({\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] }));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[3]_i_1__0_n_0 ,\end_addr_buf_reg[3]_i_1__0_n_1 ,\end_addr_buf_reg[3]_i_1__0_n_2 ,\end_addr_buf_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] ,\start_addr_reg_n_0_[1] ,\start_addr_reg_n_0_[0] }),
        .O(end_addr[3:0]),
        .S({\end_addr_buf[3]_i_2__0_n_0 ,\end_addr_buf[3]_i_3__0_n_0 ,\end_addr_buf[3]_i_4__0_n_0 ,\end_addr_buf[3]_i_5__0_n_0 }));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(SR));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(SR));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(SR));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[43]_i_1__0 
       (.CI(\end_addr_buf_reg[39]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[43]_i_1__0_n_0 ,\end_addr_buf_reg[43]_i_1__0_n_1 ,\end_addr_buf_reg[43]_i_1__0_n_2 ,\end_addr_buf_reg[43]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[43:40]),
        .S({\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] }));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(SR));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(SR));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(SR));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[47]_i_1__0 
       (.CI(\end_addr_buf_reg[43]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[47]_i_1__0_n_0 ,\end_addr_buf_reg[47]_i_1__0_n_1 ,\end_addr_buf_reg[47]_i_1__0_n_2 ,\end_addr_buf_reg[47]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[47:44]),
        .S({\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] }));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(SR));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(SR));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(SR));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[51]_i_1__0 
       (.CI(\end_addr_buf_reg[47]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[51]_i_1__0_n_0 ,\end_addr_buf_reg[51]_i_1__0_n_1 ,\end_addr_buf_reg[51]_i_1__0_n_2 ,\end_addr_buf_reg[51]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[51:48]),
        .S({\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] }));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(SR));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(SR));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(SR));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[55]_i_1__0 
       (.CI(\end_addr_buf_reg[51]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[55]_i_1__0_n_0 ,\end_addr_buf_reg[55]_i_1__0_n_1 ,\end_addr_buf_reg[55]_i_1__0_n_2 ,\end_addr_buf_reg[55]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[55:52]),
        .S({\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] }));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(SR));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(SR));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(SR));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[59]_i_1__0 
       (.CI(\end_addr_buf_reg[55]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[59]_i_1__0_n_0 ,\end_addr_buf_reg[59]_i_1__0_n_1 ,\end_addr_buf_reg[59]_i_1__0_n_2 ,\end_addr_buf_reg[59]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[59:56]),
        .S({\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] }));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(SR));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(SR));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(SR));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[63]_i_1__0 
       (.CI(\end_addr_buf_reg[59]_i_1__0_n_0 ),
        .CO({\NLW_end_addr_buf_reg[63]_i_1__0_CO_UNCONNECTED [3],\end_addr_buf_reg[63]_i_1__0_n_1 ,\end_addr_buf_reg[63]_i_1__0_n_2 ,\end_addr_buf_reg[63]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[63:60]),
        .S({\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(SR));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[7]_i_1__0 
       (.CI(\end_addr_buf_reg[3]_i_1__0_n_0 ),
        .CO({\end_addr_buf_reg[7]_i_1__0_n_0 ,\end_addr_buf_reg[7]_i_1__0_n_1 ,\end_addr_buf_reg[7]_i_1__0_n_2 ,\end_addr_buf_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] }),
        .O(end_addr[7:4]),
        .S({\end_addr_buf[7]_i_2__0_n_0 ,\end_addr_buf[7]_i_3__0_n_0 ,\end_addr_buf[7]_i_4__0_n_0 ,\end_addr_buf[7]_i_5__0_n_0 }));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem1_m_axi_fifo__parameterized1 fifo_rctl
       (.CO(last_sect),
        .E(align_len),
        .Q({\end_addr_buf_reg_n_0_[1] ,\end_addr_buf_reg_n_0_[0] }),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_rctl_n_8),
        .ap_rst_n_1(fifo_rctl_n_9),
        .beat_valid(beat_valid),
        .\bus_wide_gen.last_split (\bus_wide_gen.last_split ),
        .\could_multi_bursts.ARVALID_Dummy_reg (fifo_rctl_n_3),
        .\could_multi_bursts.ARVALID_Dummy_reg_0 (\could_multi_bursts.ARVALID_Dummy_reg_0 ),
        .\could_multi_bursts.loop_cnt_reg[5] (\could_multi_bursts.sect_handling_reg_n_0 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (fifo_rctl_n_10),
        .data_vld_reg_0(fifo_rctl_n_1),
        .empty_n_reg_0(fifo_rctl_n_2),
        .empty_n_reg_1(data_pack),
        .\end_addr_buf_reg[0] (fifo_rctl_n_12),
        .\end_addr_buf_reg[1] (fifo_rctl_n_11),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_rctl_ready(fifo_rctl_ready),
        .fifo_rreq_valid(fifo_rreq_valid),
        .invalid_len_event(invalid_len_event),
        .invalid_len_event_reg2(invalid_len_event_reg2),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .p_20_in(p_20_in),
        .pout17_out(pout17_out),
        .rreq_handling_reg(fifo_rctl_n_7),
        .rreq_handling_reg_0(rreq_handling_reg_n_0),
        .rreq_handling_reg_1(fifo_rreq_valid_buf_reg_n_0),
        .\sect_addr_buf_reg[0] (first_sect),
        .\sect_end_buf_reg[0] (\sect_end_buf_reg_n_0_[0] ),
        .\sect_end_buf_reg[1] (\sect_end_buf_reg_n_0_[1] ),
        .\sect_len_buf_reg[3] (\bus_wide_gen.fifo_burst_n_33 ),
        .\sect_len_buf_reg[3]_0 (\bus_wide_gen.fifo_burst_n_32 ),
        .sel(push));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem1_m_axi_fifo__parameterized0 fifo_rreq
       (.CO(last_sect),
        .D({fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55}),
        .E(fifo_rreq_n_3),
        .Q({\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .S({fifo_rreq_n_56,fifo_rreq_n_57}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\end_addr_buf_reg[63] ({fifo_rreq_n_142,fifo_rreq_n_143}),
        .fifo_rreq_valid(fifo_rreq_valid),
        .fifo_rreq_valid_buf_reg(fifo_rreq_valid_buf_reg_n_0),
        .fifo_rreq_valid_buf_reg_0(rreq_handling_reg_n_0),
        .full_n_reg_0(rs2f_rreq_valid),
        .invalid_len_event0(invalid_len_event0),
        .last_sect_carry__3({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[0] }),
        .last_sect_carry__3_0(p_0_in0_in[51:48]),
        .next_rreq(next_rreq),
        .p_20_in(p_20_in),
        .\q_reg[64]_0 (align_len0[0]),
        .\q_reg[68]_0 ({fifo_rreq_n_137,fifo_rreq_n_138,fifo_rreq_n_139,fifo_rreq_n_140}),
        .\q_reg[72]_0 ({fifo_rreq_n_133,fifo_rreq_n_134,fifo_rreq_n_135,fifo_rreq_n_136}),
        .\q_reg[74]_0 ({fifo_rreq_data,fifo_rreq_n_69,fifo_rreq_n_70,fifo_rreq_n_71,fifo_rreq_n_72,fifo_rreq_n_73,fifo_rreq_n_74,fifo_rreq_n_75,fifo_rreq_n_76,fifo_rreq_n_77,fifo_rreq_n_78,fifo_rreq_n_79,fifo_rreq_n_80,fifo_rreq_n_81,fifo_rreq_n_82,fifo_rreq_n_83,fifo_rreq_n_84,fifo_rreq_n_85,fifo_rreq_n_86,fifo_rreq_n_87,fifo_rreq_n_88,fifo_rreq_n_89,fifo_rreq_n_90,fifo_rreq_n_91,fifo_rreq_n_92,fifo_rreq_n_93,fifo_rreq_n_94,fifo_rreq_n_95,fifo_rreq_n_96,fifo_rreq_n_97,fifo_rreq_n_98,fifo_rreq_n_99,fifo_rreq_n_100,fifo_rreq_n_101,fifo_rreq_n_102,fifo_rreq_n_103,fifo_rreq_n_104,fifo_rreq_n_105,fifo_rreq_n_106,fifo_rreq_n_107,fifo_rreq_n_108,fifo_rreq_n_109,fifo_rreq_n_110,fifo_rreq_n_111,fifo_rreq_n_112,fifo_rreq_n_113,fifo_rreq_n_114,fifo_rreq_n_115,fifo_rreq_n_116,fifo_rreq_n_117,fifo_rreq_n_118,fifo_rreq_n_119,fifo_rreq_n_120,fifo_rreq_n_121,fifo_rreq_n_122,fifo_rreq_n_123,fifo_rreq_n_124,fifo_rreq_n_125,fifo_rreq_n_126,fifo_rreq_n_127,fifo_rreq_n_128,fifo_rreq_n_129,fifo_rreq_n_130,fifo_rreq_n_131,fifo_rreq_n_132}),
        .\q_reg[74]_1 (rs2f_rreq_data),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .sect_cnt0(sect_cnt0));
  FDRE fifo_rreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(fifo_rreq_valid),
        .Q(fifo_rreq_valid_buf_reg_n_0),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__0_n_0,first_sect_carry_i_2__0_n_0,first_sect_carry_i_3__0_n_0,first_sect_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1__0_n_0,first_sect_carry__0_i_2__0_n_0,first_sect_carry__0_i_3__0_n_0,first_sect_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in_0[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in_0[21]),
        .I4(\sect_cnt_reg_n_0_[23] ),
        .I5(p_0_in_0[23]),
        .O(first_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in_0[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in_0[18]),
        .I4(\sect_cnt_reg_n_0_[20] ),
        .I5(p_0_in_0[20]),
        .O(first_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in_0[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in_0[15]),
        .I4(\sect_cnt_reg_n_0_[17] ),
        .I5(p_0_in_0[17]),
        .O(first_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in_0[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_0_[14] ),
        .I5(p_0_in_0[14]),
        .O(first_sect_carry__0_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1__0_n_0,first_sect_carry__1_i_2__0_n_0,first_sect_carry__1_i_3__0_n_0,first_sect_carry__1_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in_0[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in_0[33]),
        .I4(\sect_cnt_reg_n_0_[35] ),
        .I5(p_0_in_0[35]),
        .O(first_sect_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__0
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in_0[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in_0[30]),
        .I4(\sect_cnt_reg_n_0_[32] ),
        .I5(p_0_in_0[32]),
        .O(first_sect_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3__0
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in_0[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in_0[27]),
        .I4(\sect_cnt_reg_n_0_[29] ),
        .I5(p_0_in_0[29]),
        .O(first_sect_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in_0[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in_0[24]),
        .I4(\sect_cnt_reg_n_0_[26] ),
        .I5(p_0_in_0[26]),
        .O(first_sect_carry__1_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1__0_n_0,first_sect_carry__2_i_2__0_n_0,first_sect_carry__2_i_3__0_n_0,first_sect_carry__2_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in_0[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in_0[45]),
        .I4(\sect_cnt_reg_n_0_[47] ),
        .I5(p_0_in_0[47]),
        .O(first_sect_carry__2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2__0
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in_0[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in_0[42]),
        .I4(\sect_cnt_reg_n_0_[44] ),
        .I5(p_0_in_0[44]),
        .O(first_sect_carry__2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in_0[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in_0[39]),
        .I4(\sect_cnt_reg_n_0_[41] ),
        .I5(p_0_in_0[41]),
        .O(first_sect_carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in_0[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in_0[36]),
        .I4(\sect_cnt_reg_n_0_[38] ),
        .I5(p_0_in_0[38]),
        .O(first_sect_carry__2_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1__0_n_0,first_sect_carry__3_i_2__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1__0
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2__0
       (.I0(\sect_cnt_reg_n_0_[49] ),
        .I1(p_0_in_0[49]),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in_0[48]),
        .I4(\sect_cnt_reg_n_0_[50] ),
        .I5(p_0_in_0[50]),
        .O(first_sect_carry__3_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in_0[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in_0[9]),
        .I4(\sect_cnt_reg_n_0_[11] ),
        .I5(p_0_in_0[11]),
        .O(first_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in_0[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in_0[6]),
        .I4(\sect_cnt_reg_n_0_[8] ),
        .I5(p_0_in_0[8]),
        .O(first_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in_0[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in_0[3]),
        .I4(\sect_cnt_reg_n_0_[5] ),
        .I5(p_0_in_0[5]),
        .O(first_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in_0[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_0_[2] ),
        .I5(p_0_in_0[2]),
        .O(first_sect_carry_i_4__0_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event0),
        .Q(invalid_len_event),
        .R(SR));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_rreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(SR));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_20_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(SR));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__0_n_0,last_sect_carry_i_2__0_n_0,last_sect_carry_i_3__0_n_0,last_sect_carry_i_4__0_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1__0_n_0,last_sect_carry__0_i_2__0_n_0,last_sect_carry__0_i_3__0_n_0,last_sect_carry__0_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__0
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(p_0_in0_in[23]),
        .I5(\sect_cnt_reg_n_0_[23] ),
        .O(last_sect_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__0
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(p_0_in0_in[20]),
        .I5(\sect_cnt_reg_n_0_[20] ),
        .O(last_sect_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__0
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(p_0_in0_in[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(last_sect_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__0
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(p_0_in0_in[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(last_sect_carry__0_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1__0_n_0,last_sect_carry__1_i_2__0_n_0,last_sect_carry__1_i_3__0_n_0,last_sect_carry__1_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1__0
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(p_0_in0_in[35]),
        .I5(\sect_cnt_reg_n_0_[35] ),
        .O(last_sect_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__0
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(p_0_in0_in[32]),
        .I5(\sect_cnt_reg_n_0_[32] ),
        .O(last_sect_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3__0
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(p_0_in0_in[29]),
        .I5(\sect_cnt_reg_n_0_[29] ),
        .O(last_sect_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4__0
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(p_0_in0_in[26]),
        .I5(\sect_cnt_reg_n_0_[26] ),
        .O(last_sect_carry__1_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1__0_n_0,last_sect_carry__2_i_2__0_n_0,last_sect_carry__2_i_3__0_n_0,last_sect_carry__2_i_4__0_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1__0
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(p_0_in0_in[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(last_sect_carry__2_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2__0
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(p_0_in0_in[44]),
        .I5(\sect_cnt_reg_n_0_[44] ),
        .O(last_sect_carry__2_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3__0
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(p_0_in0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(last_sect_carry__2_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4__0
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(p_0_in0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(last_sect_carry__2_i_4__0_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,fifo_rreq_n_142,fifo_rreq_n_143}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__0
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(last_sect_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__0
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(last_sect_carry_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__0
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(last_sect_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__0
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(p_0_in0_in[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(last_sect_carry_i_4__0_n_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],mOutPtr19_out}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_rdata_n_59,buff_rdata_n_60,buff_rdata_n_61,buff_rdata_n_62}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_rdata_n_63,buff_rdata_n_64,buff_rdata_n_65}));
  FDRE rreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_7),
        .Q(rreq_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem1_m_axi_reg_slice__parameterized0 rs_rdata
       (.Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\data_p1_reg[7]_0 (\data_p1_reg[7] ),
        .\data_p2_reg[7]_0 ({\bus_wide_gen.data_buf_reg_n_0_[7] ,\bus_wide_gen.data_buf_reg_n_0_[6] ,\bus_wide_gen.data_buf_reg_n_0_[5] ,\bus_wide_gen.data_buf_reg_n_0_[4] ,\bus_wide_gen.data_buf_reg_n_0_[3] ,\bus_wide_gen.data_buf_reg_n_0_[2] ,\bus_wide_gen.data_buf_reg_n_0_[1] ,\bus_wide_gen.data_buf_reg_n_0_[0] }),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_wide_gen.rdata_valid_t_reg_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem1_m_axi_reg_slice rs_rreq
       (.Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID),
        .E(E),
        .Q(rs2f_rreq_valid),
        .SR(SR),
        .ap_clk(ap_clk),
        .\data_p1_reg[74]_0 (rs2f_rreq_data),
        .\data_p1_reg[74]_1 (\data_p1_reg[74] ),
        .\data_p2_reg[74]_0 (\data_p2_reg[74] ),
        .\data_p2_reg[74]_1 (\data_p2_reg[74]_0 ),
        .load_p1_from_p2(load_p1_from_p2),
        .rs2f_rreq_ack(rs2f_rreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[0]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[0] ),
        .O(sect_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[0]),
        .Q(\sect_addr_buf_reg_n_0_[0] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_0_[1] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(fifo_rctl_n_9));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(fifo_rctl_n_9));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_55),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_45),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_44),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_43),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_42),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_41),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_40),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_39),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_38),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_37),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_36),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_54),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_35),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_34),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_33),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_32),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_31),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_30),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_29),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_28),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_27),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_26),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_53),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_25),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_24),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_23),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_22),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_21),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_20),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_19),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_18),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_17),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_16),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_52),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_15),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_14),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_13),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_12),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_11),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_10),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_9),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_8),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_7),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_6),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_51),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_5),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_4),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_50),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_49),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_48),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_47),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_rreq_n_3),
        .D(fifo_rreq_n_46),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(SR));
  FDRE \sect_end_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_12),
        .Q(\sect_end_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rctl_n_11),
        .Q(\sect_end_buf_reg_n_0_[1] ),
        .R(SR));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len_buf[0]),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .I2(\end_addr_buf_reg_n_0_[2] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(beat_len_buf[1]),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .I2(\end_addr_buf_reg_n_0_[3] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(beat_len_buf[2]),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .I2(\end_addr_buf_reg_n_0_[4] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(beat_len_buf[3]),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .I2(\end_addr_buf_reg_n_0_[5] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[4]_i_1__0 
       (.I0(beat_len_buf[4]),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .I2(\end_addr_buf_reg_n_0_[6] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[5]_i_1__0 
       (.I0(beat_len_buf[5]),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .I2(\end_addr_buf_reg_n_0_[7] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[6]_i_1__0 
       (.I0(beat_len_buf[6]),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .I2(\end_addr_buf_reg_n_0_[8] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[7]_i_1__0 
       (.I0(beat_len_buf[7]),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .I2(\end_addr_buf_reg_n_0_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[8]_i_1__0 
       (.I0(beat_len_buf[8]),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .I2(\end_addr_buf_reg_n_0_[10] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[9]_i_2__0 
       (.I0(beat_len_buf[9]),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .I2(\end_addr_buf_reg_n_0_[11] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[9]_i_2__0_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[0]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[1]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[2]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[3]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[4]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[5]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[6]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[7]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[8]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_20_in),
        .D(\sect_len_buf[9]_i_2__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[0] ),
        .Q(\start_addr_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in_0[5]),
        .R(SR));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[1] ),
        .Q(\start_addr_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in_0[13]),
        .R(SR));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in_0[17]),
        .R(SR));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0[18]),
        .R(SR));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in_0[19]),
        .R(SR));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[32] ),
        .Q(p_0_in_0[20]),
        .R(SR));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[33] ),
        .Q(p_0_in_0[21]),
        .R(SR));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[34] ),
        .Q(p_0_in_0[22]),
        .R(SR));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[35] ),
        .Q(p_0_in_0[23]),
        .R(SR));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[36] ),
        .Q(p_0_in_0[24]),
        .R(SR));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[37] ),
        .Q(p_0_in_0[25]),
        .R(SR));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[38] ),
        .Q(p_0_in_0[26]),
        .R(SR));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[39] ),
        .Q(p_0_in_0[27]),
        .R(SR));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[40] ),
        .Q(p_0_in_0[28]),
        .R(SR));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[41] ),
        .Q(p_0_in_0[29]),
        .R(SR));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[42] ),
        .Q(p_0_in_0[30]),
        .R(SR));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[43] ),
        .Q(p_0_in_0[31]),
        .R(SR));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[44] ),
        .Q(p_0_in_0[32]),
        .R(SR));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[45] ),
        .Q(p_0_in_0[33]),
        .R(SR));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[46] ),
        .Q(p_0_in_0[34]),
        .R(SR));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[47] ),
        .Q(p_0_in_0[35]),
        .R(SR));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[48] ),
        .Q(p_0_in_0[36]),
        .R(SR));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[49] ),
        .Q(p_0_in_0[37]),
        .R(SR));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[50] ),
        .Q(p_0_in_0[38]),
        .R(SR));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[51] ),
        .Q(p_0_in_0[39]),
        .R(SR));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[52] ),
        .Q(p_0_in_0[40]),
        .R(SR));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[53] ),
        .Q(p_0_in_0[41]),
        .R(SR));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[54] ),
        .Q(p_0_in_0[42]),
        .R(SR));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[55] ),
        .Q(p_0_in_0[43]),
        .R(SR));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[56] ),
        .Q(p_0_in_0[44]),
        .R(SR));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[57] ),
        .Q(p_0_in_0[45]),
        .R(SR));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[58] ),
        .Q(p_0_in_0[46]),
        .R(SR));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[59] ),
        .Q(p_0_in_0[47]),
        .R(SR));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[60] ),
        .Q(p_0_in_0[48]),
        .R(SR));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[61] ),
        .Q(p_0_in_0[49]),
        .R(SR));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[62] ),
        .Q(p_0_in_0[50]),
        .R(SR));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[63] ),
        .Q(p_0_in_0[51]),
        .R(SR));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_rreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(SR));
  FDRE \start_addr_reg[0] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_132),
        .Q(\start_addr_reg_n_0_[0] ),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_122),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_121),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_120),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_119),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_118),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_117),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_116),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_115),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_114),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_113),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_131),
        .Q(\start_addr_reg_n_0_[1] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_112),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_111),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_110),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_109),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_108),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_107),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_106),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_105),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_104),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_103),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_130),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_102),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_101),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_100),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_99),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_98),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_97),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_96),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_95),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_94),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_93),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_129),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_92),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_91),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_90),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_89),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_88),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_87),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_86),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_85),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_84),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_83),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_128),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_82),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_81),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_80),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_79),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_78),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_77),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_76),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_75),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_74),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_73),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_127),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_72),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_71),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_70),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_69),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_126),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_125),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_124),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len),
        .D(fifo_rreq_n_123),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem1_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    load_p1_from_p2,
    \data_p2_reg[74]_0 ,
    \data_p1_reg[74]_0 ,
    SR,
    ap_clk,
    rs2f_rreq_ack,
    Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID,
    \data_p2_reg[74]_1 ,
    E,
    \data_p1_reg[74]_1 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output load_p1_from_p2;
  output [10:0]\data_p2_reg[74]_0 ;
  output [74:0]\data_p1_reg[74]_0 ;
  input [0:0]SR;
  input ap_clk;
  input rs2f_rreq_ack;
  input Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID;
  input [74:0]\data_p2_reg[74]_1 ;
  input [0:0]E;
  input [10:0]\data_p1_reg[74]_1 ;

  wire Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_1__0_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [74:0]\data_p1_reg[74]_0 ;
  wire [10:0]\data_p1_reg[74]_1 ;
  wire [63:0]data_p2;
  wire [10:0]\data_p2_reg[74]_0 ;
  wire [74:0]\data_p2_reg[74]_1 ;
  wire load_p1;
  wire load_p1_from_p2;
  wire [1:0]next__0;
  wire rs2f_rreq_ack;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(rs2f_rreq_ack),
        .I4(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [0]),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [10]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [11]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [12]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [13]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [14]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [15]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [16]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [17]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [18]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [19]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [1]),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [20]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [21]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [22]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [23]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [24]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [25]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [26]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [27]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [28]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [29]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [2]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [30]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [31]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [32]),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__0 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [33]),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__0 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [34]),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__0 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [35]),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__0 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [36]),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__0 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [37]),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__0 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [38]),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__0 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [39]),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [3]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__0 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [40]),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__0 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [41]),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__0 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [42]),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__0 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [43]),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__0 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [44]),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__0 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [45]),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__0 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [46]),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__0 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [47]),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__0 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [48]),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__0 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [49]),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [4]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__0 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [50]),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__0 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [51]),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__0 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [52]),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__0 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [53]),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__0 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [54]),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__0 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [55]),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__0 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [56]),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__0 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [57]),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__0 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [58]),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__0 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [59]),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [5]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__0 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [60]),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__0 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [61]),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__0 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [62]),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__0 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [63]),
        .O(\data_p1[63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [6]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[74]_i_1__0 
       (.I0(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p1[74]_i_3__0 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(load_p1_from_p2));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [7]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [8]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [9]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [0]),
        .Q(\data_p1_reg[74]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [1]),
        .Q(\data_p1_reg[74]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [2]),
        .Q(\data_p1_reg[74]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [3]),
        .Q(\data_p1_reg[74]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [4]),
        .Q(\data_p1_reg[74]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [5]),
        .Q(\data_p1_reg[74]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [6]),
        .Q(\data_p1_reg[74]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [7]),
        .Q(\data_p1_reg[74]_0 [71]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [8]),
        .Q(\data_p1_reg[74]_0 [72]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [9]),
        .Q(\data_p1_reg[74]_0 [73]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [10]),
        .Q(\data_p1_reg[74]_0 [74]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(\data_p1_reg[74]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [62]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [63]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [64]),
        .Q(\data_p2_reg[74]_0 [0]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [65]),
        .Q(\data_p2_reg[74]_0 [1]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [66]),
        .Q(\data_p2_reg[74]_0 [2]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [67]),
        .Q(\data_p2_reg[74]_0 [3]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [68]),
        .Q(\data_p2_reg[74]_0 [4]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [69]),
        .Q(\data_p2_reg[74]_0 [5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [70]),
        .Q(\data_p2_reg[74]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [71]),
        .Q(\data_p2_reg[74]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [72]),
        .Q(\data_p2_reg[74]_0 [8]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [73]),
        .Q(\data_p2_reg[74]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [74]),
        .Q(\data_p2_reg[74]_0 [10]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[74]_1 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__1
       (.I0(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID),
        .I1(rs2f_rreq_ack),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID),
        .I2(rs2f_rreq_ack),
        .I3(state),
        .I4(Q),
        .O(\state[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(state),
        .I2(rs2f_rreq_ack),
        .I3(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_ARVALID),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "arithm_accel_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem1_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \bus_wide_gen.ready_for_data__0 ,
    Q,
    \data_p1_reg[7]_0 ,
    SR,
    ap_clk,
    s_ready_t_reg_0,
    Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY,
    \data_p2_reg[7]_0 );
  output rdata_ack_t;
  output \bus_wide_gen.ready_for_data__0 ;
  output [0:0]Q;
  output [7:0]\data_p1_reg[7]_0 ;
  input [0:0]SR;
  input ap_clk;
  input s_ready_t_reg_0;
  input Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY;
  input [7:0]\data_p2_reg[7]_0 ;

  wire Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \data_p1[0]_i_1__2_n_0 ;
  wire \data_p1[1]_i_1__2_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[4]_i_1__2_n_0 ;
  wire \data_p1[5]_i_1__2_n_0 ;
  wire \data_p1[6]_i_1__2_n_0 ;
  wire \data_p1[7]_i_2__0_n_0 ;
  wire [7:0]\data_p1_reg[7]_0 ;
  wire [7:0]\data_p2_reg[7]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire load_p1;
  wire load_p2;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__2_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(rdata_ack_t),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY),
        .I4(s_ready_t_reg_0),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \bus_wide_gen.len_cnt[7]_i_4__0 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__2 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [0]),
        .O(\data_p1[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__2 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [1]),
        .O(\data_p1[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [2]),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [3]),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [4]),
        .O(\data_p1[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [5]),
        .O(\data_p1[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [6]),
        .O(\data_p1[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[7]_i_1__2 
       (.I0(s_ready_t_reg_0),
        .I1(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_2__0 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[7]_0 [7]),
        .O(\data_p1[7]_i_2__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__2_n_0 ),
        .Q(\data_p1_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__2_n_0 ),
        .Q(\data_p1_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(\data_p1_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(\data_p1_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_0 ),
        .Q(\data_p1_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_0 ),
        .Q(\data_p1_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_0 ),
        .Q(\data_p1_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_2__0_n_0 ),
        .Q(\data_p1_reg[7]_0 [7]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[7]_i_1__0 
       (.I0(s_ready_t_reg_0),
        .I1(rdata_ack_t),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[7]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__2
       (.I0(s_ready_t_reg_0),
        .I1(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY),
        .I2(rdata_ack_t),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(rdata_ack_t),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1__2 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY),
        .I3(state),
        .I4(Q),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__2 
       (.I0(Q),
        .I1(state),
        .I2(Array2xfMat_8_0_32_32_1_U0_m_axi_gmem0_RREADY),
        .I3(s_ready_t_reg_0),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi
   (gmem2_WREADY,
    gmem2_AWREADY,
    full_n_reg,
    data_vld_reg,
    gmem2_BVALID,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_WLAST,
    full_n_reg_0,
    pop,
    m_axi_gmem2_WVALID,
    \could_multi_bursts.awlen_buf_reg[3] ,
    m_axi_gmem2_AWVALID,
    \data_p2_reg[74] ,
    load_p1_from_p2,
    m_axi_gmem2_AWADDR,
    m_axi_gmem2_WDATA,
    ap_clk,
    Q,
    WEA,
    ap_rst_n_inv,
    DI,
    empty_n_reg,
    ap_rst_n,
    push,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_AWREADY,
    xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
    m_axi_gmem2_BVALID,
    p_10_in,
    D,
    E,
    \data_p1_reg[74] ,
    \mOutPtr_reg[7] );
  output gmem2_WREADY;
  output gmem2_AWREADY;
  output full_n_reg;
  output data_vld_reg;
  output gmem2_BVALID;
  output [3:0]m_axi_gmem2_WSTRB;
  output m_axi_gmem2_WLAST;
  output full_n_reg_0;
  output pop;
  output m_axi_gmem2_WVALID;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3] ;
  output m_axi_gmem2_AWVALID;
  output [10:0]\data_p2_reg[74] ;
  output load_p1_from_p2;
  output [61:0]m_axi_gmem2_AWADDR;
  output [31:0]m_axi_gmem2_WDATA;
  input ap_clk;
  input [7:0]Q;
  input [0:0]WEA;
  input ap_rst_n_inv;
  input [0:0]DI;
  input empty_n_reg;
  input ap_rst_n;
  input push;
  input m_axi_gmem2_RVALID;
  input m_axi_gmem2_WREADY;
  input m_axi_gmem2_AWREADY;
  input xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  input m_axi_gmem2_BVALID;
  input p_10_in;
  input [74:0]D;
  input [0:0]E;
  input [10:0]\data_p1_reg[74] ;
  input [0:0]\mOutPtr_reg[7] ;

  wire [3:0]A;
  wire [74:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire \bus_wide_gen.data_buf054_out ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire bus_write_n_13;
  wire bus_write_n_24;
  wire bus_write_n_26;
  wire bus_write_n_90;
  wire bus_write_n_91;
  wire bus_write_n_92;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3] ;
  wire [10:0]\data_p1_reg[74] ;
  wire [10:0]\data_p2_reg[74] ;
  wire data_vld_reg;
  wire empty_n_reg;
  wire full_n_reg;
  wire full_n_reg_0;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire load_p1_from_p2;
  wire [0:0]\mOutPtr_reg[7] ;
  wire [61:0]m_axi_gmem2_AWADDR;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_RVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire out_BUS_WVALID0__7;
  wire p_0_in53_in;
  wire p_10_in;
  wire pop;
  wire push;
  wire req_en__17;
  wire throttl_cnt1;
  wire [3:0]throttl_cnt_reg;
  wire xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_read bus_read
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .full_n_reg(full_n_reg_0),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_write bus_write
       (.A(A),
        .D(bus_write_n_24),
        .DI(DI),
        .E(pop),
        .Q(Q),
        .S({bus_write_n_90,bus_write_n_91,bus_write_n_92}),
        .WEA(WEA),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.WVALID_Dummy_reg_0 (bus_write_n_13),
        .\bus_wide_gen.data_buf_reg[23]_0 (\bus_wide_gen.data_buf054_out ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\could_multi_bursts.awlen_buf_reg[3]_0 (\could_multi_bursts.awlen_buf_reg[3] ),
        .\data_p1_reg[74] (\data_p1_reg[74] ),
        .\data_p2_reg[74] (\data_p2_reg[74] ),
        .\data_p2_reg[74]_0 (D),
        .\data_p2_reg[74]_1 (E),
        .data_vld_reg(data_vld_reg),
        .empty_n_reg(empty_n_reg),
        .full_n_reg(full_n_reg),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .load_p1_from_p2(load_p1_from_p2),
        .\mOutPtr_reg[7] (\mOutPtr_reg[7] ),
        .m_axi_gmem2_AWADDR(m_axi_gmem2_AWADDR),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WREADY_0(bus_write_n_26),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .out_BUS_WVALID0__7(out_BUS_WVALID0__7),
        .p_0_in53_in(p_0_in53_in),
        .p_10_in(p_10_in),
        .push(push),
        .req_en__17(req_en__17),
        .s_ready_t_reg(gmem2_AWREADY),
        .throttl_cnt1(throttl_cnt1),
        .\throttl_cnt_reg[4] (throttl_cnt_reg),
        .xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID(xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_throttle wreq_throttle
       (.D(bus_write_n_24),
        .E(bus_write_n_13),
        .Q(throttl_cnt_reg),
        .S({bus_write_n_90,bus_write_n_91,bus_write_n_92}),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\could_multi_bursts.AWVALID_Dummy_reg (bus_write_n_26),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WREADY_0(\bus_wide_gen.data_buf054_out ),
        .out_BUS_WVALID0__7(out_BUS_WVALID0__7),
        .p_0_in53_in(p_0_in53_in),
        .req_en__17(req_en__17),
        .throttl_cnt1(throttl_cnt1),
        .\throttl_cnt_reg[4]_0 (A),
        .\throttl_cnt_reg[4]_1 (\could_multi_bursts.awlen_buf_reg[3] [3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_buffer
   (gmem2_WREADY,
    data_valid,
    empty_n_reg_0,
    \mOutPtr_reg[5]_0 ,
    S,
    \mOutPtr_reg[6]_0 ,
    \dout_buf_reg[8]_0 ,
    ap_clk,
    Q,
    WEA,
    ap_rst_n_inv,
    ap_rst_n,
    push,
    burst_valid,
    \bus_wide_gen.ready_for_data__0 ,
    \mOutPtr_reg[7]_0 ,
    D);
  output gmem2_WREADY;
  output data_valid;
  output empty_n_reg_0;
  output [5:0]\mOutPtr_reg[5]_0 ;
  output [3:0]S;
  output [2:0]\mOutPtr_reg[6]_0 ;
  output [8:0]\dout_buf_reg[8]_0 ;
  input ap_clk;
  input [7:0]Q;
  input [0:0]WEA;
  input ap_rst_n_inv;
  input ap_rst_n;
  input push;
  input burst_valid;
  input \bus_wide_gen.ready_for_data__0 ;
  input [0:0]\mOutPtr_reg[7]_0 ;
  input [6:0]D;

  wire [6:0]D;
  wire [7:0]Q;
  wire [3:0]S;
  wire [0:0]WEA;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire data_valid;
  wire \dout_buf[0]_i_1_n_0 ;
  wire \dout_buf[1]_i_1_n_0 ;
  wire \dout_buf[2]_i_1_n_0 ;
  wire \dout_buf[3]_i_1_n_0 ;
  wire \dout_buf[4]_i_1_n_0 ;
  wire \dout_buf[5]_i_1_n_0 ;
  wire \dout_buf[6]_i_1_n_0 ;
  wire \dout_buf[7]_i_1_n_0 ;
  wire \dout_buf[8]_i_2_n_0 ;
  wire [8:0]\dout_buf_reg[8]_0 ;
  wire dout_valid_i_1__1_n_0;
  wire empty_n_i_1_n_0;
  wire empty_n_i_2__3_n_0;
  wire empty_n_i_3__3_n_0;
  wire empty_n_reg_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__7_n_0;
  wire full_n_i_3__3_n_0;
  wire gmem2_WREADY;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire [7:6]mOutPtr_reg;
  wire [5:0]\mOutPtr_reg[5]_0 ;
  wire [2:0]\mOutPtr_reg[6]_0 ;
  wire [0:0]\mOutPtr_reg[7]_0 ;
  wire mem_reg_i_10__1_n_0;
  wire mem_reg_i_11__1_n_0;
  wire mem_reg_i_12__1_n_0;
  wire mem_reg_i_13__1_n_0;
  wire mem_reg_i_15_n_0;
  wire p_1_in;
  wire push;
  wire [8:0]q_buf;
  wire [8:0]q_tmp;
  wire [7:0]raddr;
  wire [7:0]rnext;
  wire show_ahead;
  wire show_ahead0;
  wire show_ahead_i_2__1_n_0;
  wire [7:0]waddr;
  wire \waddr[0]_i_1__1_n_0 ;
  wire \waddr[1]_i_1__1_n_0 ;
  wire \waddr[2]_i_1__1_n_0 ;
  wire \waddr[3]_i_1__2_n_0 ;
  wire \waddr[4]_i_1__1_n_0 ;
  wire \waddr[5]_i_1__2_n_0 ;
  wire \waddr[6]_i_1__1_n_0 ;
  wire \waddr[6]_i_2__1_n_0 ;
  wire \waddr[7]_i_2__1_n_0 ;
  wire \waddr[7]_i_3__1_n_0 ;
  wire \waddr[7]_i_4__1_n_0 ;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[0]_i_1 
       (.I0(q_tmp[0]),
        .I1(q_buf[0]),
        .I2(show_ahead),
        .O(\dout_buf[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair550" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[1]_i_1 
       (.I0(q_tmp[1]),
        .I1(q_buf[1]),
        .I2(show_ahead),
        .O(\dout_buf[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[2]_i_1 
       (.I0(q_tmp[2]),
        .I1(q_buf[2]),
        .I2(show_ahead),
        .O(\dout_buf[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair551" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[3]_i_1 
       (.I0(q_tmp[3]),
        .I1(q_buf[3]),
        .I2(show_ahead),
        .O(\dout_buf[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[4]_i_1 
       (.I0(q_tmp[4]),
        .I1(q_buf[4]),
        .I2(show_ahead),
        .O(\dout_buf[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair552" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[5]_i_1 
       (.I0(q_tmp[5]),
        .I1(q_buf[5]),
        .I2(show_ahead),
        .O(\dout_buf[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[6]_i_1 
       (.I0(q_tmp[6]),
        .I1(q_buf[6]),
        .I2(show_ahead),
        .O(\dout_buf[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair553" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[7]_i_1 
       (.I0(q_tmp[7]),
        .I1(q_buf[7]),
        .I2(show_ahead),
        .O(\dout_buf[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB300)) 
    \dout_buf[8]_i_1 
       (.I0(burst_valid),
        .I1(data_valid),
        .I2(\bus_wide_gen.ready_for_data__0 ),
        .I3(empty_n_reg_n_0),
        .O(empty_n_reg_0));
  LUT3 #(
    .INIT(8'hAC)) 
    \dout_buf[8]_i_2 
       (.I0(q_tmp[8]),
        .I1(q_buf[8]),
        .I2(show_ahead),
        .O(\dout_buf[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\dout_buf[0]_i_1_n_0 ),
        .Q(\dout_buf_reg[8]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\dout_buf[1]_i_1_n_0 ),
        .Q(\dout_buf_reg[8]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\dout_buf[2]_i_1_n_0 ),
        .Q(\dout_buf_reg[8]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\dout_buf[3]_i_1_n_0 ),
        .Q(\dout_buf_reg[8]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[4] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\dout_buf[4]_i_1_n_0 ),
        .Q(\dout_buf_reg[8]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[5] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\dout_buf[5]_i_1_n_0 ),
        .Q(\dout_buf_reg[8]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[6] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\dout_buf[6]_i_1_n_0 ),
        .Q(\dout_buf_reg[8]_0 [6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[7] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\dout_buf[7]_i_1_n_0 ),
        .Q(\dout_buf_reg[8]_0 [7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \dout_buf_reg[8] 
       (.C(ap_clk),
        .CE(empty_n_reg_0),
        .D(\dout_buf[8]_i_2_n_0 ),
        .Q(\dout_buf_reg[8]_0 [8]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBAFA)) 
    dout_valid_i_1__1
       (.I0(empty_n_reg_n_0),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(data_valid),
        .I3(burst_valid),
        .O(dout_valid_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__1_n_0),
        .Q(data_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFEFF00FFFE00)) 
    empty_n_i_1
       (.I0(empty_n_i_2__3_n_0),
        .I1(\mOutPtr_reg[5]_0 [4]),
        .I2(empty_n_i_3__3_n_0),
        .I3(empty_n_reg_0),
        .I4(push),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT2 #(
    .INIT(4'hE)) 
    empty_n_i_2__3
       (.I0(\mOutPtr_reg[5]_0 [2]),
        .I1(\mOutPtr_reg[5]_0 [3]),
        .O(empty_n_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    empty_n_i_3__3
       (.I0(mOutPtr_reg[7]),
        .I1(mOutPtr_reg[6]),
        .I2(\mOutPtr_reg[5]_0 [5]),
        .I3(\mOutPtr_reg[5]_0 [0]),
        .I4(\mOutPtr_reg[5]_0 [1]),
        .O(empty_n_i_3__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF5FFDDF5)) 
    full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(p_1_in),
        .I2(gmem2_WREADY),
        .I3(push),
        .I4(empty_n_reg_0),
        .O(full_n_i_1__7_n_0));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    full_n_i_2__11
       (.I0(\mOutPtr_reg[5]_0 [4]),
        .I1(\mOutPtr_reg[5]_0 [5]),
        .I2(mOutPtr_reg[7]),
        .I3(mOutPtr_reg[6]),
        .I4(full_n_i_3__3_n_0),
        .O(p_1_in));
  (* SOFT_HLUTNM = "soft_lutpair549" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__3
       (.I0(\mOutPtr_reg[5]_0 [3]),
        .I1(\mOutPtr_reg[5]_0 [2]),
        .I2(\mOutPtr_reg[5]_0 [1]),
        .I3(\mOutPtr_reg[5]_0 [0]),
        .O(full_n_i_3__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_0),
        .Q(gmem2_WREADY),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair547" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\mOutPtr_reg[5]_0 [0]),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[7]_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(\mOutPtr_reg[5]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[7]_0 ),
        .D(D[0]),
        .Q(\mOutPtr_reg[5]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[7]_0 ),
        .D(D[1]),
        .Q(\mOutPtr_reg[5]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[7]_0 ),
        .D(D[2]),
        .Q(\mOutPtr_reg[5]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[7]_0 ),
        .D(D[3]),
        .Q(\mOutPtr_reg[5]_0 [4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[7]_0 ),
        .D(D[4]),
        .Q(\mOutPtr_reg[5]_0 [5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[7]_0 ),
        .D(D[5]),
        .Q(mOutPtr_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr_reg[7]_0 ),
        .D(D[6]),
        .Q(mOutPtr_reg[7]),
        .R(ap_rst_n_inv));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "2304" *) 
  (* RTL_RAM_NAME = "bus_write/buff_wdata/mem" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "768" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,waddr,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,rnext,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,Q}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:9],q_buf}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(gmem2_WREADY),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    mem_reg_i_10__1
       (.I0(mem_reg_i_15_n_0),
        .I1(raddr[2]),
        .I2(raddr[3]),
        .I3(raddr[4]),
        .I4(raddr[5]),
        .I5(empty_n_reg_0),
        .O(mem_reg_i_10__1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    mem_reg_i_11__1
       (.I0(raddr[5]),
        .I1(raddr[3]),
        .I2(raddr[1]),
        .I3(raddr[0]),
        .I4(raddr[2]),
        .I5(raddr[4]),
        .O(mem_reg_i_11__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    mem_reg_i_12__1
       (.I0(raddr[4]),
        .I1(raddr[2]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .I4(raddr[3]),
        .O(mem_reg_i_12__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h7)) 
    mem_reg_i_13__1
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .O(mem_reg_i_13__1_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    mem_reg_i_15
       (.I0(raddr[7]),
        .I1(raddr[6]),
        .I2(raddr[0]),
        .I3(raddr[1]),
        .O(mem_reg_i_15_n_0));
  LUT5 #(
    .INIT(32'h57773000)) 
    mem_reg_i_1__1
       (.I0(empty_n_reg_0),
        .I1(mem_reg_i_10__1_n_0),
        .I2(mem_reg_i_11__1_n_0),
        .I3(raddr[6]),
        .I4(raddr[7]),
        .O(rnext[7]));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_2__1
       (.I0(empty_n_reg_0),
        .I1(mem_reg_i_10__1_n_0),
        .I2(raddr[6]),
        .I3(mem_reg_i_11__1_n_0),
        .O(rnext[6]));
  LUT4 #(
    .INIT(16'h5370)) 
    mem_reg_i_3__1
       (.I0(empty_n_reg_0),
        .I1(mem_reg_i_10__1_n_0),
        .I2(raddr[5]),
        .I3(mem_reg_i_12__1_n_0),
        .O(rnext[5]));
  LUT6 #(
    .INIT(64'h7070537070707070)) 
    mem_reg_i_4__1
       (.I0(empty_n_reg_0),
        .I1(mem_reg_i_10__1_n_0),
        .I2(raddr[4]),
        .I3(raddr[2]),
        .I4(mem_reg_i_13__1_n_0),
        .I5(raddr[3]),
        .O(rnext[4]));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    mem_reg_i_5__1
       (.I0(empty_n_reg_0),
        .I1(mem_reg_i_10__1_n_0),
        .I2(raddr[3]),
        .I3(raddr[1]),
        .I4(raddr[0]),
        .I5(raddr[2]),
        .O(rnext[3]));
  LUT5 #(
    .INIT(32'h53707070)) 
    mem_reg_i_6__1
       (.I0(empty_n_reg_0),
        .I1(mem_reg_i_10__1_n_0),
        .I2(raddr[2]),
        .I3(raddr[0]),
        .I4(raddr[1]),
        .O(rnext[2]));
  LUT4 #(
    .INIT(16'h447C)) 
    mem_reg_i_7__1
       (.I0(empty_n_reg_0),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(mem_reg_i_10__1_n_0),
        .O(rnext[1]));
  LUT3 #(
    .INIT(8'h47)) 
    mem_reg_i_8__1
       (.I0(empty_n_reg_0),
        .I1(raddr[0]),
        .I2(mem_reg_i_10__1_n_0),
        .O(rnext[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__3
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(\mOutPtr_reg[6]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__3
       (.I0(\mOutPtr_reg[5]_0 [5]),
        .I1(mOutPtr_reg[6]),
        .O(\mOutPtr_reg[6]_0 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__3
       (.I0(\mOutPtr_reg[5]_0 [4]),
        .I1(\mOutPtr_reg[5]_0 [5]),
        .O(\mOutPtr_reg[6]_0 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__3
       (.I0(\mOutPtr_reg[5]_0 [3]),
        .I1(\mOutPtr_reg[5]_0 [4]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__3
       (.I0(\mOutPtr_reg[5]_0 [2]),
        .I1(\mOutPtr_reg[5]_0 [3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__3
       (.I0(\mOutPtr_reg[5]_0 [1]),
        .I1(\mOutPtr_reg[5]_0 [2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'h65)) 
    p_0_out_carry_i_5__2
       (.I0(\mOutPtr_reg[5]_0 [1]),
        .I1(empty_n_reg_0),
        .I2(push),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[0]),
        .Q(q_tmp[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[1]),
        .Q(q_tmp[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[2]),
        .Q(q_tmp[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[3]),
        .Q(q_tmp[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[4]),
        .Q(q_tmp[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[5]),
        .Q(q_tmp[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[6]),
        .Q(q_tmp[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(Q[7]),
        .Q(q_tmp[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \q_tmp_reg[8] 
       (.C(ap_clk),
        .CE(push),
        .D(1'b1),
        .Q(q_tmp[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[0]),
        .Q(raddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(raddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(raddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[3]),
        .Q(raddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[4]),
        .Q(raddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[5]),
        .Q(raddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[6]),
        .Q(raddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[7]),
        .Q(raddr[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0100000000000100)) 
    show_ahead_i_1__1
       (.I0(\mOutPtr_reg[5]_0 [3]),
        .I1(\mOutPtr_reg[5]_0 [2]),
        .I2(\mOutPtr_reg[5]_0 [1]),
        .I3(show_ahead_i_2__1_n_0),
        .I4(\mOutPtr_reg[5]_0 [0]),
        .I5(empty_n_reg_0),
        .O(show_ahead0));
  LUT5 #(
    .INIT(32'h00000010)) 
    show_ahead_i_2__1
       (.I0(\mOutPtr_reg[5]_0 [4]),
        .I1(\mOutPtr_reg[5]_0 [5]),
        .I2(push),
        .I3(mOutPtr_reg[6]),
        .I4(mOutPtr_reg[7]),
        .O(show_ahead_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    show_ahead_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(show_ahead0),
        .Q(show_ahead),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \waddr[0]_i_1__1 
       (.I0(waddr[0]),
        .O(\waddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair555" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \waddr[1]_i_1__1 
       (.I0(waddr[0]),
        .I1(waddr[1]),
        .O(\waddr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \waddr[2]_i_1__1 
       (.I0(waddr[2]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .O(\waddr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \waddr[3]_i_1__2 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .O(\waddr[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair548" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \waddr[4]_i_1__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .O(\waddr[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[5]_i_1__2 
       (.I0(waddr[5]),
        .I1(waddr[3]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[2]),
        .I5(waddr[4]),
        .O(\waddr[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \waddr[6]_i_1__1 
       (.I0(waddr[6]),
        .I1(waddr[4]),
        .I2(waddr[2]),
        .I3(\waddr[6]_i_2__1_n_0 ),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair554" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[6]_i_2__1 
       (.I0(waddr[1]),
        .I1(waddr[0]),
        .O(\waddr[6]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hB8CC)) 
    \waddr[7]_i_2__1 
       (.I0(\waddr[7]_i_3__1_n_0 ),
        .I1(waddr[7]),
        .I2(\waddr[7]_i_4__1_n_0 ),
        .I3(waddr[6]),
        .O(\waddr[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \waddr[7]_i_3__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[0]),
        .I3(waddr[1]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \waddr[7]_i_4__1 
       (.I0(waddr[4]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[3]),
        .I5(waddr[5]),
        .O(\waddr[7]_i_4__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[0] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[0]_i_1__1_n_0 ),
        .Q(waddr[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[1] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[1]_i_1__1_n_0 ),
        .Q(waddr[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[2] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[2]_i_1__1_n_0 ),
        .Q(waddr[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[3] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[3]_i_1__2_n_0 ),
        .Q(waddr[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[4] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[4]_i_1__1_n_0 ),
        .Q(waddr[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[5] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[5]_i_1__2_n_0 ),
        .Q(waddr[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[6] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[6]_i_1__1_n_0 ),
        .Q(waddr[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \waddr_reg[7] 
       (.C(ap_clk),
        .CE(push),
        .D(\waddr[7]_i_2__1_n_0 ),
        .Q(waddr[7]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_gmem2_m_axi_buffer" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_buffer__parameterized0
   (beat_valid,
    full_n_reg_0,
    S,
    Q,
    DI,
    \mOutPtr_reg[3]_0 ,
    dout_valid_reg_0,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    m_axi_gmem2_RVALID,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_1 ,
    rdata_ack_t,
    D);
  output beat_valid;
  output full_n_reg_0;
  output [2:0]S;
  output [5:0]Q;
  output [0:0]DI;
  output [3:0]\mOutPtr_reg[3]_0 ;
  output dout_valid_reg_0;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input m_axi_gmem2_RVALID;
  input \bus_wide_gen.split_cnt_buf_reg[0] ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  input rdata_ack_t;
  input [6:0]D;

  wire [6:0]D;
  wire [0:0]DI;
  wire [5:0]Q;
  wire [2:0]S;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  wire dout_valid_i_1__2_n_0;
  wire dout_valid_reg_0;
  wire empty_n_i_1__1_n_0;
  wire empty_n_i_2__4_n_0;
  wire empty_n_i_3__4_n_0;
  wire empty_n_reg_n_0;
  wire full_n_i_1__8_n_0;
  wire full_n_i_2__12_n_0;
  wire full_n_i_3__4_n_0;
  wire full_n_reg_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[7]_i_1__2_n_0 ;
  wire [7:6]mOutPtr_reg;
  wire [3:0]\mOutPtr_reg[3]_0 ;
  wire m_axi_gmem2_RVALID;
  wire pop;
  wire rdata_ack_t;

  LUT6 #(
    .INIT(64'h00C800C8CC0000C8)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1__1 
       (.I0(beat_valid),
        .I1(ap_rst_n),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I5(rdata_ack_t),
        .O(dout_valid_reg_0));
  LUT6 #(
    .INIT(64'hAEAAEEEEEEEEEEEE)) 
    dout_valid_i_1__2
       (.I0(empty_n_reg_n_0),
        .I1(beat_valid),
        .I2(rdata_ack_t),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I4(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .O(dout_valid_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_valid_i_1__2_n_0),
        .Q(beat_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0FE0E0E0)) 
    empty_n_i_1__1
       (.I0(empty_n_i_2__4_n_0),
        .I1(empty_n_i_3__4_n_0),
        .I2(pop),
        .I3(full_n_reg_0),
        .I4(m_axi_gmem2_RVALID),
        .I5(empty_n_reg_n_0),
        .O(empty_n_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'hFFFD)) 
    empty_n_i_2__4
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .O(empty_n_i_2__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    empty_n_i_3__4
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(mOutPtr_reg[6]),
        .I3(mOutPtr_reg[7]),
        .O(empty_n_i_3__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_0),
        .Q(empty_n_reg_n_0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFF5555)) 
    full_n_i_1__8
       (.I0(ap_rst_n),
        .I1(full_n_i_2__12_n_0),
        .I2(full_n_i_3__4_n_0),
        .I3(m_axi_gmem2_RVALID),
        .I4(full_n_reg_0),
        .I5(pop),
        .O(full_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_2__12
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .I2(Q[5]),
        .I3(Q[4]),
        .O(full_n_i_2__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    full_n_i_3__4
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(full_n_i_3__4_n_0));
  LUT6 #(
    .INIT(64'hD5D555D500000000)) 
    full_n_i_4__0
       (.I0(beat_valid),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0] ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I4(rdata_ack_t),
        .I5(empty_n_reg_n_0),
        .O(pop));
  FDRE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(Q[0]),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \mOutPtr[7]_i_1__2 
       (.I0(full_n_reg_0),
        .I1(m_axi_gmem2_RVALID),
        .I2(pop),
        .O(\mOutPtr[7]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_0 ),
        .D(D[0]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_0 ),
        .D(D[1]),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_0 ),
        .D(D[2]),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_0 ),
        .D(D[3]),
        .Q(Q[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_0 ),
        .D(D[4]),
        .Q(Q[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_0 ),
        .D(D[5]),
        .Q(mOutPtr_reg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(\mOutPtr[7]_i_1__2_n_0 ),
        .D(D[6]),
        .Q(mOutPtr_reg[7]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_1__0
       (.I0(mOutPtr_reg[6]),
        .I1(mOutPtr_reg[7]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_2__2
       (.I0(Q[5]),
        .I1(mOutPtr_reg[6]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry__0_i_3__2
       (.I0(Q[4]),
        .I1(Q[5]),
        .O(S[0]));
  LUT3 #(
    .INIT(8'h08)) 
    p_0_out_carry_i_1__3
       (.I0(m_axi_gmem2_RVALID),
        .I1(full_n_reg_0),
        .I2(pop),
        .O(DI));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_2__2
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(\mOutPtr_reg[3]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_3__2
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(\mOutPtr_reg[3]_0 [2]));
  LUT2 #(
    .INIT(4'h9)) 
    p_0_out_carry_i_4__2
       (.I0(Q[1]),
        .I1(Q[2]),
        .O(\mOutPtr_reg[3]_0 [1]));
  LUT4 #(
    .INIT(16'h08F7)) 
    p_0_out_carry_i_5__3
       (.I0(m_axi_gmem2_RVALID),
        .I1(full_n_reg_0),
        .I2(pop),
        .I3(Q[1]),
        .O(\mOutPtr_reg[3]_0 [0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_fifo
   (burst_valid,
    fifo_burst_ready,
    SR,
    E,
    \q_reg[10]_0 ,
    \q_reg[11]_0 ,
    \q_reg[10]_1 ,
    \q_reg[10]_2 ,
    \q_reg[10]_3 ,
    \could_multi_bursts.next_loop ,
    wreq_handling_reg,
    \could_multi_bursts.last_loop__10 ,
    p_75_in,
    \sect_len_buf_reg[3] ,
    \sect_len_buf_reg[8] ,
    \sect_len_buf_reg[5] ,
    \could_multi_bursts.loop_cnt_reg[2] ,
    wreq_handling_reg_0,
    \could_multi_bursts.sect_handling_reg ,
    empty_n_reg_0,
    \could_multi_bursts.last_sect_buf_reg ,
    ap_rst_n_0,
    ap_rst_n_1,
    empty_n_reg_1,
    empty_n_reg_2,
    empty_n_reg_3,
    ap_rst_n_2,
    \q_reg[11]_1 ,
    ap_rst_n_3,
    \q_reg[9]_0 ,
    ap_rst_n_4,
    ap_rst_n_5,
    m_axi_gmem2_AWREADY_0,
    empty_n_reg_4,
    empty_n_reg_5,
    empty_n_reg_6,
    \end_addr_buf_reg[1] ,
    \end_addr_buf_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    \bus_wide_gen.ready_for_data__0 ,
    ap_rst_n,
    Q,
    data_valid,
    \bus_wide_gen.first_pad_reg ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \bus_wide_gen.pad_oh_reg_reg[2] ,
    \bus_wide_gen.pad_oh_reg_reg[3] ,
    in,
    wreq_handling_reg_1,
    \could_multi_bursts.sect_handling_reg_0 ,
    CO,
    fifo_wreq_valid,
    fifo_resp_ready,
    AWVALID_Dummy,
    req_en__17,
    m_axi_gmem2_AWREADY,
    \sect_end_buf_reg[0] ,
    \sect_end_buf_reg[1] ,
    fifo_wreq_valid_buf_i_3,
    \could_multi_bursts.awaddr_buf_reg[63] ,
    \q_reg[11]_2 ,
    wreq_handling_reg_2,
    \could_multi_bursts.last_sect_buf_reg_0 ,
    \sect_addr_buf_reg[1] ,
    m_axi_gmem2_WLAST,
    \bus_wide_gen.WVALID_Dummy_reg ,
    \bus_wide_gen.strb_buf_reg[1] ,
    m_axi_gmem2_WSTRB,
    \sect_end_buf_reg[1]_0 );
  output burst_valid;
  output fifo_burst_ready;
  output [0:0]SR;
  output [0:0]E;
  output [0:0]\q_reg[10]_0 ;
  output \q_reg[11]_0 ;
  output [0:0]\q_reg[10]_1 ;
  output [0:0]\q_reg[10]_2 ;
  output [0:0]\q_reg[10]_3 ;
  output \could_multi_bursts.next_loop ;
  output [0:0]wreq_handling_reg;
  output \could_multi_bursts.last_loop__10 ;
  output p_75_in;
  output [3:0]\sect_len_buf_reg[3] ;
  output \sect_len_buf_reg[8] ;
  output \sect_len_buf_reg[5] ;
  output \could_multi_bursts.loop_cnt_reg[2] ;
  output wreq_handling_reg_0;
  output \could_multi_bursts.sect_handling_reg ;
  output empty_n_reg_0;
  output \could_multi_bursts.last_sect_buf_reg ;
  output [0:0]ap_rst_n_0;
  output [0:0]ap_rst_n_1;
  output [0:0]empty_n_reg_1;
  output empty_n_reg_2;
  output empty_n_reg_3;
  output ap_rst_n_2;
  output [0:0]\q_reg[11]_1 ;
  output ap_rst_n_3;
  output [0:0]\q_reg[9]_0 ;
  output ap_rst_n_4;
  output ap_rst_n_5;
  output m_axi_gmem2_AWREADY_0;
  output empty_n_reg_4;
  output empty_n_reg_5;
  output empty_n_reg_6;
  output \end_addr_buf_reg[1] ;
  output \end_addr_buf_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \bus_wide_gen.ready_for_data__0 ;
  input ap_rst_n;
  input [7:0]Q;
  input data_valid;
  input \bus_wide_gen.first_pad_reg ;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input \bus_wide_gen.pad_oh_reg_reg[2] ;
  input \bus_wide_gen.pad_oh_reg_reg[3] ;
  input [0:0]in;
  input wreq_handling_reg_1;
  input \could_multi_bursts.sect_handling_reg_0 ;
  input [0:0]CO;
  input fifo_wreq_valid;
  input fifo_resp_ready;
  input AWVALID_Dummy;
  input req_en__17;
  input m_axi_gmem2_AWREADY;
  input \sect_end_buf_reg[0] ;
  input \sect_end_buf_reg[1] ;
  input [9:0]fifo_wreq_valid_buf_i_3;
  input [5:0]\could_multi_bursts.awaddr_buf_reg[63] ;
  input [1:0]\q_reg[11]_2 ;
  input wreq_handling_reg_2;
  input \could_multi_bursts.last_sect_buf_reg_0 ;
  input [0:0]\sect_addr_buf_reg[1] ;
  input m_axi_gmem2_WLAST;
  input \bus_wide_gen.WVALID_Dummy_reg ;
  input [0:0]\bus_wide_gen.strb_buf_reg[1] ;
  input [3:0]m_axi_gmem2_WSTRB;
  input [1:0]\sect_end_buf_reg[1]_0 ;

  wire AWVALID_Dummy;
  wire [0:0]CO;
  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire [0:0]ap_rst_n_1;
  wire ap_rst_n_2;
  wire ap_rst_n_3;
  wire ap_rst_n_4;
  wire ap_rst_n_5;
  wire ap_rst_n_inv;
  wire burst_valid;
  wire \bus_wide_gen.WVALID_Dummy_reg ;
  wire \bus_wide_gen.data_buf[23]_i_5__1_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_6_n_0 ;
  wire \bus_wide_gen.data_buf[31]_i_7_n_0 ;
  wire \bus_wide_gen.data_buf[7]_i_3_n_0 ;
  wire \bus_wide_gen.first_pad_i_3_n_0 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire [1:0]\bus_wide_gen.head_pads ;
  wire \bus_wide_gen.last_pad0 ;
  wire \bus_wide_gen.last_pad__0 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[2] ;
  wire \bus_wide_gen.pad_oh_reg_reg[3] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire [0:0]\bus_wide_gen.strb_buf_reg[1] ;
  wire [11:8]\bus_wide_gen.tmp_burst_info ;
  wire [5:0]\could_multi_bursts.awaddr_buf_reg[63] ;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.last_sect_buf_reg ;
  wire \could_multi_bursts.last_sect_buf_reg_0 ;
  wire \could_multi_bursts.loop_cnt_reg[2] ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire data_valid;
  wire data_vld_i_1__5_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_reg_0;
  wire [0:0]empty_n_reg_1;
  wire empty_n_reg_2;
  wire empty_n_reg_3;
  wire empty_n_reg_4;
  wire empty_n_reg_5;
  wire empty_n_reg_6;
  wire \end_addr_buf_reg[0] ;
  wire \end_addr_buf_reg[1] ;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid;
  wire [9:0]fifo_wreq_valid_buf_i_3;
  wire full_n_i_1__9_n_0;
  wire full_n_i_2__7_n_0;
  wire [0:0]in;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWREADY_0;
  wire m_axi_gmem2_WLAST;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire p_0_in45_in;
  wire p_0_in61_in;
  wire p_75_in;
  wire p_80_in;
  wire p_82_in;
  wire pop0;
  wire \pout[0]_i_1__1_n_0 ;
  wire \pout[1]_i_1__1_n_0 ;
  wire \pout[2]_i_1__1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [0:0]\q_reg[10]_0 ;
  wire [0:0]\q_reg[10]_1 ;
  wire [0:0]\q_reg[10]_2 ;
  wire [0:0]\q_reg[10]_3 ;
  wire \q_reg[11]_0 ;
  wire [0:0]\q_reg[11]_1 ;
  wire [1:0]\q_reg[11]_2 ;
  wire [0:0]\q_reg[9]_0 ;
  wire \q_reg_n_0_[0] ;
  wire \q_reg_n_0_[1] ;
  wire \q_reg_n_0_[2] ;
  wire \q_reg_n_0_[3] ;
  wire \q_reg_n_0_[8] ;
  wire \q_reg_n_0_[9] ;
  wire req_en__17;
  wire [0:0]\sect_addr_buf_reg[1] ;
  wire \sect_end_buf_reg[0] ;
  wire \sect_end_buf_reg[1] ;
  wire [1:0]\sect_end_buf_reg[1]_0 ;
  wire [3:0]\sect_len_buf_reg[3] ;
  wire \sect_len_buf_reg[5] ;
  wire \sect_len_buf_reg[8] ;
  wire [0:0]wreq_handling_reg;
  wire wreq_handling_reg_0;
  wire wreq_handling_reg_1;
  wire wreq_handling_reg_2;

  LUT6 #(
    .INIT(64'hF777555500000000)) 
    \align_len[31]_i_2 
       (.I0(wreq_handling_reg_1),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(\could_multi_bursts.last_loop__10 ),
        .I3(\could_multi_bursts.next_loop ),
        .I4(CO),
        .I5(fifo_wreq_valid),
        .O(wreq_handling_reg));
  LUT5 #(
    .INIT(32'hB3338000)) 
    \bus_wide_gen.WLAST_Dummy_i_1 
       (.I0(burst_valid),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(p_80_in),
        .I3(\bus_wide_gen.last_pad0 ),
        .I4(m_axi_gmem2_WLAST),
        .O(empty_n_reg_2));
  LUT6 #(
    .INIT(64'hAFCFAFC0A0CFA0C0)) 
    \bus_wide_gen.WLAST_Dummy_i_2 
       (.I0(p_0_in45_in),
        .I1(p_0_in61_in),
        .I2(\q_reg_n_0_[8] ),
        .I3(\q_reg_n_0_[9] ),
        .I4(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I5(\q_reg[11]_0 ),
        .O(\bus_wide_gen.last_pad0 ));
  LUT6 #(
    .INIT(64'hBBB333B388800080)) 
    \bus_wide_gen.WVALID_Dummy_i_1 
       (.I0(burst_valid),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(p_0_in45_in),
        .I3(p_80_in),
        .I4(\bus_wide_gen.last_pad0 ),
        .I5(\bus_wide_gen.WVALID_Dummy_reg ),
        .O(empty_n_reg_3));
  LUT6 #(
    .INIT(64'h888F888800000000)) 
    \bus_wide_gen.data_buf[15]_i_1__1 
       (.I0(\bus_wide_gen.head_pads [1]),
        .I1(p_82_in),
        .I2(\q_reg_n_0_[8] ),
        .I3(\q_reg_n_0_[9] ),
        .I4(p_80_in),
        .I5(\bus_wide_gen.ready_for_data__0 ),
        .O(\q_reg[11]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.data_buf[15]_i_2__1 
       (.I0(p_0_in61_in),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .O(\q_reg[10]_1 ));
  LUT6 #(
    .INIT(64'h20F000F020000000)) 
    \bus_wide_gen.data_buf[15]_i_3__1 
       (.I0(\bus_wide_gen.head_pads [0]),
        .I1(\bus_wide_gen.head_pads [1]),
        .I2(data_valid),
        .I3(\bus_wide_gen.first_pad_reg ),
        .I4(p_82_in),
        .I5(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(p_0_in61_in));
  LUT6 #(
    .INIT(64'hF444444400000000)) 
    \bus_wide_gen.data_buf[23]_i_1__1 
       (.I0(\q_reg_n_0_[9] ),
        .I1(p_80_in),
        .I2(\bus_wide_gen.head_pads [0]),
        .I3(\bus_wide_gen.head_pads [1]),
        .I4(p_82_in),
        .I5(\bus_wide_gen.ready_for_data__0 ),
        .O(\q_reg[9]_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \bus_wide_gen.data_buf[23]_i_3__1 
       (.I0(\bus_wide_gen.data_buf[23]_i_5__1_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[2]),
        .O(p_82_in));
  LUT6 #(
    .INIT(64'h20F000F020000000)) 
    \bus_wide_gen.data_buf[23]_i_4__1 
       (.I0(\bus_wide_gen.head_pads [1]),
        .I1(\bus_wide_gen.head_pads [0]),
        .I2(data_valid),
        .I3(\bus_wide_gen.first_pad_reg ),
        .I4(p_82_in),
        .I5(\bus_wide_gen.pad_oh_reg_reg[2] ),
        .O(\q_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \bus_wide_gen.data_buf[23]_i_5__1 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(burst_valid),
        .O(\bus_wide_gen.data_buf[23]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h7000)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\q_reg_n_0_[8] ),
        .I1(\q_reg_n_0_[9] ),
        .I2(p_80_in),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.data_buf[31]_i_2 
       (.I0(p_0_in45_in),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .O(\q_reg[10]_3 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \bus_wide_gen.data_buf[31]_i_3 
       (.I0(Q[6]),
        .I1(burst_valid),
        .I2(Q[7]),
        .I3(\bus_wide_gen.data_buf[31]_i_6_n_0 ),
        .I4(\bus_wide_gen.data_buf[31]_i_7_n_0 ),
        .O(p_80_in));
  LUT6 #(
    .INIT(64'h80F000F080000000)) 
    \bus_wide_gen.data_buf[31]_i_5 
       (.I0(\bus_wide_gen.head_pads [0]),
        .I1(\bus_wide_gen.head_pads [1]),
        .I2(data_valid),
        .I3(\bus_wide_gen.first_pad_reg ),
        .I4(p_82_in),
        .I5(\bus_wide_gen.pad_oh_reg_reg[3] ),
        .O(p_0_in45_in));
  LUT4 #(
    .INIT(16'h6FF6)) 
    \bus_wide_gen.data_buf[31]_i_6 
       (.I0(Q[2]),
        .I1(\q_reg_n_0_[2] ),
        .I2(Q[1]),
        .I3(\q_reg_n_0_[1] ),
        .O(\bus_wide_gen.data_buf[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6FF6)) 
    \bus_wide_gen.data_buf[31]_i_7 
       (.I0(\q_reg_n_0_[3] ),
        .I1(Q[3]),
        .I2(\q_reg_n_0_[0] ),
        .I3(Q[0]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\bus_wide_gen.data_buf[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hE000)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.head_pads [0]),
        .I1(\bus_wide_gen.head_pads [1]),
        .I2(p_82_in),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .O(\q_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.data_buf[7]_i_2__1 
       (.I0(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .O(\q_reg[10]_2 ));
  LUT5 #(
    .INIT(32'h1000F000)) 
    \bus_wide_gen.data_buf[7]_i_3 
       (.I0(\bus_wide_gen.head_pads [0]),
        .I1(\bus_wide_gen.head_pads [1]),
        .I2(\bus_wide_gen.first_pad_reg ),
        .I3(data_valid),
        .I4(p_82_in),
        .O(\bus_wide_gen.data_buf[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(\bus_wide_gen.last_pad__0 ),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.first_pad_reg ),
        .O(empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFA8FFFFFF200000)) 
    \bus_wide_gen.first_pad_i_2 
       (.I0(\q_reg_n_0_[8] ),
        .I1(\q_reg_n_0_[9] ),
        .I2(p_0_in61_in),
        .I3(\bus_wide_gen.first_pad_i_3_n_0 ),
        .I4(p_80_in),
        .I5(p_0_in45_in),
        .O(\bus_wide_gen.last_pad__0 ));
  LUT4 #(
    .INIT(16'h00AC)) 
    \bus_wide_gen.first_pad_i_3 
       (.I0(\q_reg[11]_0 ),
        .I1(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I2(\q_reg_n_0_[9] ),
        .I3(\q_reg_n_0_[8] ),
        .O(\bus_wide_gen.first_pad_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h8000FFFF)) 
    \bus_wide_gen.len_cnt[7]_i_1__1 
       (.I0(burst_valid),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(p_80_in),
        .I3(\bus_wide_gen.last_pad0 ),
        .I4(ap_rst_n),
        .O(empty_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair556" *) 
  LUT5 #(
    .INIT(32'h88800080)) 
    \bus_wide_gen.len_cnt[7]_i_2__1 
       (.I0(burst_valid),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(p_0_in45_in),
        .I3(p_80_in),
        .I4(\bus_wide_gen.last_pad0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair558" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(empty_n_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair557" *) 
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \bus_wide_gen.pad_oh_reg[2]_i_1 
       (.I0(p_0_in61_in),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[2] ),
        .O(empty_n_reg_5));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \bus_wide_gen.pad_oh_reg[3]_i_1 
       (.I0(\q_reg[11]_0 ),
        .I1(burst_valid),
        .I2(data_valid),
        .I3(\bus_wide_gen.ready_for_data__0 ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[3] ),
        .O(empty_n_reg_4));
  LUT6 #(
    .INIT(64'h00000000F0708000)) 
    \bus_wide_gen.strb_buf[0]_i_1 
       (.I0(\bus_wide_gen.data_buf[7]_i_3_n_0 ),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(ap_rst_n),
        .I3(\bus_wide_gen.strb_buf_reg[1] ),
        .I4(m_axi_gmem2_WSTRB[0]),
        .I5(\q_reg[10]_0 ),
        .O(ap_rst_n_4));
  LUT6 #(
    .INIT(64'h00000000F0708000)) 
    \bus_wide_gen.strb_buf[1]_i_1 
       (.I0(p_0_in61_in),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(ap_rst_n),
        .I3(\bus_wide_gen.strb_buf_reg[1] ),
        .I4(m_axi_gmem2_WSTRB[1]),
        .I5(\q_reg[11]_1 ),
        .O(ap_rst_n_2));
  LUT6 #(
    .INIT(64'h00000000F0708000)) 
    \bus_wide_gen.strb_buf[2]_i_1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(\q_reg[11]_0 ),
        .I2(ap_rst_n),
        .I3(\bus_wide_gen.strb_buf_reg[1] ),
        .I4(m_axi_gmem2_WSTRB[2]),
        .I5(\q_reg[9]_0 ),
        .O(ap_rst_n_3));
  LUT6 #(
    .INIT(64'h00000000F0708000)) 
    \bus_wide_gen.strb_buf[3]_i_1 
       (.I0(p_0_in45_in),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(ap_rst_n),
        .I3(\bus_wide_gen.strb_buf_reg[1] ),
        .I4(m_axi_gmem2_WSTRB[3]),
        .I5(SR),
        .O(ap_rst_n_5));
  LUT6 #(
    .INIT(64'h00007000FF007000)) 
    \could_multi_bursts.AWVALID_Dummy_i_1 
       (.I0(m_axi_gmem2_AWREADY),
        .I1(req_en__17),
        .I2(AWVALID_Dummy),
        .I3(ap_rst_n),
        .I4(\could_multi_bursts.next_loop ),
        .I5(in),
        .O(m_axi_gmem2_AWREADY_0));
  LUT6 #(
    .INIT(64'h8080008000800080)) 
    \could_multi_bursts.awaddr_buf[63]_i_1 
       (.I0(fifo_burst_ready),
        .I1(fifo_resp_ready),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(AWVALID_Dummy),
        .I4(req_en__17),
        .I5(m_axi_gmem2_AWREADY),
        .O(\could_multi_bursts.next_loop ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.awaddr_buf[63]_i_3 
       (.I0(\could_multi_bursts.awaddr_buf_reg[63] [2]),
        .I1(\could_multi_bursts.awaddr_buf_reg[63] [3]),
        .I2(\could_multi_bursts.awaddr_buf_reg[63] [0]),
        .I3(\could_multi_bursts.awaddr_buf_reg[63] [1]),
        .I4(\could_multi_bursts.awaddr_buf_reg[63] [5]),
        .I5(\could_multi_bursts.awaddr_buf_reg[63] [4]),
        .O(\could_multi_bursts.loop_cnt_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[0]_i_1 
       (.I0(fifo_wreq_valid_buf_i_3[0]),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(\sect_len_buf_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[1]_i_1 
       (.I0(fifo_wreq_valid_buf_i_3[1]),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(\sect_len_buf_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair564" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[2]_i_1 
       (.I0(fifo_wreq_valid_buf_i_3[2]),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(\sect_len_buf_reg[3] [2]));
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.awlen_buf[3]_i_1 
       (.I0(fifo_wreq_valid_buf_i_3[3]),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(\sect_len_buf_reg[3] [3]));
  LUT2 #(
    .INIT(4'h8)) 
    \could_multi_bursts.awlen_buf[3]_i_2 
       (.I0(\sect_len_buf_reg[8] ),
        .I1(\sect_len_buf_reg[5] ),
        .O(\could_multi_bursts.last_loop__10 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_3 
       (.I0(fifo_wreq_valid_buf_i_3[8]),
        .I1(\could_multi_bursts.awaddr_buf_reg[63] [4]),
        .I2(fifo_wreq_valid_buf_i_3[7]),
        .I3(\could_multi_bursts.awaddr_buf_reg[63] [3]),
        .I4(\could_multi_bursts.awaddr_buf_reg[63] [5]),
        .I5(fifo_wreq_valid_buf_i_3[9]),
        .O(\sect_len_buf_reg[8] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \could_multi_bursts.awlen_buf[3]_i_4 
       (.I0(fifo_wreq_valid_buf_i_3[5]),
        .I1(\could_multi_bursts.awaddr_buf_reg[63] [1]),
        .I2(fifo_wreq_valid_buf_i_3[4]),
        .I3(\could_multi_bursts.awaddr_buf_reg[63] [0]),
        .I4(\could_multi_bursts.awaddr_buf_reg[63] [2]),
        .I5(fifo_wreq_valid_buf_i_3[6]),
        .O(\sect_len_buf_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.last_sect_buf_i_1 
       (.I0(CO),
        .I1(p_75_in),
        .I2(\could_multi_bursts.last_sect_buf_reg_0 ),
        .O(\could_multi_bursts.last_sect_buf_reg ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.loop_cnt[5]_i_1__1 
       (.I0(p_75_in),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(\could_multi_bursts.next_loop ),
        .I2(\could_multi_bursts.last_loop__10 ),
        .I3(wreq_handling_reg_1),
        .O(\could_multi_bursts.sect_handling_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__5
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__5_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__5_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h80FF)) 
    empty_n_i_1__6
       (.I0(p_80_in),
        .I1(\bus_wide_gen.ready_for_data__0 ),
        .I2(\bus_wide_gen.last_pad0 ),
        .I3(burst_valid),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(burst_valid),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F555)) 
    full_n_i_1__9
       (.I0(ap_rst_n),
        .I1(full_n_i_2__7_n_0),
        .I2(pop0),
        .I3(data_vld_reg_n_0),
        .I4(fifo_burst_ready),
        .O(full_n_i_1__9_n_0));
  LUT5 #(
    .INIT(32'h20000000)) 
    full_n_i_2__7
       (.I0(data_vld_reg_n_0),
        .I1(\pout_reg_n_0_[2] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(\pout_reg_n_0_[1] ),
        .I4(push),
        .O(full_n_i_2__7_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__9_n_0),
        .Q(fifo_burst_ready),
        .R(1'b0));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[3] [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \mem_reg[4][0]_srl5_i_1__3 
       (.I0(in),
        .I1(fifo_burst_ready),
        .I2(\could_multi_bursts.next_loop ),
        .O(push));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][10]_srl5_i_1__1 
       (.I0(\q_reg[11]_2 [0]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [10]));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair565" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][11]_srl5_i_1__1 
       (.I0(\q_reg[11]_2 [1]),
        .I1(\could_multi_bursts.loop_cnt_reg[2] ),
        .O(\bus_wide_gen.tmp_burst_info [11]));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[3] [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[3] [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\sect_len_buf_reg[3] [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[4][8]_srl5_i_1 
       (.I0(\sect_end_buf_reg[0] ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(\bus_wide_gen.tmp_burst_info [8]));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\bus_wide_gen.tmp_burst_info [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair563" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mem_reg[4][9]_srl5_i_1 
       (.I0(\sect_end_buf_reg[1] ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .O(\bus_wide_gen.tmp_burst_info [9]));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1__1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1__1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1__1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1__1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1__1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1__1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1__1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\bus_wide_gen.head_pads [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\bus_wide_gen.head_pads [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__1 
       (.I0(\sect_addr_buf_reg[1] ),
        .I1(p_75_in),
        .I2(ap_rst_n),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair562" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[0]_i_1__1 
       (.I0(\sect_end_buf_reg[1]_0 [0]),
        .I1(CO),
        .I2(p_75_in),
        .I3(\sect_end_buf_reg[0] ),
        .O(\end_addr_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair561" *) 
  LUT4 #(
    .INIT(16'hBFB0)) 
    \sect_end_buf[1]_i_1__1 
       (.I0(\sect_end_buf_reg[1]_0 [1]),
        .I1(CO),
        .I2(p_75_in),
        .I3(\sect_end_buf_reg[1] ),
        .O(\end_addr_buf_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair559" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \sect_len_buf[9]_i_1 
       (.I0(\could_multi_bursts.next_loop ),
        .I1(\could_multi_bursts.last_loop__10 ),
        .I2(\could_multi_bursts.sect_handling_reg_0 ),
        .I3(wreq_handling_reg_1),
        .O(p_75_in));
  (* SOFT_HLUTNM = "soft_lutpair560" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    wreq_handling_i_1
       (.I0(wreq_handling_reg_1),
        .I1(p_75_in),
        .I2(CO),
        .I3(wreq_handling_reg_2),
        .O(wreq_handling_reg_0));
endmodule

(* ORIG_REF_NAME = "arithm_accel_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_fifo__parameterized0
   (fifo_wreq_valid,
    rs2f_wreq_ack,
    next_wreq,
    E,
    D,
    wreq_handling_reg,
    \q_reg[74]_0 ,
    \q_reg[74]_1 ,
    S,
    \q_reg[72]_0 ,
    \q_reg[68]_0 ,
    \q_reg[64]_0 ,
    \end_addr_buf_reg[63] ,
    SR,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    p_75_in,
    Q,
    sect_cnt0,
    last_sect_carry__3,
    fifo_wreq_valid_buf_reg,
    CO,
    fifo_wreq_valid_buf_reg_0,
    fifo_wreq_valid_buf_reg_1,
    \align_len_reg[31] ,
    fifo_wreq_valid_buf_i_2,
    fifo_wreq_valid_buf_i_2_0,
    full_n_reg_0,
    last_sect_carry__3_0,
    \q_reg[74]_2 );
  output fifo_wreq_valid;
  output rs2f_wreq_ack;
  output next_wreq;
  output [0:0]E;
  output [51:0]D;
  output wreq_handling_reg;
  output \q_reg[74]_0 ;
  output [74:0]\q_reg[74]_1 ;
  output [1:0]S;
  output [3:0]\q_reg[72]_0 ;
  output [3:0]\q_reg[68]_0 ;
  output [0:0]\q_reg[64]_0 ;
  output [1:0]\end_addr_buf_reg[63] ;
  output [0:0]SR;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input p_75_in;
  input [51:0]Q;
  input [50:0]sect_cnt0;
  input [4:0]last_sect_carry__3;
  input fifo_wreq_valid_buf_reg;
  input [0:0]CO;
  input fifo_wreq_valid_buf_reg_0;
  input fifo_wreq_valid_buf_reg_1;
  input \align_len_reg[31] ;
  input fifo_wreq_valid_buf_i_2;
  input fifo_wreq_valid_buf_i_2_0;
  input [0:0]full_n_reg_0;
  input [3:0]last_sect_carry__3_0;
  input [74:0]\q_reg[74]_2 ;

  wire [0:0]CO;
  wire [51:0]D;
  wire [0:0]E;
  wire [51:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \align_len_reg[31] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire data_vld_i_1__6_n_0;
  wire data_vld_reg_n_0;
  wire [1:0]\end_addr_buf_reg[63] ;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_i_2;
  wire fifo_wreq_valid_buf_i_2_0;
  wire fifo_wreq_valid_buf_reg;
  wire fifo_wreq_valid_buf_reg_0;
  wire fifo_wreq_valid_buf_reg_1;
  wire full_n_i_1__10_n_0;
  wire full_n_i_2__8_n_0;
  wire [0:0]full_n_reg_0;
  wire invalid_len_event_i_2__1_n_0;
  wire invalid_len_event_i_3__1_n_0;
  wire [4:0]last_sect_carry__3;
  wire [3:0]last_sect_carry__3_0;
  wire \mem_reg[4][0]_srl5_n_0 ;
  wire \mem_reg[4][10]_srl5_n_0 ;
  wire \mem_reg[4][11]_srl5_n_0 ;
  wire \mem_reg[4][12]_srl5_n_0 ;
  wire \mem_reg[4][13]_srl5_n_0 ;
  wire \mem_reg[4][14]_srl5_n_0 ;
  wire \mem_reg[4][15]_srl5_n_0 ;
  wire \mem_reg[4][16]_srl5_n_0 ;
  wire \mem_reg[4][17]_srl5_n_0 ;
  wire \mem_reg[4][18]_srl5_n_0 ;
  wire \mem_reg[4][19]_srl5_n_0 ;
  wire \mem_reg[4][1]_srl5_n_0 ;
  wire \mem_reg[4][20]_srl5_n_0 ;
  wire \mem_reg[4][21]_srl5_n_0 ;
  wire \mem_reg[4][22]_srl5_n_0 ;
  wire \mem_reg[4][23]_srl5_n_0 ;
  wire \mem_reg[4][24]_srl5_n_0 ;
  wire \mem_reg[4][25]_srl5_n_0 ;
  wire \mem_reg[4][26]_srl5_n_0 ;
  wire \mem_reg[4][27]_srl5_n_0 ;
  wire \mem_reg[4][28]_srl5_n_0 ;
  wire \mem_reg[4][29]_srl5_n_0 ;
  wire \mem_reg[4][2]_srl5_n_0 ;
  wire \mem_reg[4][30]_srl5_n_0 ;
  wire \mem_reg[4][31]_srl5_n_0 ;
  wire \mem_reg[4][32]_srl5_n_0 ;
  wire \mem_reg[4][33]_srl5_n_0 ;
  wire \mem_reg[4][34]_srl5_n_0 ;
  wire \mem_reg[4][35]_srl5_n_0 ;
  wire \mem_reg[4][36]_srl5_n_0 ;
  wire \mem_reg[4][37]_srl5_n_0 ;
  wire \mem_reg[4][38]_srl5_n_0 ;
  wire \mem_reg[4][39]_srl5_n_0 ;
  wire \mem_reg[4][3]_srl5_n_0 ;
  wire \mem_reg[4][40]_srl5_n_0 ;
  wire \mem_reg[4][41]_srl5_n_0 ;
  wire \mem_reg[4][42]_srl5_n_0 ;
  wire \mem_reg[4][43]_srl5_n_0 ;
  wire \mem_reg[4][44]_srl5_n_0 ;
  wire \mem_reg[4][45]_srl5_n_0 ;
  wire \mem_reg[4][46]_srl5_n_0 ;
  wire \mem_reg[4][47]_srl5_n_0 ;
  wire \mem_reg[4][48]_srl5_n_0 ;
  wire \mem_reg[4][49]_srl5_n_0 ;
  wire \mem_reg[4][4]_srl5_n_0 ;
  wire \mem_reg[4][50]_srl5_n_0 ;
  wire \mem_reg[4][51]_srl5_n_0 ;
  wire \mem_reg[4][52]_srl5_n_0 ;
  wire \mem_reg[4][53]_srl5_n_0 ;
  wire \mem_reg[4][54]_srl5_n_0 ;
  wire \mem_reg[4][55]_srl5_n_0 ;
  wire \mem_reg[4][56]_srl5_n_0 ;
  wire \mem_reg[4][57]_srl5_n_0 ;
  wire \mem_reg[4][58]_srl5_n_0 ;
  wire \mem_reg[4][59]_srl5_n_0 ;
  wire \mem_reg[4][5]_srl5_n_0 ;
  wire \mem_reg[4][60]_srl5_n_0 ;
  wire \mem_reg[4][61]_srl5_n_0 ;
  wire \mem_reg[4][62]_srl5_n_0 ;
  wire \mem_reg[4][63]_srl5_n_0 ;
  wire \mem_reg[4][64]_srl5_n_0 ;
  wire \mem_reg[4][65]_srl5_n_0 ;
  wire \mem_reg[4][66]_srl5_n_0 ;
  wire \mem_reg[4][67]_srl5_n_0 ;
  wire \mem_reg[4][68]_srl5_n_0 ;
  wire \mem_reg[4][69]_srl5_n_0 ;
  wire \mem_reg[4][6]_srl5_n_0 ;
  wire \mem_reg[4][70]_srl5_n_0 ;
  wire \mem_reg[4][71]_srl5_n_0 ;
  wire \mem_reg[4][72]_srl5_n_0 ;
  wire \mem_reg[4][73]_srl5_n_0 ;
  wire \mem_reg[4][74]_srl5_n_0 ;
  wire \mem_reg[4][7]_srl5_n_0 ;
  wire \mem_reg[4][8]_srl5_n_0 ;
  wire \mem_reg[4][9]_srl5_n_0 ;
  wire next_wreq;
  wire p_75_in;
  wire pop0;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;
  wire [0:0]\q_reg[64]_0 ;
  wire [3:0]\q_reg[68]_0 ;
  wire [3:0]\q_reg[72]_0 ;
  wire \q_reg[74]_0 ;
  wire [74:0]\q_reg[74]_1 ;
  wire [74:0]\q_reg[74]_2 ;
  wire rs2f_wreq_ack;
  wire [50:0]sect_cnt0;
  wire wreq_handling_reg;

  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \align_len[0]_i_1__1 
       (.I0(\q_reg[74]_1 [64]),
        .O(\q_reg[64]_0 ));
  LUT6 #(
    .INIT(64'h8F000000FFFFFFFF)) 
    \align_len[31]_i_1__1 
       (.I0(CO),
        .I1(p_75_in),
        .I2(\align_len_reg[31] ),
        .I3(\q_reg[74]_0 ),
        .I4(fifo_wreq_valid),
        .I5(ap_rst_n),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFE00FF00)) 
    data_vld_i_1__6
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(push),
        .O(data_vld_i_1__6_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__6_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    empty_n_i_1__5
       (.I0(next_wreq),
        .I1(fifo_wreq_valid),
        .O(pop0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(pop0),
        .D(data_vld_reg_n_0),
        .Q(fifo_wreq_valid),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hE000E0E0EEEEEEEE)) 
    fifo_wreq_valid_buf_i_1
       (.I0(fifo_wreq_valid),
        .I1(fifo_wreq_valid_buf_reg),
        .I2(CO),
        .I3(fifo_wreq_valid_buf_reg_0),
        .I4(fifo_wreq_valid_buf_reg_1),
        .I5(\align_len_reg[31] ),
        .O(next_wreq));
  LUT3 #(
    .INIT(8'h80)) 
    fifo_wreq_valid_buf_i_3
       (.I0(fifo_wreq_valid_buf_i_2),
        .I1(fifo_wreq_valid_buf_i_2_0),
        .I2(\align_len_reg[31] ),
        .O(wreq_handling_reg));
  LUT5 #(
    .INIT(32'hF777F555)) 
    full_n_i_1__10
       (.I0(ap_rst_n),
        .I1(full_n_i_2__8_n_0),
        .I2(pop0),
        .I3(data_vld_reg_n_0),
        .I4(rs2f_wreq_ack),
        .O(full_n_i_1__10_n_0));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    full_n_i_2__8
       (.I0(rs2f_wreq_ack),
        .I1(full_n_reg_0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[2] ),
        .I4(\pout_reg_n_0_[0] ),
        .I5(\pout_reg_n_0_[1] ),
        .O(full_n_i_2__8_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__10_n_0),
        .Q(rs2f_wreq_ack),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_1
       (.I0(\q_reg[74]_1 [72]),
        .O(\q_reg[72]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_2
       (.I0(\q_reg[74]_1 [71]),
        .O(\q_reg[72]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_3
       (.I0(\q_reg[74]_1 [70]),
        .O(\q_reg[72]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__0_i_4
       (.I0(\q_reg[74]_1 [69]),
        .O(\q_reg[72]_0 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_1
       (.I0(\q_reg[74]_1 [74]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__1_i_2
       (.I0(\q_reg[74]_1 [73]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_1
       (.I0(\q_reg[74]_1 [68]),
        .O(\q_reg[68]_0 [3]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_2
       (.I0(\q_reg[74]_1 [67]),
        .O(\q_reg[68]_0 [2]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_3
       (.I0(\q_reg[74]_1 [66]),
        .O(\q_reg[68]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry_i_4
       (.I0(\q_reg[74]_1 [65]),
        .O(\q_reg[68]_0 [0]));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    invalid_len_event_i_1__1
       (.I0(invalid_len_event_i_2__1_n_0),
        .I1(\q_reg[74]_1 [74]),
        .I2(fifo_wreq_valid),
        .I3(\q_reg[74]_1 [73]),
        .I4(\q_reg[74]_1 [72]),
        .I5(invalid_len_event_i_3__1_n_0),
        .O(\q_reg[74]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_2__1
       (.I0(\q_reg[74]_1 [71]),
        .I1(\q_reg[74]_1 [70]),
        .I2(\q_reg[74]_1 [69]),
        .I3(\q_reg[74]_1 [68]),
        .O(invalid_len_event_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair569" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    invalid_len_event_i_3__1
       (.I0(\q_reg[74]_1 [65]),
        .I1(\q_reg[74]_1 [64]),
        .I2(\q_reg[74]_1 [67]),
        .I3(\q_reg[74]_1 [66]),
        .O(invalid_len_event_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    last_sect_carry__3_i_1__1
       (.I0(last_sect_carry__3_0[3]),
        .I1(last_sect_carry__3[4]),
        .O(\end_addr_buf_reg[63] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__3_i_2__1
       (.I0(last_sect_carry__3[2]),
        .I1(last_sect_carry__3_0[1]),
        .I2(last_sect_carry__3[1]),
        .I3(last_sect_carry__3_0[0]),
        .I4(last_sect_carry__3_0[2]),
        .I5(last_sect_carry__3[3]),
        .O(\end_addr_buf_reg[63] [0]));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][0]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [0]),
        .Q(\mem_reg[4][0]_srl5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[4][0]_srl5_i_1__4 
       (.I0(rs2f_wreq_ack),
        .I1(full_n_reg_0),
        .O(push));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][10]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [10]),
        .Q(\mem_reg[4][10]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][11]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [11]),
        .Q(\mem_reg[4][11]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][12]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [12]),
        .Q(\mem_reg[4][12]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][13]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [13]),
        .Q(\mem_reg[4][13]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][14]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [14]),
        .Q(\mem_reg[4][14]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][15]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [15]),
        .Q(\mem_reg[4][15]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][16]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [16]),
        .Q(\mem_reg[4][16]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][17]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [17]),
        .Q(\mem_reg[4][17]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][18]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [18]),
        .Q(\mem_reg[4][18]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][19]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [19]),
        .Q(\mem_reg[4][19]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][1]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [1]),
        .Q(\mem_reg[4][1]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][20]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [20]),
        .Q(\mem_reg[4][20]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][21]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [21]),
        .Q(\mem_reg[4][21]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][22]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [22]),
        .Q(\mem_reg[4][22]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][23]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [23]),
        .Q(\mem_reg[4][23]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][24]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [24]),
        .Q(\mem_reg[4][24]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][25]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [25]),
        .Q(\mem_reg[4][25]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][26]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [26]),
        .Q(\mem_reg[4][26]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][27]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [27]),
        .Q(\mem_reg[4][27]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][28]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [28]),
        .Q(\mem_reg[4][28]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][29]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [29]),
        .Q(\mem_reg[4][29]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][2]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [2]),
        .Q(\mem_reg[4][2]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][30]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [30]),
        .Q(\mem_reg[4][30]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][31]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [31]),
        .Q(\mem_reg[4][31]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][32]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [32]),
        .Q(\mem_reg[4][32]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][33]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [33]),
        .Q(\mem_reg[4][33]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][34]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [34]),
        .Q(\mem_reg[4][34]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][35]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [35]),
        .Q(\mem_reg[4][35]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][36]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [36]),
        .Q(\mem_reg[4][36]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][37]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [37]),
        .Q(\mem_reg[4][37]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][38]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [38]),
        .Q(\mem_reg[4][38]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][39]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [39]),
        .Q(\mem_reg[4][39]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][3]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [3]),
        .Q(\mem_reg[4][3]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][40]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [40]),
        .Q(\mem_reg[4][40]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][41]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [41]),
        .Q(\mem_reg[4][41]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][42]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [42]),
        .Q(\mem_reg[4][42]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][43]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [43]),
        .Q(\mem_reg[4][43]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][44]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [44]),
        .Q(\mem_reg[4][44]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][45]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [45]),
        .Q(\mem_reg[4][45]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][46]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [46]),
        .Q(\mem_reg[4][46]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][47]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [47]),
        .Q(\mem_reg[4][47]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][48]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [48]),
        .Q(\mem_reg[4][48]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][49]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [49]),
        .Q(\mem_reg[4][49]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][4]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [4]),
        .Q(\mem_reg[4][4]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][50]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [50]),
        .Q(\mem_reg[4][50]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][51]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [51]),
        .Q(\mem_reg[4][51]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][52]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [52]),
        .Q(\mem_reg[4][52]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][53]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [53]),
        .Q(\mem_reg[4][53]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][54]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [54]),
        .Q(\mem_reg[4][54]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][55]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [55]),
        .Q(\mem_reg[4][55]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][56]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [56]),
        .Q(\mem_reg[4][56]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][57]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [57]),
        .Q(\mem_reg[4][57]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][58]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [58]),
        .Q(\mem_reg[4][58]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][59]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [59]),
        .Q(\mem_reg[4][59]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][5]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [5]),
        .Q(\mem_reg[4][5]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][60]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [60]),
        .Q(\mem_reg[4][60]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][61]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][61]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [61]),
        .Q(\mem_reg[4][61]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][62]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][62]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [62]),
        .Q(\mem_reg[4][62]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][63]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][63]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [63]),
        .Q(\mem_reg[4][63]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][64]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][64]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [64]),
        .Q(\mem_reg[4][64]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][65]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][65]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [65]),
        .Q(\mem_reg[4][65]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][66]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][66]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [66]),
        .Q(\mem_reg[4][66]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][67]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][67]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [67]),
        .Q(\mem_reg[4][67]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][68]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][68]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [68]),
        .Q(\mem_reg[4][68]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][69]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][69]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [69]),
        .Q(\mem_reg[4][69]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][6]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [6]),
        .Q(\mem_reg[4][6]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][70]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][70]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [70]),
        .Q(\mem_reg[4][70]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][71]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][71]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [71]),
        .Q(\mem_reg[4][71]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][72]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][72]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [72]),
        .Q(\mem_reg[4][72]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][73]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][73]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [73]),
        .Q(\mem_reg[4][73]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][74]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][74]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [74]),
        .Q(\mem_reg[4][74]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][7]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [7]),
        .Q(\mem_reg[4][7]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][8]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [8]),
        .Q(\mem_reg[4][8]_srl5_n_0 ));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[4][9]_srl5 
       (.A0(\pout_reg_n_0_[0] ),
        .A1(\pout_reg_n_0_[1] ),
        .A2(\pout_reg_n_0_[2] ),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(\q_reg[74]_2 [9]),
        .Q(\mem_reg[4][9]_srl5_n_0 ));
  LUT6 #(
    .INIT(64'h9F9F9F9F60606020)) 
    \pout[0]_i_1 
       (.I0(push),
        .I1(pop0),
        .I2(data_vld_reg_n_0),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC3CCCC2CCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(push),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA6AAAA8AAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(data_vld_reg_n_0),
        .I4(pop0),
        .I5(push),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][0]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[10] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][10]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [10]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[11] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][11]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [11]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[12] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][12]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [12]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[13] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][13]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [13]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[14] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][14]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [14]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[15] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][15]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [15]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[16] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][16]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [16]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[17] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][17]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [17]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[18] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][18]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [18]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[19] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][19]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [19]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][1]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [1]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[20] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][20]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [20]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[21] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][21]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [21]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[22] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][22]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [22]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[23] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][23]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [23]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[24] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][24]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [24]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[25] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][25]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [25]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[26] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][26]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [26]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[27] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][27]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [27]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[28] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][28]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [28]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[29] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][29]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [29]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[2] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][2]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [2]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[30] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][30]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [30]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[31] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][31]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [31]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[32] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][32]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [32]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[33] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][33]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [33]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[34] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][34]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [34]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[35] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][35]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [35]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[36] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][36]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [36]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[37] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][37]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [37]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[38] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][38]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [38]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[39] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][39]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [39]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[3] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][3]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [3]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[40] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][40]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [40]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[41] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][41]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [41]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[42] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][42]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [42]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[43] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][43]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [43]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[44] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][44]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [44]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[45] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][45]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [45]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[46] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][46]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [46]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[47] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][47]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [47]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[48] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][48]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [48]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[49] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][49]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [49]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[4] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][4]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [4]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[50] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][50]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [50]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[51] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][51]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [51]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[52] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][52]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [52]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[53] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][53]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [53]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[54] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][54]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [54]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[55] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][55]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [55]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[56] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][56]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [56]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[57] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][57]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [57]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[58] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][58]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [58]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[59] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][59]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [59]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[5] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][5]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [5]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[60] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][60]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [60]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[61] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][61]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [61]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[62] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][62]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [62]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[63] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][63]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [63]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[64] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][64]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [64]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[65] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][65]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [65]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[66] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][66]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [66]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[67] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][67]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [67]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[68] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][68]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [68]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[69] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][69]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [69]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[6] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][6]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [6]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[70] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][70]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [70]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[71] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][71]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [71]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[72] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][72]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [72]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[73] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][73]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [73]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[74] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][74]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [74]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[7] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][7]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [7]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[8] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][8]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [8]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[9] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[4][9]_srl5_n_0 ),
        .Q(\q_reg[74]_1 [9]),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1__1 
       (.I0(Q[0]),
        .I1(next_wreq),
        .I2(last_sect_carry__3[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1__1 
       (.I0(Q[10]),
        .I1(next_wreq),
        .I2(sect_cnt0[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1__1 
       (.I0(Q[11]),
        .I1(next_wreq),
        .I2(sect_cnt0[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair590" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1__1 
       (.I0(Q[12]),
        .I1(next_wreq),
        .I2(sect_cnt0[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1__1 
       (.I0(Q[13]),
        .I1(next_wreq),
        .I2(sect_cnt0[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair589" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1__1 
       (.I0(Q[14]),
        .I1(next_wreq),
        .I2(sect_cnt0[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1__1 
       (.I0(Q[15]),
        .I1(next_wreq),
        .I2(sect_cnt0[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair588" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1__1 
       (.I0(Q[16]),
        .I1(next_wreq),
        .I2(sect_cnt0[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1__1 
       (.I0(Q[17]),
        .I1(next_wreq),
        .I2(sect_cnt0[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair587" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1__1 
       (.I0(Q[18]),
        .I1(next_wreq),
        .I2(sect_cnt0[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1__1 
       (.I0(Q[19]),
        .I1(next_wreq),
        .I2(sect_cnt0[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1__1 
       (.I0(Q[1]),
        .I1(next_wreq),
        .I2(sect_cnt0[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair586" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1__1 
       (.I0(Q[20]),
        .I1(next_wreq),
        .I2(sect_cnt0[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1__1 
       (.I0(Q[21]),
        .I1(next_wreq),
        .I2(sect_cnt0[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair585" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1__1 
       (.I0(Q[22]),
        .I1(next_wreq),
        .I2(sect_cnt0[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1__1 
       (.I0(Q[23]),
        .I1(next_wreq),
        .I2(sect_cnt0[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair584" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1__1 
       (.I0(Q[24]),
        .I1(next_wreq),
        .I2(sect_cnt0[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1__1 
       (.I0(Q[25]),
        .I1(next_wreq),
        .I2(sect_cnt0[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair583" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1__1 
       (.I0(Q[26]),
        .I1(next_wreq),
        .I2(sect_cnt0[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1__1 
       (.I0(Q[27]),
        .I1(next_wreq),
        .I2(sect_cnt0[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair582" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1__1 
       (.I0(Q[28]),
        .I1(next_wreq),
        .I2(sect_cnt0[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1__1 
       (.I0(Q[29]),
        .I1(next_wreq),
        .I2(sect_cnt0[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair595" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1__1 
       (.I0(Q[2]),
        .I1(next_wreq),
        .I2(sect_cnt0[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair581" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1__1 
       (.I0(Q[30]),
        .I1(next_wreq),
        .I2(sect_cnt0[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1__1 
       (.I0(Q[31]),
        .I1(next_wreq),
        .I2(sect_cnt0[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair580" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1__1 
       (.I0(Q[32]),
        .I1(next_wreq),
        .I2(sect_cnt0[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1__1 
       (.I0(Q[33]),
        .I1(next_wreq),
        .I2(sect_cnt0[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair579" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1__1 
       (.I0(Q[34]),
        .I1(next_wreq),
        .I2(sect_cnt0[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1__1 
       (.I0(Q[35]),
        .I1(next_wreq),
        .I2(sect_cnt0[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair578" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1__1 
       (.I0(Q[36]),
        .I1(next_wreq),
        .I2(sect_cnt0[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1__1 
       (.I0(Q[37]),
        .I1(next_wreq),
        .I2(sect_cnt0[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1__1 
       (.I0(Q[38]),
        .I1(next_wreq),
        .I2(sect_cnt0[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair577" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1__1 
       (.I0(Q[39]),
        .I1(next_wreq),
        .I2(sect_cnt0[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1__1 
       (.I0(Q[3]),
        .I1(next_wreq),
        .I2(sect_cnt0[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair576" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1__1 
       (.I0(Q[40]),
        .I1(next_wreq),
        .I2(sect_cnt0[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1__1 
       (.I0(Q[41]),
        .I1(next_wreq),
        .I2(sect_cnt0[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1__1 
       (.I0(Q[42]),
        .I1(next_wreq),
        .I2(sect_cnt0[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair575" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1__1 
       (.I0(Q[43]),
        .I1(next_wreq),
        .I2(sect_cnt0[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair574" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1__1 
       (.I0(Q[44]),
        .I1(next_wreq),
        .I2(sect_cnt0[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1__1 
       (.I0(Q[45]),
        .I1(next_wreq),
        .I2(sect_cnt0[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1__1 
       (.I0(Q[46]),
        .I1(next_wreq),
        .I2(sect_cnt0[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair573" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1__1 
       (.I0(Q[47]),
        .I1(next_wreq),
        .I2(sect_cnt0[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair572" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1__1 
       (.I0(Q[48]),
        .I1(next_wreq),
        .I2(sect_cnt0[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1__1 
       (.I0(Q[49]),
        .I1(next_wreq),
        .I2(sect_cnt0[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair594" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1__1 
       (.I0(Q[4]),
        .I1(next_wreq),
        .I2(sect_cnt0[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1__1 
       (.I0(Q[50]),
        .I1(next_wreq),
        .I2(sect_cnt0[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair570" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1__1 
       (.I0(next_wreq),
        .I1(p_75_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair571" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2__1 
       (.I0(Q[51]),
        .I1(next_wreq),
        .I2(sect_cnt0[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1__1 
       (.I0(Q[5]),
        .I1(next_wreq),
        .I2(sect_cnt0[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair593" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1__1 
       (.I0(Q[6]),
        .I1(next_wreq),
        .I2(sect_cnt0[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1__1 
       (.I0(Q[7]),
        .I1(next_wreq),
        .I2(sect_cnt0[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair592" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1__1 
       (.I0(Q[8]),
        .I1(next_wreq),
        .I2(sect_cnt0[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair591" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1__1 
       (.I0(Q[9]),
        .I1(next_wreq),
        .I2(sect_cnt0[8]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "arithm_accel_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_fifo__parameterized1
   (fifo_resp_ready,
    m_axi_gmem2_AWREADY_0,
    m_axi_gmem2_WREADY_0,
    next_resp0,
    push,
    ap_clk,
    ap_rst_n_inv,
    fifo_wreq_valid_buf_reg,
    m_axi_gmem2_AWREADY,
    req_en__17,
    AWVALID_Dummy,
    fifo_wreq_valid_buf_reg_0,
    \could_multi_bursts.next_loop ,
    next_resp,
    ap_rst_n,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_AWVALID_INST_0_i_1,
    fifo_burst_ready,
    \could_multi_bursts.last_loop__10 ,
    \q_reg[1]_0 ,
    m_axi_gmem2_BVALID,
    next_resp_reg,
    in);
  output fifo_resp_ready;
  output m_axi_gmem2_AWREADY_0;
  output m_axi_gmem2_WREADY_0;
  output next_resp0;
  output push;
  input ap_clk;
  input ap_rst_n_inv;
  input fifo_wreq_valid_buf_reg;
  input m_axi_gmem2_AWREADY;
  input req_en__17;
  input AWVALID_Dummy;
  input fifo_wreq_valid_buf_reg_0;
  input \could_multi_bursts.next_loop ;
  input next_resp;
  input ap_rst_n;
  input m_axi_gmem2_WREADY;
  input m_axi_gmem2_AWVALID_INST_0_i_1;
  input fifo_burst_ready;
  input \could_multi_bursts.last_loop__10 ;
  input \q_reg[1]_0 ;
  input m_axi_gmem2_BVALID;
  input next_resp_reg;
  input [0:0]in;

  wire AWVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [1:1]aw2b_awdata;
  wire [1:0]aw2b_bdata;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.next_loop ;
  wire data_vld1__0;
  wire data_vld_i_1__7_n_0;
  wire data_vld_reg_n_0;
  wire empty_n_i_1__8_n_0;
  wire fifo_burst_ready;
  wire fifo_resp_ready;
  wire fifo_wreq_valid_buf_i_4_n_0;
  wire fifo_wreq_valid_buf_reg;
  wire fifo_wreq_valid_buf_reg_0;
  wire full_n_i_1__11_n_0;
  wire full_n_i_3__1_n_0;
  wire [0:0]in;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWREADY_0;
  wire m_axi_gmem2_AWVALID_INST_0_i_1;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_WREADY;
  wire m_axi_gmem2_WREADY_0;
  wire \mem_reg[14][0]_srl15_n_0 ;
  wire \mem_reg[14][1]_srl15_n_0 ;
  wire need_wrsp;
  wire next_resp;
  wire next_resp0;
  wire next_resp_reg;
  wire p_10_in;
  wire pop0;
  wire pout17_out;
  wire \pout[0]_i_1__1_n_0 ;
  wire \pout[1]_i_1__1_n_0 ;
  wire \pout[2]_i_1__1_n_0 ;
  wire \pout[3]_i_1__1_n_0 ;
  wire \pout[3]_i_2__1_n_0 ;
  wire [3:0]pout_reg;
  wire push;
  wire push_0;
  wire \q_reg[1]_0 ;
  wire req_en__17;

  LUT6 #(
    .INIT(64'hFFFF44C444C444C4)) 
    data_vld_i_1__7
       (.I0(data_vld1__0),
        .I1(data_vld_reg_n_0),
        .I2(need_wrsp),
        .I3(next_resp),
        .I4(\could_multi_bursts.next_loop ),
        .I5(fifo_resp_ready),
        .O(data_vld_i_1__7_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__7_n_0),
        .Q(data_vld_reg_n_0),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hBA)) 
    empty_n_i_1__8
       (.I0(data_vld_reg_n_0),
        .I1(next_resp),
        .I2(need_wrsp),
        .O(empty_n_i_1__8_n_0));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_0),
        .Q(need_wrsp),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h80AA000000000000)) 
    fifo_wreq_valid_buf_i_2
       (.I0(fifo_wreq_valid_buf_reg),
        .I1(m_axi_gmem2_AWREADY),
        .I2(req_en__17),
        .I3(AWVALID_Dummy),
        .I4(fifo_wreq_valid_buf_reg_0),
        .I5(fifo_wreq_valid_buf_i_4_n_0),
        .O(m_axi_gmem2_AWREADY_0));
  LUT2 #(
    .INIT(4'h8)) 
    fifo_wreq_valid_buf_i_4
       (.I0(fifo_resp_ready),
        .I1(fifo_burst_ready),
        .O(fifo_wreq_valid_buf_i_4_n_0));
  LUT5 #(
    .INIT(32'hDFFFDDDD)) 
    full_n_i_1__11
       (.I0(ap_rst_n),
        .I1(p_10_in),
        .I2(full_n_i_3__1_n_0),
        .I3(\could_multi_bursts.next_loop ),
        .I4(fifo_resp_ready),
        .O(full_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT3 #(
    .INIT(8'hA2)) 
    full_n_i_2__9
       (.I0(data_vld_reg_n_0),
        .I1(need_wrsp),
        .I2(next_resp),
        .O(p_10_in));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    full_n_i_3__1
       (.I0(pout_reg[0]),
        .I1(pout_reg[3]),
        .I2(data_vld_reg_n_0),
        .I3(pout_reg[2]),
        .I4(pout_reg[1]),
        .O(full_n_i_3__1_n_0));
  LUT5 #(
    .INIT(32'h80808000)) 
    full_n_i_4
       (.I0(next_resp_reg),
        .I1(next_resp),
        .I2(need_wrsp),
        .I3(aw2b_bdata[0]),
        .I4(aw2b_bdata[1]),
        .O(push));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__11_n_0),
        .Q(fifo_resp_ready),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_gmem2_AWVALID_INST_0_i_4
       (.I0(m_axi_gmem2_WREADY),
        .I1(m_axi_gmem2_AWVALID_INST_0_i_1),
        .O(m_axi_gmem2_WREADY_0));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][0]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(in),
        .Q(\mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][0]_srl15_i_1 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .O(push_0));
  (* srl_bus_name = "inst/\gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14] " *) 
  (* srl_name = "inst/\gmem2_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \mem_reg[14][1]_srl15 
       (.A0(pout_reg[0]),
        .A1(pout_reg[1]),
        .A2(pout_reg[2]),
        .A3(pout_reg[3]),
        .CE(push_0),
        .CLK(ap_clk),
        .D(aw2b_awdata),
        .Q(\mem_reg[14][1]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_reg[14][1]_srl15_i_1 
       (.I0(\could_multi_bursts.last_loop__10 ),
        .I1(\q_reg[1]_0 ),
        .O(aw2b_awdata));
  LUT5 #(
    .INIT(32'hFF404040)) 
    next_resp_i_1
       (.I0(next_resp),
        .I1(need_wrsp),
        .I2(aw2b_bdata[0]),
        .I3(m_axi_gmem2_BVALID),
        .I4(next_resp_reg),
        .O(next_resp0));
  LUT1 #(
    .INIT(2'h1)) 
    \pout[0]_i_1__1 
       (.I0(pout_reg[0]),
        .O(\pout[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hF078F0F00F870F0F)) 
    \pout[1]_i_1__1 
       (.I0(fifo_resp_ready),
        .I1(\could_multi_bursts.next_loop ),
        .I2(pout_reg[0]),
        .I3(next_resp),
        .I4(need_wrsp),
        .I5(pout_reg[1]),
        .O(\pout[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT4 #(
    .INIT(16'h78E1)) 
    \pout[2]_i_1__1 
       (.I0(pout17_out),
        .I1(pout_reg[0]),
        .I2(pout_reg[2]),
        .I3(pout_reg[1]),
        .O(\pout[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h15C0151500000000)) 
    \pout[3]_i_1__1 
       (.I0(data_vld1__0),
        .I1(fifo_resp_ready),
        .I2(\could_multi_bursts.next_loop ),
        .I3(next_resp),
        .I4(need_wrsp),
        .I5(data_vld_reg_n_0),
        .O(\pout[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair566" *) 
  LUT5 #(
    .INIT(32'h7F80FE01)) 
    \pout[3]_i_2__1 
       (.I0(pout_reg[1]),
        .I1(pout17_out),
        .I2(pout_reg[0]),
        .I3(pout_reg[3]),
        .I4(pout_reg[2]),
        .O(\pout[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair568" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \pout[3]_i_3__1 
       (.I0(pout_reg[1]),
        .I1(pout_reg[0]),
        .I2(pout_reg[3]),
        .I3(pout_reg[2]),
        .O(data_vld1__0));
  (* SOFT_HLUTNM = "soft_lutpair567" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \pout[3]_i_4__1 
       (.I0(data_vld_reg_n_0),
        .I1(need_wrsp),
        .I2(next_resp),
        .I3(\could_multi_bursts.next_loop ),
        .I4(fifo_resp_ready),
        .O(pout17_out));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_0 ),
        .D(\pout[0]_i_1__1_n_0 ),
        .Q(pout_reg[0]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_0 ),
        .D(\pout[1]_i_1__1_n_0 ),
        .Q(pout_reg[1]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_0 ),
        .D(\pout[2]_i_1__1_n_0 ),
        .Q(pout_reg[2]),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[3] 
       (.C(ap_clk),
        .CE(\pout[3]_i_1__1_n_0 ),
        .D(\pout[3]_i_2__1_n_0 ),
        .Q(pout_reg[3]),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'hB)) 
    \q[1]_i_1 
       (.I0(next_resp),
        .I1(need_wrsp),
        .O(pop0));
  FDRE \q_reg[0] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][0]_srl15_n_0 ),
        .Q(aw2b_bdata[0]),
        .R(ap_rst_n_inv));
  FDRE \q_reg[1] 
       (.C(ap_clk),
        .CE(pop0),
        .D(\mem_reg[14][1]_srl15_n_0 ),
        .Q(aw2b_bdata[1]),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_gmem2_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_fifo__parameterized2
   (full_n_reg_0,
    data_vld_reg_0,
    gmem2_BVALID,
    ap_clk,
    ap_rst_n_inv,
    empty_n_reg_0,
    ap_rst_n,
    p_10_in,
    push);
  output full_n_reg_0;
  output data_vld_reg_0;
  output gmem2_BVALID;
  input ap_clk;
  input ap_rst_n_inv;
  input empty_n_reg_0;
  input ap_rst_n;
  input p_10_in;
  input push;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire data_vld_i_1__8_n_0;
  wire data_vld_reg_0;
  wire empty_n_reg_0;
  wire full_n_i_1__12_n_0;
  wire full_n_i_3__2_n_0;
  wire full_n_reg_0;
  wire gmem2_BVALID;
  wire p_10_in;
  wire \pout[0]_i_1_n_0 ;
  wire \pout[1]_i_1_n_0 ;
  wire \pout[2]_i_1_n_0 ;
  wire \pout_reg_n_0_[0] ;
  wire \pout_reg_n_0_[1] ;
  wire \pout_reg_n_0_[2] ;
  wire push;

  LUT6 #(
    .INIT(64'hFFFFFEFFFFFF0000)) 
    data_vld_i_1__8
       (.I0(\pout_reg_n_0_[0] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(p_10_in),
        .I4(push),
        .I5(data_vld_reg_0),
        .O(data_vld_i_1__8_n_0));
  FDRE data_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(data_vld_i_1__8_n_0),
        .Q(data_vld_reg_0),
        .R(ap_rst_n_inv));
  FDRE empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_reg_0),
        .Q(gmem2_BVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hDFFFDDDD)) 
    full_n_i_1__12
       (.I0(ap_rst_n),
        .I1(p_10_in),
        .I2(full_n_i_3__2_n_0),
        .I3(push),
        .I4(full_n_reg_0),
        .O(full_n_i_1__12_n_0));
  LUT4 #(
    .INIT(16'h0800)) 
    full_n_i_3__2
       (.I0(\pout_reg_n_0_[1] ),
        .I1(\pout_reg_n_0_[0] ),
        .I2(\pout_reg_n_0_[2] ),
        .I3(data_vld_reg_0),
        .O(full_n_i_3__2_n_0));
  FDRE full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__12_n_0),
        .Q(full_n_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB5B5B5B54A4A4A40)) 
    \pout[0]_i_1 
       (.I0(p_10_in),
        .I1(data_vld_reg_0),
        .I2(push),
        .I3(\pout_reg_n_0_[1] ),
        .I4(\pout_reg_n_0_[2] ),
        .I5(\pout_reg_n_0_[0] ),
        .O(\pout[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCCC2CCC23CCCCCCC)) 
    \pout[1]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(push),
        .I4(data_vld_reg_0),
        .I5(p_10_in),
        .O(\pout[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAA86AAAAAAA)) 
    \pout[2]_i_1 
       (.I0(\pout_reg_n_0_[2] ),
        .I1(\pout_reg_n_0_[1] ),
        .I2(\pout_reg_n_0_[0] ),
        .I3(push),
        .I4(data_vld_reg_0),
        .I5(p_10_in),
        .O(\pout[2]_i_1_n_0 ));
  FDRE \pout_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[0]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[1]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \pout_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\pout[2]_i_1_n_0 ),
        .Q(\pout_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_read
   (full_n_reg,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    m_axi_gmem2_RVALID);
  output full_n_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input m_axi_gmem2_RVALID;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire buff_rdata_n_11;
  wire buff_rdata_n_12;
  wire buff_rdata_n_13;
  wire buff_rdata_n_14;
  wire buff_rdata_n_15;
  wire buff_rdata_n_16;
  wire buff_rdata_n_2;
  wire buff_rdata_n_3;
  wire buff_rdata_n_4;
  wire \bus_wide_gen.rdata_valid_t_reg_n_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[1] ;
  wire full_n_reg;
  wire [5:0]mOutPtr_reg;
  wire m_axi_gmem2_RVALID;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire rdata_ack_t;
  wire rs_rdata_n_1;
  wire rs_rdata_n_2;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_buffer__parameterized0 buff_rdata
       (.D({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .DI(buff_rdata_n_11),
        .Q(mOutPtr_reg),
        .S({buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_1 (\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .dout_valid_reg_0(buff_rdata_n_16),
        .full_n_reg_0(full_n_reg),
        .\mOutPtr_reg[3]_0 ({buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15}),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .rdata_ack_t(rdata_ack_t));
  FDRE \bus_wide_gen.rdata_valid_t_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_rdata_n_1),
        .Q(\bus_wide_gen.rdata_valid_t_reg_n_0 ),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_rdata_n_16),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_rdata_n_2),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],buff_rdata_n_11}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_rdata_n_12,buff_rdata_n_13,buff_rdata_n_14,buff_rdata_n_15}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_rdata_n_2,buff_rdata_n_3,buff_rdata_n_4}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_reg_slice__parameterized0 rs_rdata
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_rdata_n_2),
        .ap_rst_n_inv(ap_rst_n_inv),
        .beat_valid(beat_valid),
        .\bus_wide_gen.rdata_valid_t_reg (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.rdata_valid_t_reg_0 (\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (rs_rdata_n_1),
        .rdata_ack_t(rdata_ack_t),
        .s_ready_t_reg_0(\bus_wide_gen.rdata_valid_t_reg_n_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_reg_slice
   (s_ready_t_reg_0,
    Q,
    load_p1_from_p2,
    \data_p2_reg[74]_0 ,
    \data_p1_reg[74]_0 ,
    ap_rst_n_inv,
    ap_clk,
    rs2f_wreq_ack,
    xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
    \data_p2_reg[74]_1 ,
    \data_p2_reg[74]_2 ,
    \data_p1_reg[74]_1 );
  output s_ready_t_reg_0;
  output [0:0]Q;
  output load_p1_from_p2;
  output [10:0]\data_p2_reg[74]_0 ;
  output [74:0]\data_p1_reg[74]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input rs2f_wreq_ack;
  input xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  input [74:0]\data_p2_reg[74]_1 ;
  input [0:0]\data_p2_reg[74]_2 ;
  input [10:0]\data_p1_reg[74]_1 ;

  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \data_p1[0]_i_1__3_n_0 ;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[1]_i_1__3_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__3_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[32]_i_1__1_n_0 ;
  wire \data_p1[33]_i_1__1_n_0 ;
  wire \data_p1[34]_i_1__1_n_0 ;
  wire \data_p1[35]_i_1__1_n_0 ;
  wire \data_p1[36]_i_1__1_n_0 ;
  wire \data_p1[37]_i_1__1_n_0 ;
  wire \data_p1[38]_i_1__1_n_0 ;
  wire \data_p1[39]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__3_n_0 ;
  wire \data_p1[40]_i_1__1_n_0 ;
  wire \data_p1[41]_i_1__1_n_0 ;
  wire \data_p1[42]_i_1__1_n_0 ;
  wire \data_p1[43]_i_1__1_n_0 ;
  wire \data_p1[44]_i_1__1_n_0 ;
  wire \data_p1[45]_i_1__1_n_0 ;
  wire \data_p1[46]_i_1__1_n_0 ;
  wire \data_p1[47]_i_1__1_n_0 ;
  wire \data_p1[48]_i_1__1_n_0 ;
  wire \data_p1[49]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__3_n_0 ;
  wire \data_p1[50]_i_1__1_n_0 ;
  wire \data_p1[51]_i_1__1_n_0 ;
  wire \data_p1[52]_i_1__1_n_0 ;
  wire \data_p1[53]_i_1__1_n_0 ;
  wire \data_p1[54]_i_1__1_n_0 ;
  wire \data_p1[55]_i_1__1_n_0 ;
  wire \data_p1[56]_i_1__1_n_0 ;
  wire \data_p1[57]_i_1__1_n_0 ;
  wire \data_p1[58]_i_1__1_n_0 ;
  wire \data_p1[59]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__3_n_0 ;
  wire \data_p1[60]_i_1__1_n_0 ;
  wire \data_p1[61]_i_1__1_n_0 ;
  wire \data_p1[62]_i_1__1_n_0 ;
  wire \data_p1[63]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__3_n_0 ;
  wire \data_p1[7]_i_1__3_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [74:0]\data_p1_reg[74]_0 ;
  wire [10:0]\data_p1_reg[74]_1 ;
  wire [63:0]data_p2;
  wire [10:0]\data_p2_reg[74]_0 ;
  wire [74:0]\data_p2_reg[74]_1 ;
  wire [0:0]\data_p2_reg[74]_2 ;
  wire load_p1;
  wire load_p1_from_p2;
  wire [1:0]next__0;
  wire rs2f_wreq_ack;
  wire s_ready_t_i_1__3_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;
  wire xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;

  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID),
        .I1(rs2f_wreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(rs2f_wreq_ack),
        .I4(xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__3 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [0]),
        .O(\data_p1[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [10]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [11]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [12]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [13]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [14]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [15]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [16]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [17]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [18]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [19]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__3 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [1]),
        .O(\data_p1[1]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [20]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [21]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [22]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [23]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [24]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [25]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [26]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [27]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [28]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [29]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__3 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [2]),
        .O(\data_p1[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [30]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [31]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__1 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [32]),
        .O(\data_p1[32]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1__1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [33]),
        .O(\data_p1[33]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1__1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [34]),
        .O(\data_p1[34]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1__1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [35]),
        .O(\data_p1[35]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1__1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [36]),
        .O(\data_p1[36]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1__1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [37]),
        .O(\data_p1[37]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1__1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [38]),
        .O(\data_p1[38]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1__1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [39]),
        .O(\data_p1[39]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__3 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [3]),
        .O(\data_p1[3]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1__1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [40]),
        .O(\data_p1[40]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1__1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [41]),
        .O(\data_p1[41]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1__1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [42]),
        .O(\data_p1[42]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1__1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [43]),
        .O(\data_p1[43]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1__1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [44]),
        .O(\data_p1[44]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1__1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [45]),
        .O(\data_p1[45]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1__1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [46]),
        .O(\data_p1[46]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1__1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [47]),
        .O(\data_p1[47]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1__1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [48]),
        .O(\data_p1[48]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1__1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [49]),
        .O(\data_p1[49]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__3 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [4]),
        .O(\data_p1[4]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1__1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [50]),
        .O(\data_p1[50]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1__1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [51]),
        .O(\data_p1[51]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1__1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [52]),
        .O(\data_p1[52]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1__1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [53]),
        .O(\data_p1[53]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1__1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [54]),
        .O(\data_p1[54]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1__1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [55]),
        .O(\data_p1[55]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1__1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [56]),
        .O(\data_p1[56]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1__1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [57]),
        .O(\data_p1[57]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1__1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [58]),
        .O(\data_p1[58]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1__1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [59]),
        .O(\data_p1[59]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__3 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [5]),
        .O(\data_p1[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1__1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [60]),
        .O(\data_p1[60]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1__1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [61]),
        .O(\data_p1[61]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1__1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [62]),
        .O(\data_p1[62]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1__1 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [63]),
        .O(\data_p1[63]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__3 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [6]),
        .O(\data_p1[6]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[74]_i_1__1 
       (.I0(xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID),
        .I1(rs2f_wreq_ack),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  (* SOFT_HLUTNM = "soft_lutpair597" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_p1[74]_i_3__1 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .O(load_p1_from_p2));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__3 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [7]),
        .O(\data_p1[7]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [8]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[74]_1 [9]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__3_n_0 ),
        .Q(\data_p1_reg[74]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__3_n_0 ),
        .Q(\data_p1_reg[74]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_0 ),
        .Q(\data_p1_reg[74]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_0 ),
        .Q(\data_p1_reg[74]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_0 ),
        .Q(\data_p1_reg[74]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_0 ),
        .Q(\data_p1_reg[74]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [0]),
        .Q(\data_p1_reg[74]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [1]),
        .Q(\data_p1_reg[74]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [2]),
        .Q(\data_p1_reg[74]_0 [66]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [3]),
        .Q(\data_p1_reg[74]_0 [67]),
        .R(1'b0));
  FDRE \data_p1_reg[68] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [4]),
        .Q(\data_p1_reg[74]_0 [68]),
        .R(1'b0));
  FDRE \data_p1_reg[69] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [5]),
        .Q(\data_p1_reg[74]_0 [69]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_0 ),
        .Q(\data_p1_reg[74]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[70] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [6]),
        .Q(\data_p1_reg[74]_0 [70]),
        .R(1'b0));
  FDRE \data_p1_reg[71] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [7]),
        .Q(\data_p1_reg[74]_0 [71]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [8]),
        .Q(\data_p1_reg[74]_0 [72]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [9]),
        .Q(\data_p1_reg[74]_0 [73]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1_reg[74]_1 [10]),
        .Q(\data_p1_reg[74]_0 [74]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__3_n_0 ),
        .Q(\data_p1_reg[74]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(\data_p1_reg[74]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [62]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [63]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [64]),
        .Q(\data_p2_reg[74]_0 [0]),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [65]),
        .Q(\data_p2_reg[74]_0 [1]),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [66]),
        .Q(\data_p2_reg[74]_0 [2]),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [67]),
        .Q(\data_p2_reg[74]_0 [3]),
        .R(1'b0));
  FDRE \data_p2_reg[68] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [68]),
        .Q(\data_p2_reg[74]_0 [4]),
        .R(1'b0));
  FDRE \data_p2_reg[69] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [69]),
        .Q(\data_p2_reg[74]_0 [5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[70] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [70]),
        .Q(\data_p2_reg[74]_0 [6]),
        .R(1'b0));
  FDRE \data_p2_reg[71] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [71]),
        .Q(\data_p2_reg[74]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [72]),
        .Q(\data_p2_reg[74]_0 [8]),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [73]),
        .Q(\data_p2_reg[74]_0 [9]),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [74]),
        .Q(\data_p2_reg[74]_0 [10]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[74]_2 ),
        .D(\data_p2_reg[74]_1 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair596" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__3
       (.I0(xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID),
        .I1(rs2f_wreq_ack),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__3_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_0),
        .Q(s_ready_t_reg_0),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hCFFF8800)) 
    \state[0]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID),
        .I2(rs2f_wreq_ack),
        .I3(state),
        .I4(Q),
        .O(\state[0]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__3 
       (.I0(Q),
        .I1(state),
        .I2(rs2f_wreq_ack),
        .I3(xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .Q(Q),
        .R(ap_rst_n_inv));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_gmem2_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_reg_slice__parameterized0
   (rdata_ack_t,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    ap_rst_n_0,
    ap_rst_n_inv,
    ap_clk,
    s_ready_t_reg_0,
    \bus_wide_gen.rdata_valid_t_reg ,
    \bus_wide_gen.rdata_valid_t_reg_0 ,
    beat_valid,
    ap_rst_n);
  output rdata_ack_t;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output ap_rst_n_0;
  input ap_rst_n_inv;
  input ap_clk;
  input s_ready_t_reg_0;
  input \bus_wide_gen.rdata_valid_t_reg ;
  input \bus_wide_gen.rdata_valid_t_reg_0 ;
  input beat_valid;
  input ap_rst_n;

  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire beat_valid;
  wire \bus_wide_gen.rdata_valid_t_reg ;
  wire \bus_wide_gen.rdata_valid_t_reg_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire [1:0]next__0;
  wire rdata_ack_t;
  wire s_ready_t_i_1__4_n_0;
  wire s_ready_t_reg_0;
  wire [1:0]state__0;

  LUT3 #(
    .INIT(8'h38)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .O(next__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(next__0[1]));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[0]),
        .Q(state__0[0]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "ZERO:00,TWO:01,ONE:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next__0[1]),
        .Q(state__0[1]),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF1F1E0F0)) 
    \bus_wide_gen.rdata_valid_t_i_1__1 
       (.I0(\bus_wide_gen.rdata_valid_t_reg ),
        .I1(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I2(s_ready_t_reg_0),
        .I3(rdata_ack_t),
        .I4(beat_valid),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT5 #(
    .INIT(32'h28288828)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1__1 
       (.I0(ap_rst_n),
        .I1(\bus_wide_gen.rdata_valid_t_reg_0 ),
        .I2(\bus_wide_gen.rdata_valid_t_reg ),
        .I3(s_ready_t_reg_0),
        .I4(rdata_ack_t),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT4 #(
    .INIT(16'hAA2F)) 
    s_ready_t_i_1__4
       (.I0(rdata_ack_t),
        .I1(s_ready_t_reg_0),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1__4_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_0),
        .Q(rdata_ack_t),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_throttle
   (m_axi_gmem2_WREADY_0,
    \bus_wide_gen.ready_for_data__0 ,
    Q,
    req_en__17,
    out_BUS_WVALID0__7,
    \throttl_cnt_reg[4]_0 ,
    throttl_cnt1,
    S,
    p_0_in53_in,
    \could_multi_bursts.AWVALID_Dummy_reg ,
    m_axi_gmem2_WREADY,
    WVALID_Dummy,
    \throttl_cnt_reg[4]_1 ,
    ap_rst_n_inv,
    E,
    ap_clk,
    D);
  output [0:0]m_axi_gmem2_WREADY_0;
  output \bus_wide_gen.ready_for_data__0 ;
  output [3:0]Q;
  output req_en__17;
  output out_BUS_WVALID0__7;
  input [3:0]\throttl_cnt_reg[4]_0 ;
  input throttl_cnt1;
  input [2:0]S;
  input p_0_in53_in;
  input \could_multi_bursts.AWVALID_Dummy_reg ;
  input m_axi_gmem2_WREADY;
  input WVALID_Dummy;
  input [0:0]\throttl_cnt_reg[4]_1 ;
  input ap_rst_n_inv;
  input [0:0]E;
  input ap_clk;
  input [0:0]D;

  wire [6:4]A;
  wire [0:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [2:0]S;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \could_multi_bursts.AWVALID_Dummy_reg ;
  wire m_axi_gmem2_AWVALID_INST_0_i_2_n_0;
  wire m_axi_gmem2_AWVALID_INST_0_i_3_n_0;
  wire m_axi_gmem2_AWVALID_INST_0_i_5_n_0;
  wire m_axi_gmem2_AWVALID_INST_0_i_6_n_0;
  wire m_axi_gmem2_WREADY;
  wire [0:0]m_axi_gmem2_WREADY_0;
  wire out_BUS_WVALID0__7;
  wire p_0_in53_in;
  wire p_0_out_carry__0_i_2_n_0;
  wire p_0_out_carry__0_i_4_n_0;
  wire p_0_out_carry__0_i_5_n_0;
  wire p_0_out_carry__0_i_6_n_0;
  wire p_0_out_carry__0_i_7_n_0;
  wire p_0_out_carry__0_n_1;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_4;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_i_6_n_0;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire req_en__17;
  wire throttl_cnt1;
  wire [8:4]throttl_cnt_reg;
  wire [3:0]\throttl_cnt_reg[4]_0 ;
  wire [0:0]\throttl_cnt_reg[4]_1 ;
  wire [3:3]NLW_p_0_out_carry__0_CO_UNCONNECTED;

  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.data_buf[23]_i_2__1 
       (.I0(\bus_wide_gen.ready_for_data__0 ),
        .I1(p_0_in53_in),
        .O(m_axi_gmem2_WREADY_0));
  LUT3 #(
    .INIT(8'h8F)) 
    \bus_wide_gen.data_buf[31]_i_4 
       (.I0(out_BUS_WVALID0__7),
        .I1(m_axi_gmem2_WREADY),
        .I2(WVALID_Dummy),
        .O(\bus_wide_gen.ready_for_data__0 ));
  LUT6 #(
    .INIT(64'h8808880888080808)) 
    m_axi_gmem2_AWVALID_INST_0_i_1
       (.I0(m_axi_gmem2_AWVALID_INST_0_i_2_n_0),
        .I1(m_axi_gmem2_AWVALID_INST_0_i_3_n_0),
        .I2(Q[0]),
        .I3(\could_multi_bursts.AWVALID_Dummy_reg ),
        .I4(m_axi_gmem2_AWVALID_INST_0_i_5_n_0),
        .I5(m_axi_gmem2_AWVALID_INST_0_i_6_n_0),
        .O(req_en__17));
  LUT4 #(
    .INIT(16'h0001)) 
    m_axi_gmem2_AWVALID_INST_0_i_2
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(throttl_cnt_reg[4]),
        .I3(Q[3]),
        .O(m_axi_gmem2_AWVALID_INST_0_i_2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    m_axi_gmem2_AWVALID_INST_0_i_3
       (.I0(throttl_cnt_reg[8]),
        .I1(throttl_cnt_reg[7]),
        .I2(throttl_cnt_reg[6]),
        .I3(throttl_cnt_reg[5]),
        .O(m_axi_gmem2_AWVALID_INST_0_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    m_axi_gmem2_AWVALID_INST_0_i_5
       (.I0(throttl_cnt_reg[7]),
        .I1(throttl_cnt_reg[6]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[4]),
        .O(m_axi_gmem2_AWVALID_INST_0_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem2_AWVALID_INST_0_i_6
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(throttl_cnt_reg[8]),
        .O(m_axi_gmem2_AWVALID_INST_0_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair667" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    m_axi_gmem2_WVALID_INST_0_i_1
       (.I0(m_axi_gmem2_AWVALID_INST_0_i_6_n_0),
        .I1(throttl_cnt_reg[4]),
        .I2(throttl_cnt_reg[5]),
        .I3(throttl_cnt_reg[6]),
        .I4(throttl_cnt_reg[7]),
        .O(out_BUS_WVALID0__7));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(\throttl_cnt_reg[4]_0 [0]),
        .DI({\throttl_cnt_reg[4]_0 [3:1],throttl_cnt1}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({p_0_out_carry_i_6_n_0,S}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3],p_0_out_carry__0_n_1,p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,A[6],p_0_out_carry__0_i_2_n_0,A[4]}),
        .O({p_0_out_carry__0_n_4,p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({p_0_out_carry__0_i_4_n_0,p_0_out_carry__0_i_5_n_0,p_0_out_carry__0_i_6_n_0,p_0_out_carry__0_i_7_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    p_0_out_carry__0_i_1
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt1),
        .O(A[6]));
  LUT2 #(
    .INIT(4'h2)) 
    p_0_out_carry__0_i_2
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt1),
        .O(p_0_out_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    p_0_out_carry__0_i_3
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt1),
        .O(A[4]));
  LUT3 #(
    .INIT(8'hF9)) 
    p_0_out_carry__0_i_4
       (.I0(throttl_cnt_reg[7]),
        .I1(throttl_cnt_reg[8]),
        .I2(throttl_cnt1),
        .O(p_0_out_carry__0_i_4_n_0));
  LUT3 #(
    .INIT(8'hED)) 
    p_0_out_carry__0_i_5
       (.I0(throttl_cnt_reg[6]),
        .I1(throttl_cnt1),
        .I2(throttl_cnt_reg[7]),
        .O(p_0_out_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'hED)) 
    p_0_out_carry__0_i_6
       (.I0(throttl_cnt_reg[5]),
        .I1(throttl_cnt1),
        .I2(throttl_cnt_reg[6]),
        .O(p_0_out_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'hF9)) 
    p_0_out_carry__0_i_7
       (.I0(throttl_cnt_reg[4]),
        .I1(throttl_cnt_reg[5]),
        .I2(throttl_cnt1),
        .O(p_0_out_carry__0_i_7_n_0));
  LUT4 #(
    .INIT(16'h3A35)) 
    p_0_out_carry_i_6
       (.I0(Q[3]),
        .I1(\throttl_cnt_reg[4]_1 ),
        .I2(throttl_cnt1),
        .I3(throttl_cnt_reg[4]),
        .O(p_0_out_carry_i_6_n_0));
  FDRE \throttl_cnt_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(D),
        .Q(Q[0]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_7),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_6),
        .Q(Q[2]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_5),
        .Q(Q[3]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry_n_4),
        .Q(throttl_cnt_reg[4]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_7),
        .Q(throttl_cnt_reg[5]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_6),
        .Q(throttl_cnt_reg[6]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_5),
        .Q(throttl_cnt_reg[7]),
        .R(ap_rst_n_inv));
  FDRE \throttl_cnt_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(p_0_out_carry__0_n_4),
        .Q(throttl_cnt_reg[8]),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_write
   (gmem2_WREADY,
    s_ready_t_reg,
    full_n_reg,
    data_vld_reg,
    gmem2_BVALID,
    WVALID_Dummy,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_WLAST,
    E,
    p_0_in53_in,
    \bus_wide_gen.WVALID_Dummy_reg_0 ,
    throttl_cnt1,
    m_axi_gmem2_WVALID,
    A,
    \could_multi_bursts.awlen_buf_reg[3]_0 ,
    D,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_WREADY_0,
    load_p1_from_p2,
    m_axi_gmem2_AWADDR,
    S,
    \data_p2_reg[74] ,
    m_axi_gmem2_WDATA,
    ap_clk,
    Q,
    WEA,
    ap_rst_n_inv,
    DI,
    empty_n_reg,
    ap_rst_n,
    push,
    \bus_wide_gen.ready_for_data__0 ,
    m_axi_gmem2_WREADY,
    out_BUS_WVALID0__7,
    \throttl_cnt_reg[4] ,
    m_axi_gmem2_AWREADY,
    req_en__17,
    xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
    m_axi_gmem2_BVALID,
    p_10_in,
    \data_p2_reg[74]_0 ,
    \data_p2_reg[74]_1 ,
    \data_p1_reg[74] ,
    \bus_wide_gen.data_buf_reg[23]_0 ,
    \mOutPtr_reg[7] );
  output gmem2_WREADY;
  output s_ready_t_reg;
  output full_n_reg;
  output data_vld_reg;
  output gmem2_BVALID;
  output WVALID_Dummy;
  output [3:0]m_axi_gmem2_WSTRB;
  output m_axi_gmem2_WLAST;
  output [0:0]E;
  output p_0_in53_in;
  output [0:0]\bus_wide_gen.WVALID_Dummy_reg_0 ;
  output throttl_cnt1;
  output m_axi_gmem2_WVALID;
  output [3:0]A;
  output [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  output [0:0]D;
  output m_axi_gmem2_AWVALID;
  output m_axi_gmem2_WREADY_0;
  output load_p1_from_p2;
  output [61:0]m_axi_gmem2_AWADDR;
  output [2:0]S;
  output [10:0]\data_p2_reg[74] ;
  output [31:0]m_axi_gmem2_WDATA;
  input ap_clk;
  input [7:0]Q;
  input [0:0]WEA;
  input ap_rst_n_inv;
  input [0:0]DI;
  input empty_n_reg;
  input ap_rst_n;
  input push;
  input \bus_wide_gen.ready_for_data__0 ;
  input m_axi_gmem2_WREADY;
  input out_BUS_WVALID0__7;
  input [3:0]\throttl_cnt_reg[4] ;
  input m_axi_gmem2_AWREADY;
  input req_en__17;
  input xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  input m_axi_gmem2_BVALID;
  input p_10_in;
  input [74:0]\data_p2_reg[74]_0 ;
  input [0:0]\data_p2_reg[74]_1 ;
  input [10:0]\data_p1_reg[74] ;
  input [0:0]\bus_wide_gen.data_buf_reg[23]_0 ;
  input [0:0]\mOutPtr_reg[7] ;

  wire [3:0]A;
  wire AWVALID_Dummy;
  wire [0:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [7:0]Q;
  wire [2:0]S;
  wire [0:0]WEA;
  wire WVALID_Dummy;
  wire align_len0;
  wire [31:0]align_len0__0;
  wire \align_len0_inferred__1/i__carry__0_n_0 ;
  wire \align_len0_inferred__1/i__carry__0_n_1 ;
  wire \align_len0_inferred__1/i__carry__0_n_2 ;
  wire \align_len0_inferred__1/i__carry__0_n_3 ;
  wire \align_len0_inferred__1/i__carry__1_n_2 ;
  wire \align_len0_inferred__1/i__carry__1_n_3 ;
  wire \align_len0_inferred__1/i__carry_n_0 ;
  wire \align_len0_inferred__1/i__carry_n_1 ;
  wire \align_len0_inferred__1/i__carry_n_2 ;
  wire \align_len0_inferred__1/i__carry_n_3 ;
  wire \align_len_reg_n_0_[0] ;
  wire \align_len_reg_n_0_[10] ;
  wire \align_len_reg_n_0_[1] ;
  wire \align_len_reg_n_0_[2] ;
  wire \align_len_reg_n_0_[31] ;
  wire \align_len_reg_n_0_[3] ;
  wire \align_len_reg_n_0_[4] ;
  wire \align_len_reg_n_0_[5] ;
  wire \align_len_reg_n_0_[6] ;
  wire \align_len_reg_n_0_[7] ;
  wire \align_len_reg_n_0_[8] ;
  wire \align_len_reg_n_0_[9] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [63:2]awaddr_tmp;
  wire [3:0]awlen_tmp;
  wire [9:0]beat_len_buf;
  wire [11:2]beat_len_buf1;
  wire \beat_len_buf[1]_i_2_n_0 ;
  wire \beat_len_buf[1]_i_3_n_0 ;
  wire \beat_len_buf_reg[1]_i_1__1_n_0 ;
  wire \beat_len_buf_reg[1]_i_1__1_n_1 ;
  wire \beat_len_buf_reg[1]_i_1__1_n_2 ;
  wire \beat_len_buf_reg[1]_i_1__1_n_3 ;
  wire \beat_len_buf_reg[5]_i_1__1_n_0 ;
  wire \beat_len_buf_reg[5]_i_1__1_n_1 ;
  wire \beat_len_buf_reg[5]_i_1__1_n_2 ;
  wire \beat_len_buf_reg[5]_i_1__1_n_3 ;
  wire \beat_len_buf_reg[9]_i_1__1_n_1 ;
  wire \beat_len_buf_reg[9]_i_1__1_n_2 ;
  wire \beat_len_buf_reg[9]_i_1__1_n_3 ;
  wire buff_wdata_n_10;
  wire buff_wdata_n_11;
  wire buff_wdata_n_12;
  wire buff_wdata_n_13;
  wire buff_wdata_n_14;
  wire buff_wdata_n_15;
  wire buff_wdata_n_17;
  wire buff_wdata_n_18;
  wire buff_wdata_n_19;
  wire buff_wdata_n_20;
  wire buff_wdata_n_21;
  wire buff_wdata_n_22;
  wire buff_wdata_n_23;
  wire buff_wdata_n_24;
  wire buff_wdata_n_9;
  wire burst_valid;
  wire [0:0]\bus_wide_gen.WVALID_Dummy_reg_0 ;
  wire \bus_wide_gen.data_buf0 ;
  wire \bus_wide_gen.data_buf046_out ;
  wire \bus_wide_gen.data_buf052_out ;
  wire \bus_wide_gen.data_buf060_out ;
  wire \bus_wide_gen.data_buf062_out ;
  wire \bus_wide_gen.data_buf068_out ;
  wire \bus_wide_gen.data_buf069_out ;
  wire [0:0]\bus_wide_gen.data_buf_reg[23]_0 ;
  wire \bus_wide_gen.fifo_burst_n_17 ;
  wire \bus_wide_gen.fifo_burst_n_18 ;
  wire \bus_wide_gen.fifo_burst_n_19 ;
  wire \bus_wide_gen.fifo_burst_n_20 ;
  wire \bus_wide_gen.fifo_burst_n_21 ;
  wire \bus_wide_gen.fifo_burst_n_22 ;
  wire \bus_wide_gen.fifo_burst_n_23 ;
  wire \bus_wide_gen.fifo_burst_n_24 ;
  wire \bus_wide_gen.fifo_burst_n_25 ;
  wire \bus_wide_gen.fifo_burst_n_26 ;
  wire \bus_wide_gen.fifo_burst_n_27 ;
  wire \bus_wide_gen.fifo_burst_n_28 ;
  wire \bus_wide_gen.fifo_burst_n_29 ;
  wire \bus_wide_gen.fifo_burst_n_31 ;
  wire \bus_wide_gen.fifo_burst_n_33 ;
  wire \bus_wide_gen.fifo_burst_n_34 ;
  wire \bus_wide_gen.fifo_burst_n_35 ;
  wire \bus_wide_gen.fifo_burst_n_36 ;
  wire \bus_wide_gen.fifo_burst_n_37 ;
  wire \bus_wide_gen.fifo_burst_n_38 ;
  wire \bus_wide_gen.fifo_burst_n_39 ;
  wire \bus_wide_gen.fifo_burst_n_40 ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire \bus_wide_gen.len_cnt[7]_i_4__1_n_0 ;
  wire [7:0]\bus_wide_gen.len_cnt_reg ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[2] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[3] ;
  wire \bus_wide_gen.ready_for_data__0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf[4]_i_5_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_3_n_0 ;
  wire \could_multi_bursts.awaddr_buf[8]_i_4_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_4_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[63]_i_4_n_3 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ;
  wire \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 ;
  wire [3:0]\could_multi_bursts.awlen_buf_reg[3]_0 ;
  wire \could_multi_bursts.last_loop__10 ;
  wire \could_multi_bursts.last_sect_buf_reg_n_0 ;
  wire [5:0]\could_multi_bursts.loop_cnt_reg ;
  wire \could_multi_bursts.next_loop ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [63:2]data1;
  wire [10:0]\data_p1_reg[74] ;
  wire [10:0]\data_p2_reg[74] ;
  wire [74:0]\data_p2_reg[74]_0 ;
  wire [0:0]\data_p2_reg[74]_1 ;
  wire data_valid;
  wire data_vld_reg;
  wire empty_n_reg;
  wire [63:0]end_addr;
  wire \end_addr_buf[11]_i_2_n_0 ;
  wire \end_addr_buf[11]_i_3_n_0 ;
  wire \end_addr_buf[11]_i_4_n_0 ;
  wire \end_addr_buf[11]_i_5_n_0 ;
  wire \end_addr_buf[15]_i_2_n_0 ;
  wire \end_addr_buf[15]_i_3_n_0 ;
  wire \end_addr_buf[15]_i_4_n_0 ;
  wire \end_addr_buf[15]_i_5_n_0 ;
  wire \end_addr_buf[19]_i_2_n_0 ;
  wire \end_addr_buf[19]_i_3_n_0 ;
  wire \end_addr_buf[19]_i_4_n_0 ;
  wire \end_addr_buf[19]_i_5_n_0 ;
  wire \end_addr_buf[23]_i_2_n_0 ;
  wire \end_addr_buf[23]_i_3_n_0 ;
  wire \end_addr_buf[23]_i_4_n_0 ;
  wire \end_addr_buf[23]_i_5_n_0 ;
  wire \end_addr_buf[27]_i_2_n_0 ;
  wire \end_addr_buf[27]_i_3_n_0 ;
  wire \end_addr_buf[27]_i_4_n_0 ;
  wire \end_addr_buf[27]_i_5_n_0 ;
  wire \end_addr_buf[31]_i_2_n_0 ;
  wire \end_addr_buf[31]_i_3_n_0 ;
  wire \end_addr_buf[31]_i_4_n_0 ;
  wire \end_addr_buf[31]_i_5_n_0 ;
  wire \end_addr_buf[3]_i_2_n_0 ;
  wire \end_addr_buf[3]_i_3_n_0 ;
  wire \end_addr_buf[3]_i_4_n_0 ;
  wire \end_addr_buf[3]_i_5_n_0 ;
  wire \end_addr_buf[7]_i_2_n_0 ;
  wire \end_addr_buf[7]_i_3_n_0 ;
  wire \end_addr_buf[7]_i_4_n_0 ;
  wire \end_addr_buf[7]_i_5_n_0 ;
  wire \end_addr_buf_reg[11]_i_1__1_n_0 ;
  wire \end_addr_buf_reg[11]_i_1__1_n_1 ;
  wire \end_addr_buf_reg[11]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[11]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[15]_i_1__1_n_0 ;
  wire \end_addr_buf_reg[15]_i_1__1_n_1 ;
  wire \end_addr_buf_reg[15]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[15]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[19]_i_1__1_n_0 ;
  wire \end_addr_buf_reg[19]_i_1__1_n_1 ;
  wire \end_addr_buf_reg[19]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[19]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[23]_i_1__1_n_0 ;
  wire \end_addr_buf_reg[23]_i_1__1_n_1 ;
  wire \end_addr_buf_reg[23]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[23]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[27]_i_1__1_n_0 ;
  wire \end_addr_buf_reg[27]_i_1__1_n_1 ;
  wire \end_addr_buf_reg[27]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[27]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[31]_i_1__1_n_0 ;
  wire \end_addr_buf_reg[31]_i_1__1_n_1 ;
  wire \end_addr_buf_reg[31]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[31]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[35]_i_1__1_n_0 ;
  wire \end_addr_buf_reg[35]_i_1__1_n_1 ;
  wire \end_addr_buf_reg[35]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[35]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[39]_i_1__1_n_0 ;
  wire \end_addr_buf_reg[39]_i_1__1_n_1 ;
  wire \end_addr_buf_reg[39]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[39]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[3]_i_1__1_n_0 ;
  wire \end_addr_buf_reg[3]_i_1__1_n_1 ;
  wire \end_addr_buf_reg[3]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[3]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[43]_i_1__1_n_0 ;
  wire \end_addr_buf_reg[43]_i_1__1_n_1 ;
  wire \end_addr_buf_reg[43]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[43]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[47]_i_1__1_n_0 ;
  wire \end_addr_buf_reg[47]_i_1__1_n_1 ;
  wire \end_addr_buf_reg[47]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[47]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[51]_i_1__1_n_0 ;
  wire \end_addr_buf_reg[51]_i_1__1_n_1 ;
  wire \end_addr_buf_reg[51]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[51]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[55]_i_1__1_n_0 ;
  wire \end_addr_buf_reg[55]_i_1__1_n_1 ;
  wire \end_addr_buf_reg[55]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[55]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[59]_i_1__1_n_0 ;
  wire \end_addr_buf_reg[59]_i_1__1_n_1 ;
  wire \end_addr_buf_reg[59]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[59]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[63]_i_1__1_n_1 ;
  wire \end_addr_buf_reg[63]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[63]_i_1__1_n_3 ;
  wire \end_addr_buf_reg[7]_i_1__1_n_0 ;
  wire \end_addr_buf_reg[7]_i_1__1_n_1 ;
  wire \end_addr_buf_reg[7]_i_1__1_n_2 ;
  wire \end_addr_buf_reg[7]_i_1__1_n_3 ;
  wire \end_addr_buf_reg_n_0_[0] ;
  wire \end_addr_buf_reg_n_0_[10] ;
  wire \end_addr_buf_reg_n_0_[11] ;
  wire \end_addr_buf_reg_n_0_[1] ;
  wire \end_addr_buf_reg_n_0_[2] ;
  wire \end_addr_buf_reg_n_0_[3] ;
  wire \end_addr_buf_reg_n_0_[4] ;
  wire \end_addr_buf_reg_n_0_[5] ;
  wire \end_addr_buf_reg_n_0_[6] ;
  wire \end_addr_buf_reg_n_0_[7] ;
  wire \end_addr_buf_reg_n_0_[8] ;
  wire \end_addr_buf_reg_n_0_[9] ;
  wire fifo_burst_ready;
  wire fifo_resp_n_1;
  wire fifo_resp_ready;
  wire [74:64]fifo_wreq_data;
  wire fifo_wreq_n_10;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_102;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_105;
  wire fifo_wreq_n_106;
  wire fifo_wreq_n_107;
  wire fifo_wreq_n_108;
  wire fifo_wreq_n_109;
  wire fifo_wreq_n_11;
  wire fifo_wreq_n_110;
  wire fifo_wreq_n_111;
  wire fifo_wreq_n_112;
  wire fifo_wreq_n_113;
  wire fifo_wreq_n_114;
  wire fifo_wreq_n_115;
  wire fifo_wreq_n_116;
  wire fifo_wreq_n_117;
  wire fifo_wreq_n_118;
  wire fifo_wreq_n_119;
  wire fifo_wreq_n_12;
  wire fifo_wreq_n_120;
  wire fifo_wreq_n_121;
  wire fifo_wreq_n_122;
  wire fifo_wreq_n_123;
  wire fifo_wreq_n_124;
  wire fifo_wreq_n_125;
  wire fifo_wreq_n_126;
  wire fifo_wreq_n_127;
  wire fifo_wreq_n_128;
  wire fifo_wreq_n_129;
  wire fifo_wreq_n_13;
  wire fifo_wreq_n_130;
  wire fifo_wreq_n_131;
  wire fifo_wreq_n_132;
  wire fifo_wreq_n_133;
  wire fifo_wreq_n_134;
  wire fifo_wreq_n_135;
  wire fifo_wreq_n_136;
  wire fifo_wreq_n_137;
  wire fifo_wreq_n_138;
  wire fifo_wreq_n_139;
  wire fifo_wreq_n_14;
  wire fifo_wreq_n_140;
  wire fifo_wreq_n_141;
  wire fifo_wreq_n_142;
  wire fifo_wreq_n_144;
  wire fifo_wreq_n_145;
  wire fifo_wreq_n_146;
  wire fifo_wreq_n_15;
  wire fifo_wreq_n_16;
  wire fifo_wreq_n_17;
  wire fifo_wreq_n_18;
  wire fifo_wreq_n_19;
  wire fifo_wreq_n_20;
  wire fifo_wreq_n_21;
  wire fifo_wreq_n_22;
  wire fifo_wreq_n_23;
  wire fifo_wreq_n_24;
  wire fifo_wreq_n_25;
  wire fifo_wreq_n_26;
  wire fifo_wreq_n_27;
  wire fifo_wreq_n_28;
  wire fifo_wreq_n_29;
  wire fifo_wreq_n_3;
  wire fifo_wreq_n_30;
  wire fifo_wreq_n_31;
  wire fifo_wreq_n_32;
  wire fifo_wreq_n_33;
  wire fifo_wreq_n_34;
  wire fifo_wreq_n_35;
  wire fifo_wreq_n_36;
  wire fifo_wreq_n_37;
  wire fifo_wreq_n_38;
  wire fifo_wreq_n_39;
  wire fifo_wreq_n_4;
  wire fifo_wreq_n_40;
  wire fifo_wreq_n_41;
  wire fifo_wreq_n_42;
  wire fifo_wreq_n_43;
  wire fifo_wreq_n_44;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_46;
  wire fifo_wreq_n_47;
  wire fifo_wreq_n_48;
  wire fifo_wreq_n_49;
  wire fifo_wreq_n_5;
  wire fifo_wreq_n_50;
  wire fifo_wreq_n_51;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_6;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_7;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_8;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_9;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire fifo_wreq_valid;
  wire fifo_wreq_valid_buf_reg_n_0;
  wire first_sect;
  wire first_sect_carry__0_i_1__1_n_0;
  wire first_sect_carry__0_i_2__1_n_0;
  wire first_sect_carry__0_i_3__1_n_0;
  wire first_sect_carry__0_i_4__1_n_0;
  wire first_sect_carry__0_n_0;
  wire first_sect_carry__0_n_1;
  wire first_sect_carry__0_n_2;
  wire first_sect_carry__0_n_3;
  wire first_sect_carry__1_i_1__1_n_0;
  wire first_sect_carry__1_i_2__1_n_0;
  wire first_sect_carry__1_i_3__1_n_0;
  wire first_sect_carry__1_i_4__1_n_0;
  wire first_sect_carry__1_n_0;
  wire first_sect_carry__1_n_1;
  wire first_sect_carry__1_n_2;
  wire first_sect_carry__1_n_3;
  wire first_sect_carry__2_i_1__1_n_0;
  wire first_sect_carry__2_i_2__1_n_0;
  wire first_sect_carry__2_i_3__1_n_0;
  wire first_sect_carry__2_i_4__1_n_0;
  wire first_sect_carry__2_n_0;
  wire first_sect_carry__2_n_1;
  wire first_sect_carry__2_n_2;
  wire first_sect_carry__2_n_3;
  wire first_sect_carry__3_i_1__1_n_0;
  wire first_sect_carry__3_i_2__1_n_0;
  wire first_sect_carry__3_n_3;
  wire first_sect_carry_i_1__1_n_0;
  wire first_sect_carry_i_2__1_n_0;
  wire first_sect_carry_i_3__1_n_0;
  wire first_sect_carry_i_4__1_n_0;
  wire first_sect_carry_n_0;
  wire first_sect_carry_n_1;
  wire first_sect_carry_n_2;
  wire first_sect_carry_n_3;
  wire full_n_reg;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire invalid_len_event;
  wire invalid_len_event_reg1;
  wire invalid_len_event_reg2;
  wire last_sect;
  wire last_sect_carry__0_i_1__1_n_0;
  wire last_sect_carry__0_i_2__1_n_0;
  wire last_sect_carry__0_i_3__1_n_0;
  wire last_sect_carry__0_i_4__1_n_0;
  wire last_sect_carry__0_n_0;
  wire last_sect_carry__0_n_1;
  wire last_sect_carry__0_n_2;
  wire last_sect_carry__0_n_3;
  wire last_sect_carry__1_i_1__1_n_0;
  wire last_sect_carry__1_i_2__1_n_0;
  wire last_sect_carry__1_i_3__1_n_0;
  wire last_sect_carry__1_i_4__1_n_0;
  wire last_sect_carry__1_n_0;
  wire last_sect_carry__1_n_1;
  wire last_sect_carry__1_n_2;
  wire last_sect_carry__1_n_3;
  wire last_sect_carry__2_i_1__1_n_0;
  wire last_sect_carry__2_i_2__1_n_0;
  wire last_sect_carry__2_i_3__1_n_0;
  wire last_sect_carry__2_i_4__1_n_0;
  wire last_sect_carry__2_n_0;
  wire last_sect_carry__2_n_1;
  wire last_sect_carry__2_n_2;
  wire last_sect_carry__2_n_3;
  wire last_sect_carry__3_n_3;
  wire last_sect_carry_i_1__1_n_0;
  wire last_sect_carry_i_2__1_n_0;
  wire last_sect_carry_i_3__1_n_0;
  wire last_sect_carry_i_4__1_n_0;
  wire last_sect_carry_n_0;
  wire last_sect_carry_n_1;
  wire last_sect_carry_n_2;
  wire last_sect_carry_n_3;
  wire load_p1_from_p2;
  wire [5:0]mOutPtr_reg;
  wire [0:0]\mOutPtr_reg[7] ;
  wire [61:0]m_axi_gmem2_AWADDR;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire m_axi_gmem2_WREADY_0;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire next_resp;
  wire next_resp0;
  wire next_wreq;
  wire out_BUS_WVALID0__7;
  wire [5:0]p_0_in;
  wire [51:0]p_0_in0_in;
  wire p_0_in53_in;
  wire [51:0]p_0_in_0;
  wire [7:0]p_0_in__0;
  wire p_0_out_carry__0_n_2;
  wire p_0_out_carry__0_n_3;
  wire p_0_out_carry__0_n_5;
  wire p_0_out_carry__0_n_6;
  wire p_0_out_carry__0_n_7;
  wire p_0_out_carry_n_0;
  wire p_0_out_carry_n_1;
  wire p_0_out_carry_n_2;
  wire p_0_out_carry_n_3;
  wire p_0_out_carry_n_4;
  wire p_0_out_carry_n_5;
  wire p_0_out_carry_n_6;
  wire p_0_out_carry_n_7;
  wire p_10_in;
  wire p_75_in;
  wire p_79_in;
  wire push;
  wire push_0;
  wire req_en__17;
  wire rs2f_wreq_ack;
  wire [74:0]rs2f_wreq_data;
  wire rs2f_wreq_valid;
  wire s_ready_t_reg;
  wire [63:0]sect_addr;
  wire \sect_addr_buf_reg_n_0_[0] ;
  wire \sect_addr_buf_reg_n_0_[10] ;
  wire \sect_addr_buf_reg_n_0_[11] ;
  wire \sect_addr_buf_reg_n_0_[12] ;
  wire \sect_addr_buf_reg_n_0_[13] ;
  wire \sect_addr_buf_reg_n_0_[14] ;
  wire \sect_addr_buf_reg_n_0_[15] ;
  wire \sect_addr_buf_reg_n_0_[16] ;
  wire \sect_addr_buf_reg_n_0_[17] ;
  wire \sect_addr_buf_reg_n_0_[18] ;
  wire \sect_addr_buf_reg_n_0_[19] ;
  wire \sect_addr_buf_reg_n_0_[1] ;
  wire \sect_addr_buf_reg_n_0_[20] ;
  wire \sect_addr_buf_reg_n_0_[21] ;
  wire \sect_addr_buf_reg_n_0_[22] ;
  wire \sect_addr_buf_reg_n_0_[23] ;
  wire \sect_addr_buf_reg_n_0_[24] ;
  wire \sect_addr_buf_reg_n_0_[25] ;
  wire \sect_addr_buf_reg_n_0_[26] ;
  wire \sect_addr_buf_reg_n_0_[27] ;
  wire \sect_addr_buf_reg_n_0_[28] ;
  wire \sect_addr_buf_reg_n_0_[29] ;
  wire \sect_addr_buf_reg_n_0_[2] ;
  wire \sect_addr_buf_reg_n_0_[30] ;
  wire \sect_addr_buf_reg_n_0_[31] ;
  wire \sect_addr_buf_reg_n_0_[32] ;
  wire \sect_addr_buf_reg_n_0_[33] ;
  wire \sect_addr_buf_reg_n_0_[34] ;
  wire \sect_addr_buf_reg_n_0_[35] ;
  wire \sect_addr_buf_reg_n_0_[36] ;
  wire \sect_addr_buf_reg_n_0_[37] ;
  wire \sect_addr_buf_reg_n_0_[38] ;
  wire \sect_addr_buf_reg_n_0_[39] ;
  wire \sect_addr_buf_reg_n_0_[3] ;
  wire \sect_addr_buf_reg_n_0_[40] ;
  wire \sect_addr_buf_reg_n_0_[41] ;
  wire \sect_addr_buf_reg_n_0_[42] ;
  wire \sect_addr_buf_reg_n_0_[43] ;
  wire \sect_addr_buf_reg_n_0_[44] ;
  wire \sect_addr_buf_reg_n_0_[45] ;
  wire \sect_addr_buf_reg_n_0_[46] ;
  wire \sect_addr_buf_reg_n_0_[47] ;
  wire \sect_addr_buf_reg_n_0_[48] ;
  wire \sect_addr_buf_reg_n_0_[49] ;
  wire \sect_addr_buf_reg_n_0_[4] ;
  wire \sect_addr_buf_reg_n_0_[50] ;
  wire \sect_addr_buf_reg_n_0_[51] ;
  wire \sect_addr_buf_reg_n_0_[52] ;
  wire \sect_addr_buf_reg_n_0_[53] ;
  wire \sect_addr_buf_reg_n_0_[54] ;
  wire \sect_addr_buf_reg_n_0_[55] ;
  wire \sect_addr_buf_reg_n_0_[56] ;
  wire \sect_addr_buf_reg_n_0_[57] ;
  wire \sect_addr_buf_reg_n_0_[58] ;
  wire \sect_addr_buf_reg_n_0_[59] ;
  wire \sect_addr_buf_reg_n_0_[5] ;
  wire \sect_addr_buf_reg_n_0_[60] ;
  wire \sect_addr_buf_reg_n_0_[61] ;
  wire \sect_addr_buf_reg_n_0_[62] ;
  wire \sect_addr_buf_reg_n_0_[63] ;
  wire \sect_addr_buf_reg_n_0_[6] ;
  wire \sect_addr_buf_reg_n_0_[7] ;
  wire \sect_addr_buf_reg_n_0_[8] ;
  wire \sect_addr_buf_reg_n_0_[9] ;
  wire [51:1]sect_cnt0;
  wire sect_cnt0_carry__0_n_0;
  wire sect_cnt0_carry__0_n_1;
  wire sect_cnt0_carry__0_n_2;
  wire sect_cnt0_carry__0_n_3;
  wire sect_cnt0_carry__10_n_0;
  wire sect_cnt0_carry__10_n_1;
  wire sect_cnt0_carry__10_n_2;
  wire sect_cnt0_carry__10_n_3;
  wire sect_cnt0_carry__11_n_2;
  wire sect_cnt0_carry__11_n_3;
  wire sect_cnt0_carry__1_n_0;
  wire sect_cnt0_carry__1_n_1;
  wire sect_cnt0_carry__1_n_2;
  wire sect_cnt0_carry__1_n_3;
  wire sect_cnt0_carry__2_n_0;
  wire sect_cnt0_carry__2_n_1;
  wire sect_cnt0_carry__2_n_2;
  wire sect_cnt0_carry__2_n_3;
  wire sect_cnt0_carry__3_n_0;
  wire sect_cnt0_carry__3_n_1;
  wire sect_cnt0_carry__3_n_2;
  wire sect_cnt0_carry__3_n_3;
  wire sect_cnt0_carry__4_n_0;
  wire sect_cnt0_carry__4_n_1;
  wire sect_cnt0_carry__4_n_2;
  wire sect_cnt0_carry__4_n_3;
  wire sect_cnt0_carry__5_n_0;
  wire sect_cnt0_carry__5_n_1;
  wire sect_cnt0_carry__5_n_2;
  wire sect_cnt0_carry__5_n_3;
  wire sect_cnt0_carry__6_n_0;
  wire sect_cnt0_carry__6_n_1;
  wire sect_cnt0_carry__6_n_2;
  wire sect_cnt0_carry__6_n_3;
  wire sect_cnt0_carry__7_n_0;
  wire sect_cnt0_carry__7_n_1;
  wire sect_cnt0_carry__7_n_2;
  wire sect_cnt0_carry__7_n_3;
  wire sect_cnt0_carry__8_n_0;
  wire sect_cnt0_carry__8_n_1;
  wire sect_cnt0_carry__8_n_2;
  wire sect_cnt0_carry__8_n_3;
  wire sect_cnt0_carry__9_n_0;
  wire sect_cnt0_carry__9_n_1;
  wire sect_cnt0_carry__9_n_2;
  wire sect_cnt0_carry__9_n_3;
  wire sect_cnt0_carry_n_0;
  wire sect_cnt0_carry_n_1;
  wire sect_cnt0_carry_n_2;
  wire sect_cnt0_carry_n_3;
  wire \sect_cnt_reg_n_0_[0] ;
  wire \sect_cnt_reg_n_0_[10] ;
  wire \sect_cnt_reg_n_0_[11] ;
  wire \sect_cnt_reg_n_0_[12] ;
  wire \sect_cnt_reg_n_0_[13] ;
  wire \sect_cnt_reg_n_0_[14] ;
  wire \sect_cnt_reg_n_0_[15] ;
  wire \sect_cnt_reg_n_0_[16] ;
  wire \sect_cnt_reg_n_0_[17] ;
  wire \sect_cnt_reg_n_0_[18] ;
  wire \sect_cnt_reg_n_0_[19] ;
  wire \sect_cnt_reg_n_0_[1] ;
  wire \sect_cnt_reg_n_0_[20] ;
  wire \sect_cnt_reg_n_0_[21] ;
  wire \sect_cnt_reg_n_0_[22] ;
  wire \sect_cnt_reg_n_0_[23] ;
  wire \sect_cnt_reg_n_0_[24] ;
  wire \sect_cnt_reg_n_0_[25] ;
  wire \sect_cnt_reg_n_0_[26] ;
  wire \sect_cnt_reg_n_0_[27] ;
  wire \sect_cnt_reg_n_0_[28] ;
  wire \sect_cnt_reg_n_0_[29] ;
  wire \sect_cnt_reg_n_0_[2] ;
  wire \sect_cnt_reg_n_0_[30] ;
  wire \sect_cnt_reg_n_0_[31] ;
  wire \sect_cnt_reg_n_0_[32] ;
  wire \sect_cnt_reg_n_0_[33] ;
  wire \sect_cnt_reg_n_0_[34] ;
  wire \sect_cnt_reg_n_0_[35] ;
  wire \sect_cnt_reg_n_0_[36] ;
  wire \sect_cnt_reg_n_0_[37] ;
  wire \sect_cnt_reg_n_0_[38] ;
  wire \sect_cnt_reg_n_0_[39] ;
  wire \sect_cnt_reg_n_0_[3] ;
  wire \sect_cnt_reg_n_0_[40] ;
  wire \sect_cnt_reg_n_0_[41] ;
  wire \sect_cnt_reg_n_0_[42] ;
  wire \sect_cnt_reg_n_0_[43] ;
  wire \sect_cnt_reg_n_0_[44] ;
  wire \sect_cnt_reg_n_0_[45] ;
  wire \sect_cnt_reg_n_0_[46] ;
  wire \sect_cnt_reg_n_0_[47] ;
  wire \sect_cnt_reg_n_0_[48] ;
  wire \sect_cnt_reg_n_0_[49] ;
  wire \sect_cnt_reg_n_0_[4] ;
  wire \sect_cnt_reg_n_0_[50] ;
  wire \sect_cnt_reg_n_0_[51] ;
  wire \sect_cnt_reg_n_0_[5] ;
  wire \sect_cnt_reg_n_0_[6] ;
  wire \sect_cnt_reg_n_0_[7] ;
  wire \sect_cnt_reg_n_0_[8] ;
  wire \sect_cnt_reg_n_0_[9] ;
  wire \sect_end_buf_reg_n_0_[0] ;
  wire \sect_end_buf_reg_n_0_[1] ;
  wire \sect_len_buf[0]_i_1__1_n_0 ;
  wire \sect_len_buf[1]_i_1__1_n_0 ;
  wire \sect_len_buf[2]_i_1__1_n_0 ;
  wire \sect_len_buf[3]_i_1__1_n_0 ;
  wire \sect_len_buf[4]_i_1__1_n_0 ;
  wire \sect_len_buf[5]_i_1__1_n_0 ;
  wire \sect_len_buf[6]_i_1__1_n_0 ;
  wire \sect_len_buf[7]_i_1__1_n_0 ;
  wire \sect_len_buf[8]_i_1__1_n_0 ;
  wire \sect_len_buf[9]_i_2__1_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire \sect_len_buf_reg_n_0_[4] ;
  wire \sect_len_buf_reg_n_0_[5] ;
  wire \sect_len_buf_reg_n_0_[6] ;
  wire \sect_len_buf_reg_n_0_[7] ;
  wire \sect_len_buf_reg_n_0_[8] ;
  wire \sect_len_buf_reg_n_0_[9] ;
  wire \start_addr_buf_reg_n_0_[0] ;
  wire \start_addr_buf_reg_n_0_[10] ;
  wire \start_addr_buf_reg_n_0_[11] ;
  wire \start_addr_buf_reg_n_0_[1] ;
  wire \start_addr_buf_reg_n_0_[2] ;
  wire \start_addr_buf_reg_n_0_[3] ;
  wire \start_addr_buf_reg_n_0_[4] ;
  wire \start_addr_buf_reg_n_0_[5] ;
  wire \start_addr_buf_reg_n_0_[6] ;
  wire \start_addr_buf_reg_n_0_[7] ;
  wire \start_addr_buf_reg_n_0_[8] ;
  wire \start_addr_buf_reg_n_0_[9] ;
  wire \start_addr_reg_n_0_[0] ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[1] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire throttl_cnt1;
  wire [3:0]\throttl_cnt_reg[4] ;
  wire tmp_strb;
  wire wreq_handling_reg_n_0;
  wire xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  wire [3:2]\NLW_align_len0_inferred__1/i__carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_align_len0_inferred__1/i__carry__1_O_UNCONNECTED ;
  wire [1:0]\NLW_beat_len_buf_reg[1]_i_1__1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_buf_reg[9]_i_1__1_CO_UNCONNECTED ;
  wire [0:0]\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_4_O_UNCONNECTED ;
  wire [3:3]\NLW_end_addr_buf_reg[63]_i_1__1_CO_UNCONNECTED ;
  wire [3:0]NLW_first_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_first_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_first_sect_carry__3_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__2_O_UNCONNECTED;
  wire [3:2]NLW_last_sect_carry__3_CO_UNCONNECTED;
  wire [3:0]NLW_last_sect_carry__3_O_UNCONNECTED;
  wire [3:2]NLW_p_0_out_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_0_out_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_sect_cnt0_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_sect_cnt0_carry__11_O_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\align_len0_inferred__1/i__carry_n_0 ,\align_len0_inferred__1/i__carry_n_1 ,\align_len0_inferred__1/i__carry_n_2 ,\align_len0_inferred__1/i__carry_n_3 }),
        .CYINIT(fifo_wreq_data[64]),
        .DI(fifo_wreq_data[68:65]),
        .O(align_len0__0[4:1]),
        .S({fifo_wreq_n_139,fifo_wreq_n_140,fifo_wreq_n_141,fifo_wreq_n_142}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__0 
       (.CI(\align_len0_inferred__1/i__carry_n_0 ),
        .CO({\align_len0_inferred__1/i__carry__0_n_0 ,\align_len0_inferred__1/i__carry__0_n_1 ,\align_len0_inferred__1/i__carry__0_n_2 ,\align_len0_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(fifo_wreq_data[72:69]),
        .O(align_len0__0[8:5]),
        .S({fifo_wreq_n_135,fifo_wreq_n_136,fifo_wreq_n_137,fifo_wreq_n_138}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \align_len0_inferred__1/i__carry__1 
       (.CI(\align_len0_inferred__1/i__carry__0_n_0 ),
        .CO({\NLW_align_len0_inferred__1/i__carry__1_CO_UNCONNECTED [3:2],\align_len0_inferred__1/i__carry__1_n_2 ,\align_len0_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,fifo_wreq_data[74:73]}),
        .O({\NLW_align_len0_inferred__1/i__carry__1_O_UNCONNECTED [3],align_len0__0[31],align_len0__0[10:9]}),
        .S({1'b0,1'b1,fifo_wreq_n_133,fifo_wreq_n_134}));
  FDRE \align_len_reg[0] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[0]),
        .Q(\align_len_reg_n_0_[0] ),
        .R(fifo_wreq_n_146));
  FDRE \align_len_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[10]),
        .Q(\align_len_reg_n_0_[10] ),
        .R(fifo_wreq_n_146));
  FDRE \align_len_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[1]),
        .Q(\align_len_reg_n_0_[1] ),
        .R(fifo_wreq_n_146));
  FDRE \align_len_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[2]),
        .Q(\align_len_reg_n_0_[2] ),
        .R(fifo_wreq_n_146));
  FDRE \align_len_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[31]),
        .Q(\align_len_reg_n_0_[31] ),
        .R(fifo_wreq_n_146));
  FDRE \align_len_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[3]),
        .Q(\align_len_reg_n_0_[3] ),
        .R(fifo_wreq_n_146));
  FDRE \align_len_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[4]),
        .Q(\align_len_reg_n_0_[4] ),
        .R(fifo_wreq_n_146));
  FDRE \align_len_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[5]),
        .Q(\align_len_reg_n_0_[5] ),
        .R(fifo_wreq_n_146));
  FDRE \align_len_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[6]),
        .Q(\align_len_reg_n_0_[6] ),
        .R(fifo_wreq_n_146));
  FDRE \align_len_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[7]),
        .Q(\align_len_reg_n_0_[7] ),
        .R(fifo_wreq_n_146));
  FDRE \align_len_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[8]),
        .Q(\align_len_reg_n_0_[8] ),
        .R(fifo_wreq_n_146));
  FDRE \align_len_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(align_len0__0[9]),
        .Q(\align_len_reg_n_0_[9] ),
        .R(fifo_wreq_n_146));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_2 
       (.I0(\align_len_reg_n_0_[1] ),
        .I1(\start_addr_reg_n_0_[1] ),
        .O(\beat_len_buf[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len_buf[1]_i_3 
       (.I0(\align_len_reg_n_0_[0] ),
        .I1(\start_addr_reg_n_0_[0] ),
        .O(\beat_len_buf[1]_i_3_n_0 ));
  FDRE \beat_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[2]),
        .Q(beat_len_buf[0]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[3]),
        .Q(beat_len_buf[1]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[1]_i_1__1 
       (.CI(1'b0),
        .CO({\beat_len_buf_reg[1]_i_1__1_n_0 ,\beat_len_buf_reg[1]_i_1__1_n_1 ,\beat_len_buf_reg[1]_i_1__1_n_2 ,\beat_len_buf_reg[1]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\align_len_reg_n_0_[1] ,\align_len_reg_n_0_[0] }),
        .O({beat_len_buf1[3:2],\NLW_beat_len_buf_reg[1]_i_1__1_O_UNCONNECTED [1:0]}),
        .S({\align_len_reg_n_0_[3] ,\align_len_reg_n_0_[2] ,\beat_len_buf[1]_i_2_n_0 ,\beat_len_buf[1]_i_3_n_0 }));
  FDRE \beat_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[4]),
        .Q(beat_len_buf[2]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[5]),
        .Q(beat_len_buf[3]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[6]),
        .Q(beat_len_buf[4]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[7]),
        .Q(beat_len_buf[5]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[5]_i_1__1 
       (.CI(\beat_len_buf_reg[1]_i_1__1_n_0 ),
        .CO({\beat_len_buf_reg[5]_i_1__1_n_0 ,\beat_len_buf_reg[5]_i_1__1_n_1 ,\beat_len_buf_reg[5]_i_1__1_n_2 ,\beat_len_buf_reg[5]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[7:4]),
        .S({\align_len_reg_n_0_[7] ,\align_len_reg_n_0_[6] ,\align_len_reg_n_0_[5] ,\align_len_reg_n_0_[4] }));
  FDRE \beat_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[8]),
        .Q(beat_len_buf[6]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[9]),
        .Q(beat_len_buf[7]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[10]),
        .Q(beat_len_buf[8]),
        .R(ap_rst_n_inv));
  FDRE \beat_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(beat_len_buf1[11]),
        .Q(beat_len_buf[9]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \beat_len_buf_reg[9]_i_1__1 
       (.CI(\beat_len_buf_reg[5]_i_1__1_n_0 ),
        .CO({\NLW_beat_len_buf_reg[9]_i_1__1_CO_UNCONNECTED [3],\beat_len_buf_reg[9]_i_1__1_n_1 ,\beat_len_buf_reg[9]_i_1__1_n_2 ,\beat_len_buf_reg[9]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(beat_len_buf1[11:8]),
        .S({\align_len_reg_n_0_[31] ,\align_len_reg_n_0_[10] ,\align_len_reg_n_0_[9] ,\align_len_reg_n_0_[8] }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_buffer buff_wdata
       (.D({p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7,p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .Q(Q),
        .S({buff_wdata_n_9,buff_wdata_n_10,buff_wdata_n_11,buff_wdata_n_12}),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .data_valid(data_valid),
        .\dout_buf_reg[8]_0 ({tmp_strb,buff_wdata_n_17,buff_wdata_n_18,buff_wdata_n_19,buff_wdata_n_20,buff_wdata_n_21,buff_wdata_n_22,buff_wdata_n_23,buff_wdata_n_24}),
        .empty_n_reg_0(E),
        .gmem2_WREADY(gmem2_WREADY),
        .\mOutPtr_reg[5]_0 (mOutPtr_reg),
        .\mOutPtr_reg[6]_0 ({buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15}),
        .\mOutPtr_reg[7]_0 (\mOutPtr_reg[7] ),
        .push(push));
  FDRE \bus_wide_gen.WLAST_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_27 ),
        .Q(m_axi_gmem2_WLAST),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.WVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_28 ),
        .Q(WVALID_Dummy),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf069_out ),
        .D(buff_wdata_n_24),
        .Q(m_axi_gmem2_WDATA[0]),
        .R(\bus_wide_gen.data_buf068_out ));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf062_out ),
        .D(buff_wdata_n_22),
        .Q(m_axi_gmem2_WDATA[10]),
        .R(\bus_wide_gen.data_buf060_out ));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf062_out ),
        .D(buff_wdata_n_21),
        .Q(m_axi_gmem2_WDATA[11]),
        .R(\bus_wide_gen.data_buf060_out ));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf062_out ),
        .D(buff_wdata_n_20),
        .Q(m_axi_gmem2_WDATA[12]),
        .R(\bus_wide_gen.data_buf060_out ));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf062_out ),
        .D(buff_wdata_n_19),
        .Q(m_axi_gmem2_WDATA[13]),
        .R(\bus_wide_gen.data_buf060_out ));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf062_out ),
        .D(buff_wdata_n_18),
        .Q(m_axi_gmem2_WDATA[14]),
        .R(\bus_wide_gen.data_buf060_out ));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf062_out ),
        .D(buff_wdata_n_17),
        .Q(m_axi_gmem2_WDATA[15]),
        .R(\bus_wide_gen.data_buf060_out ));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf_reg[23]_0 ),
        .D(buff_wdata_n_24),
        .Q(m_axi_gmem2_WDATA[16]),
        .R(\bus_wide_gen.data_buf052_out ));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf_reg[23]_0 ),
        .D(buff_wdata_n_23),
        .Q(m_axi_gmem2_WDATA[17]),
        .R(\bus_wide_gen.data_buf052_out ));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf_reg[23]_0 ),
        .D(buff_wdata_n_22),
        .Q(m_axi_gmem2_WDATA[18]),
        .R(\bus_wide_gen.data_buf052_out ));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf_reg[23]_0 ),
        .D(buff_wdata_n_21),
        .Q(m_axi_gmem2_WDATA[19]),
        .R(\bus_wide_gen.data_buf052_out ));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf069_out ),
        .D(buff_wdata_n_23),
        .Q(m_axi_gmem2_WDATA[1]),
        .R(\bus_wide_gen.data_buf068_out ));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf_reg[23]_0 ),
        .D(buff_wdata_n_20),
        .Q(m_axi_gmem2_WDATA[20]),
        .R(\bus_wide_gen.data_buf052_out ));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf_reg[23]_0 ),
        .D(buff_wdata_n_19),
        .Q(m_axi_gmem2_WDATA[21]),
        .R(\bus_wide_gen.data_buf052_out ));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf_reg[23]_0 ),
        .D(buff_wdata_n_18),
        .Q(m_axi_gmem2_WDATA[22]),
        .R(\bus_wide_gen.data_buf052_out ));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf_reg[23]_0 ),
        .D(buff_wdata_n_17),
        .Q(m_axi_gmem2_WDATA[23]),
        .R(\bus_wide_gen.data_buf052_out ));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf046_out ),
        .D(buff_wdata_n_24),
        .Q(m_axi_gmem2_WDATA[24]),
        .R(\bus_wide_gen.data_buf0 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf046_out ),
        .D(buff_wdata_n_23),
        .Q(m_axi_gmem2_WDATA[25]),
        .R(\bus_wide_gen.data_buf0 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf046_out ),
        .D(buff_wdata_n_22),
        .Q(m_axi_gmem2_WDATA[26]),
        .R(\bus_wide_gen.data_buf0 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf046_out ),
        .D(buff_wdata_n_21),
        .Q(m_axi_gmem2_WDATA[27]),
        .R(\bus_wide_gen.data_buf0 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf046_out ),
        .D(buff_wdata_n_20),
        .Q(m_axi_gmem2_WDATA[28]),
        .R(\bus_wide_gen.data_buf0 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf046_out ),
        .D(buff_wdata_n_19),
        .Q(m_axi_gmem2_WDATA[29]),
        .R(\bus_wide_gen.data_buf0 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf069_out ),
        .D(buff_wdata_n_22),
        .Q(m_axi_gmem2_WDATA[2]),
        .R(\bus_wide_gen.data_buf068_out ));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf046_out ),
        .D(buff_wdata_n_18),
        .Q(m_axi_gmem2_WDATA[30]),
        .R(\bus_wide_gen.data_buf0 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf046_out ),
        .D(buff_wdata_n_17),
        .Q(m_axi_gmem2_WDATA[31]),
        .R(\bus_wide_gen.data_buf0 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf069_out ),
        .D(buff_wdata_n_21),
        .Q(m_axi_gmem2_WDATA[3]),
        .R(\bus_wide_gen.data_buf068_out ));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf069_out ),
        .D(buff_wdata_n_20),
        .Q(m_axi_gmem2_WDATA[4]),
        .R(\bus_wide_gen.data_buf068_out ));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf069_out ),
        .D(buff_wdata_n_19),
        .Q(m_axi_gmem2_WDATA[5]),
        .R(\bus_wide_gen.data_buf068_out ));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf069_out ),
        .D(buff_wdata_n_18),
        .Q(m_axi_gmem2_WDATA[6]),
        .R(\bus_wide_gen.data_buf068_out ));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf069_out ),
        .D(buff_wdata_n_17),
        .Q(m_axi_gmem2_WDATA[7]),
        .R(\bus_wide_gen.data_buf068_out ));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf062_out ),
        .D(buff_wdata_n_24),
        .Q(m_axi_gmem2_WDATA[8]),
        .R(\bus_wide_gen.data_buf060_out ));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf062_out ),
        .D(buff_wdata_n_23),
        .Q(m_axi_gmem2_WDATA[9]),
        .R(\bus_wide_gen.data_buf060_out ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_fifo \bus_wide_gen.fifo_burst 
       (.AWVALID_Dummy(AWVALID_Dummy),
        .CO(last_sect),
        .E(p_79_in),
        .Q(\bus_wide_gen.len_cnt_reg ),
        .SR(\bus_wide_gen.data_buf0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.fifo_burst_n_24 ),
        .ap_rst_n_1(\bus_wide_gen.fifo_burst_n_25 ),
        .ap_rst_n_2(\bus_wide_gen.fifo_burst_n_29 ),
        .ap_rst_n_3(\bus_wide_gen.fifo_burst_n_31 ),
        .ap_rst_n_4(\bus_wide_gen.fifo_burst_n_33 ),
        .ap_rst_n_5(\bus_wide_gen.fifo_burst_n_34 ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .burst_valid(burst_valid),
        .\bus_wide_gen.WVALID_Dummy_reg (WVALID_Dummy),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.pad_oh_reg_reg[2] (\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ),
        .\bus_wide_gen.pad_oh_reg_reg[3] (\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ),
        .\bus_wide_gen.ready_for_data__0 (\bus_wide_gen.ready_for_data__0 ),
        .\bus_wide_gen.strb_buf_reg[1] (tmp_strb),
        .\could_multi_bursts.awaddr_buf_reg[63] (\could_multi_bursts.loop_cnt_reg ),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.last_sect_buf_reg (\bus_wide_gen.fifo_burst_n_23 ),
        .\could_multi_bursts.last_sect_buf_reg_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .\could_multi_bursts.loop_cnt_reg[2] (\bus_wide_gen.fifo_burst_n_19 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .\could_multi_bursts.sect_handling_reg (\bus_wide_gen.fifo_burst_n_21 ),
        .\could_multi_bursts.sect_handling_reg_0 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .data_valid(data_valid),
        .empty_n_reg_0(\bus_wide_gen.fifo_burst_n_22 ),
        .empty_n_reg_1(\bus_wide_gen.fifo_burst_n_26 ),
        .empty_n_reg_2(\bus_wide_gen.fifo_burst_n_27 ),
        .empty_n_reg_3(\bus_wide_gen.fifo_burst_n_28 ),
        .empty_n_reg_4(\bus_wide_gen.fifo_burst_n_36 ),
        .empty_n_reg_5(\bus_wide_gen.fifo_burst_n_37 ),
        .empty_n_reg_6(\bus_wide_gen.fifo_burst_n_38 ),
        .\end_addr_buf_reg[0] (\bus_wide_gen.fifo_burst_n_40 ),
        .\end_addr_buf_reg[1] (\bus_wide_gen.fifo_burst_n_39 ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_i_3({\sect_len_buf_reg_n_0_[9] ,\sect_len_buf_reg_n_0_[8] ,\sect_len_buf_reg_n_0_[7] ,\sect_len_buf_reg_n_0_[6] ,\sect_len_buf_reg_n_0_[5] ,\sect_len_buf_reg_n_0_[4] ,\sect_len_buf_reg_n_0_[3] ,\sect_len_buf_reg_n_0_[2] ,\sect_len_buf_reg_n_0_[1] ,\sect_len_buf_reg_n_0_[0] }),
        .in(invalid_len_event_reg2),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWREADY_0(\bus_wide_gen.fifo_burst_n_35 ),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB),
        .p_75_in(p_75_in),
        .\q_reg[10]_0 (\bus_wide_gen.data_buf068_out ),
        .\q_reg[10]_1 (\bus_wide_gen.data_buf062_out ),
        .\q_reg[10]_2 (\bus_wide_gen.data_buf069_out ),
        .\q_reg[10]_3 (\bus_wide_gen.data_buf046_out ),
        .\q_reg[11]_0 (p_0_in53_in),
        .\q_reg[11]_1 (\bus_wide_gen.data_buf060_out ),
        .\q_reg[11]_2 ({\sect_addr_buf_reg_n_0_[1] ,\sect_addr_buf_reg_n_0_[0] }),
        .\q_reg[9]_0 (\bus_wide_gen.data_buf052_out ),
        .req_en__17(req_en__17),
        .\sect_addr_buf_reg[1] (first_sect),
        .\sect_end_buf_reg[0] (\sect_end_buf_reg_n_0_[0] ),
        .\sect_end_buf_reg[1] (\sect_end_buf_reg_n_0_[1] ),
        .\sect_end_buf_reg[1]_0 ({\end_addr_buf_reg_n_0_[1] ,\end_addr_buf_reg_n_0_[0] }),
        .\sect_len_buf_reg[3] (awlen_tmp),
        .\sect_len_buf_reg[5] (\bus_wide_gen.fifo_burst_n_18 ),
        .\sect_len_buf_reg[8] (\bus_wide_gen.fifo_burst_n_17 ),
        .wreq_handling_reg(align_len0),
        .wreq_handling_reg_0(\bus_wide_gen.fifo_burst_n_20 ),
        .wreq_handling_reg_1(wreq_handling_reg_n_0),
        .wreq_handling_reg_2(fifo_wreq_valid_buf_reg_n_0));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_22 ),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \bus_wide_gen.len_cnt[0]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[1]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair660" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[2]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt_reg [0]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bus_wide_gen.len_cnt[3]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt_reg [1]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [2]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair599" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bus_wide_gen.len_cnt[4]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt_reg [2]),
        .I1(\bus_wide_gen.len_cnt_reg [0]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [3]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \bus_wide_gen.len_cnt[5]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt_reg [3]),
        .I1(\bus_wide_gen.len_cnt_reg [1]),
        .I2(\bus_wide_gen.len_cnt_reg [0]),
        .I3(\bus_wide_gen.len_cnt_reg [2]),
        .I4(\bus_wide_gen.len_cnt_reg [4]),
        .I5(\bus_wide_gen.len_cnt_reg [5]),
        .O(p_0_in__0[5]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bus_wide_gen.len_cnt[6]_i_1__1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4__1_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .O(p_0_in__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair658" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bus_wide_gen.len_cnt[7]_i_3__1 
       (.I0(\bus_wide_gen.len_cnt[7]_i_4__1_n_0 ),
        .I1(\bus_wide_gen.len_cnt_reg [6]),
        .I2(\bus_wide_gen.len_cnt_reg [7]),
        .O(p_0_in__0[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \bus_wide_gen.len_cnt[7]_i_4__1 
       (.I0(\bus_wide_gen.len_cnt_reg [5]),
        .I1(\bus_wide_gen.len_cnt_reg [3]),
        .I2(\bus_wide_gen.len_cnt_reg [1]),
        .I3(\bus_wide_gen.len_cnt_reg [0]),
        .I4(\bus_wide_gen.len_cnt_reg [2]),
        .I5(\bus_wide_gen.len_cnt_reg [4]),
        .O(\bus_wide_gen.len_cnt[7]_i_4__1_n_0 ));
  FDRE \bus_wide_gen.len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(p_79_in),
        .D(p_0_in__0[0]),
        .Q(\bus_wide_gen.len_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_26 ));
  FDRE \bus_wide_gen.len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(p_79_in),
        .D(p_0_in__0[1]),
        .Q(\bus_wide_gen.len_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_26 ));
  FDRE \bus_wide_gen.len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(p_79_in),
        .D(p_0_in__0[2]),
        .Q(\bus_wide_gen.len_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_26 ));
  FDRE \bus_wide_gen.len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(p_79_in),
        .D(p_0_in__0[3]),
        .Q(\bus_wide_gen.len_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_26 ));
  FDRE \bus_wide_gen.len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(p_79_in),
        .D(p_0_in__0[4]),
        .Q(\bus_wide_gen.len_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_26 ));
  FDRE \bus_wide_gen.len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(p_79_in),
        .D(p_0_in__0[5]),
        .Q(\bus_wide_gen.len_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_26 ));
  FDRE \bus_wide_gen.len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(p_79_in),
        .D(p_0_in__0[6]),
        .Q(\bus_wide_gen.len_cnt_reg [6]),
        .R(\bus_wide_gen.fifo_burst_n_26 ));
  FDRE \bus_wide_gen.len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(p_79_in),
        .D(p_0_in__0[7]),
        .Q(\bus_wide_gen.len_cnt_reg [7]),
        .R(\bus_wide_gen.fifo_burst_n_26 ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_38 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.pad_oh_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_37 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.pad_oh_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_36 ),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \bus_wide_gen.strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_33 ),
        .Q(m_axi_gmem2_WSTRB[0]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_29 ),
        .Q(m_axi_gmem2_WSTRB[1]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_31 ),
        .Q(m_axi_gmem2_WSTRB[2]),
        .R(1'b0));
  FDRE \bus_wide_gen.strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_34 ),
        .Q(m_axi_gmem2_WSTRB[3]),
        .R(1'b0));
  FDRE \could_multi_bursts.AWVALID_Dummy_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_35 ),
        .Q(AWVALID_Dummy),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[10]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[10] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[10]),
        .O(awaddr_tmp[10]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[11]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[11] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[11]),
        .O(awaddr_tmp[11]));
  (* SOFT_HLUTNM = "soft_lutpair653" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[12]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[12] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[12]),
        .O(awaddr_tmp[12]));
  (* SOFT_HLUTNM = "soft_lutpair652" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[13]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[13] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[13]),
        .O(awaddr_tmp[13]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[14]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[14] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[14]),
        .O(awaddr_tmp[14]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[15]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[15] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[15]),
        .O(awaddr_tmp[15]));
  (* SOFT_HLUTNM = "soft_lutpair625" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[16]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[16] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[16]),
        .O(awaddr_tmp[16]));
  (* SOFT_HLUTNM = "soft_lutpair624" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[17]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[17] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[17]),
        .O(awaddr_tmp[17]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[18]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[18] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[18]),
        .O(awaddr_tmp[18]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[19]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[19] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[19]),
        .O(awaddr_tmp[19]));
  (* SOFT_HLUTNM = "soft_lutpair623" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[20]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[20] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[20]),
        .O(awaddr_tmp[20]));
  (* SOFT_HLUTNM = "soft_lutpair622" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[21]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[21] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[21]),
        .O(awaddr_tmp[21]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[22]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[22] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[22]),
        .O(awaddr_tmp[22]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[23]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[23] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[23]),
        .O(awaddr_tmp[23]));
  (* SOFT_HLUTNM = "soft_lutpair621" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[24]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[24] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[24]),
        .O(awaddr_tmp[24]));
  (* SOFT_HLUTNM = "soft_lutpair620" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[25]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[25] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[25]),
        .O(awaddr_tmp[25]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[26]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[26] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[26]),
        .O(awaddr_tmp[26]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[27]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[27] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[27]),
        .O(awaddr_tmp[27]));
  (* SOFT_HLUTNM = "soft_lutpair619" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[28]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[28] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[28]),
        .O(awaddr_tmp[28]));
  (* SOFT_HLUTNM = "soft_lutpair618" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[29]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[29] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[29]),
        .O(awaddr_tmp[29]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[2]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[2] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[2]),
        .O(awaddr_tmp[2]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[30]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[30] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[30]),
        .O(awaddr_tmp[30]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[31]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[31] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[31]),
        .O(awaddr_tmp[31]));
  (* SOFT_HLUTNM = "soft_lutpair617" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[32]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[32] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[32]),
        .O(awaddr_tmp[32]));
  (* SOFT_HLUTNM = "soft_lutpair616" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[33]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[33] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[33]),
        .O(awaddr_tmp[33]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[34]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[34] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[34]),
        .O(awaddr_tmp[34]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[35]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[35] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[35]),
        .O(awaddr_tmp[35]));
  (* SOFT_HLUTNM = "soft_lutpair615" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[36]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[36] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[36]),
        .O(awaddr_tmp[36]));
  (* SOFT_HLUTNM = "soft_lutpair614" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[37]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[37] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[37]),
        .O(awaddr_tmp[37]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[38]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[38] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[38]),
        .O(awaddr_tmp[38]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[39]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[39] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[39]),
        .O(awaddr_tmp[39]));
  (* SOFT_HLUTNM = "soft_lutpair657" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[3]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[3] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[3]),
        .O(awaddr_tmp[3]));
  (* SOFT_HLUTNM = "soft_lutpair613" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[40]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[40] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[40]),
        .O(awaddr_tmp[40]));
  (* SOFT_HLUTNM = "soft_lutpair612" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[41]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[41] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[41]),
        .O(awaddr_tmp[41]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[42]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[42] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[42]),
        .O(awaddr_tmp[42]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[43]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[43] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[43]),
        .O(awaddr_tmp[43]));
  (* SOFT_HLUTNM = "soft_lutpair611" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[44]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[44] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[44]),
        .O(awaddr_tmp[44]));
  (* SOFT_HLUTNM = "soft_lutpair610" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[45]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[45] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[45]),
        .O(awaddr_tmp[45]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[46]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[46] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[46]),
        .O(awaddr_tmp[46]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[47]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[47] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[47]),
        .O(awaddr_tmp[47]));
  (* SOFT_HLUTNM = "soft_lutpair609" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[48]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[48] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[48]),
        .O(awaddr_tmp[48]));
  (* SOFT_HLUTNM = "soft_lutpair608" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[49]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[49] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[49]),
        .O(awaddr_tmp[49]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[4]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[4] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[4]),
        .O(awaddr_tmp[4]));
  LUT4 #(
    .INIT(16'h9666)) 
    \could_multi_bursts.awaddr_buf[4]_i_3 
       (.I0(m_axi_gmem2_AWADDR[2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \could_multi_bursts.awaddr_buf[4]_i_4 
       (.I0(m_axi_gmem2_AWADDR[1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \could_multi_bursts.awaddr_buf[4]_i_5 
       (.I0(m_axi_gmem2_AWADDR[0]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[50]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[50] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[50]),
        .O(awaddr_tmp[50]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[51]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[51] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[51]),
        .O(awaddr_tmp[51]));
  (* SOFT_HLUTNM = "soft_lutpair607" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[52]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[52] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[52]),
        .O(awaddr_tmp[52]));
  (* SOFT_HLUTNM = "soft_lutpair606" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[53]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[53] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[53]),
        .O(awaddr_tmp[53]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[54]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[54] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[54]),
        .O(awaddr_tmp[54]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[55]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[55] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[55]),
        .O(awaddr_tmp[55]));
  (* SOFT_HLUTNM = "soft_lutpair605" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[56]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[56] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[56]),
        .O(awaddr_tmp[56]));
  (* SOFT_HLUTNM = "soft_lutpair604" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[57]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[57] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[57]),
        .O(awaddr_tmp[57]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[58]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[58] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[58]),
        .O(awaddr_tmp[58]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[59]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[59] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[59]),
        .O(awaddr_tmp[59]));
  (* SOFT_HLUTNM = "soft_lutpair656" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[5]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[5] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[5]),
        .O(awaddr_tmp[5]));
  (* SOFT_HLUTNM = "soft_lutpair603" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[60]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[60] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[60]),
        .O(awaddr_tmp[60]));
  (* SOFT_HLUTNM = "soft_lutpair602" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[61]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[61] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[61]),
        .O(awaddr_tmp[61]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[62]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[62] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[62]),
        .O(awaddr_tmp[62]));
  (* SOFT_HLUTNM = "soft_lutpair601" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[63]_i_2 
       (.I0(\sect_addr_buf_reg_n_0_[63] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[63]),
        .O(awaddr_tmp[63]));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[6]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[6] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[6]),
        .O(awaddr_tmp[6]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[7]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[7] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[7]),
        .O(awaddr_tmp[7]));
  (* SOFT_HLUTNM = "soft_lutpair655" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[8]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[8] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[8]),
        .O(awaddr_tmp[8]));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \could_multi_bursts.awaddr_buf[8]_i_3 
       (.I0(m_axi_gmem2_AWADDR[4]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h96666666)) 
    \could_multi_bursts.awaddr_buf[8]_i_4 
       (.I0(m_axi_gmem2_AWADDR[3]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I3(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .O(\could_multi_bursts.awaddr_buf[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair654" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.awaddr_buf[9]_i_1 
       (.I0(\sect_addr_buf_reg_n_0_[9] ),
        .I1(\bus_wide_gen.fifo_burst_n_19 ),
        .I2(data1[9]),
        .O(awaddr_tmp[9]));
  FDRE \could_multi_bursts.awaddr_buf_reg[10] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[10]),
        .Q(m_axi_gmem2_AWADDR[8]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[11] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[11]),
        .Q(m_axi_gmem2_AWADDR[9]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[12] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[12]),
        .Q(m_axi_gmem2_AWADDR[10]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[12]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,m_axi_gmem2_AWADDR[8:7]}),
        .O(data1[12:9]),
        .S(m_axi_gmem2_AWADDR[10:7]));
  FDRE \could_multi_bursts.awaddr_buf_reg[13] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[13]),
        .Q(m_axi_gmem2_AWADDR[11]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[14] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[14]),
        .Q(m_axi_gmem2_AWADDR[12]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[15] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[15]),
        .Q(m_axi_gmem2_AWADDR[13]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[16] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[16]),
        .Q(m_axi_gmem2_AWADDR[14]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[16]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[12]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[16:13]),
        .S(m_axi_gmem2_AWADDR[14:11]));
  FDRE \could_multi_bursts.awaddr_buf_reg[17] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[17]),
        .Q(m_axi_gmem2_AWADDR[15]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[18] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[18]),
        .Q(m_axi_gmem2_AWADDR[16]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[19] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[19]),
        .Q(m_axi_gmem2_AWADDR[17]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[20] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[20]),
        .Q(m_axi_gmem2_AWADDR[18]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[20]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[16]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[20:17]),
        .S(m_axi_gmem2_AWADDR[18:15]));
  FDRE \could_multi_bursts.awaddr_buf_reg[21] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[21]),
        .Q(m_axi_gmem2_AWADDR[19]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[22] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[22]),
        .Q(m_axi_gmem2_AWADDR[20]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[23] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[23]),
        .Q(m_axi_gmem2_AWADDR[21]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[24] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[24]),
        .Q(m_axi_gmem2_AWADDR[22]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[24]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[20]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[24:21]),
        .S(m_axi_gmem2_AWADDR[22:19]));
  FDRE \could_multi_bursts.awaddr_buf_reg[25] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[25]),
        .Q(m_axi_gmem2_AWADDR[23]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[26] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[26]),
        .Q(m_axi_gmem2_AWADDR[24]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[27] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[27]),
        .Q(m_axi_gmem2_AWADDR[25]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[28] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[28]),
        .Q(m_axi_gmem2_AWADDR[26]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[28]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[24]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[28:25]),
        .S(m_axi_gmem2_AWADDR[26:23]));
  FDRE \could_multi_bursts.awaddr_buf_reg[29] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[29]),
        .Q(m_axi_gmem2_AWADDR[27]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[2]),
        .Q(m_axi_gmem2_AWADDR[0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[30] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[30]),
        .Q(m_axi_gmem2_AWADDR[28]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[31] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[31]),
        .Q(m_axi_gmem2_AWADDR[29]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[32] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[32]),
        .Q(m_axi_gmem2_AWADDR[30]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[32]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[28]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[32:29]),
        .S(m_axi_gmem2_AWADDR[30:27]));
  FDRE \could_multi_bursts.awaddr_buf_reg[33] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[33]),
        .Q(m_axi_gmem2_AWADDR[31]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[34] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[34]),
        .Q(m_axi_gmem2_AWADDR[32]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[35] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[35]),
        .Q(m_axi_gmem2_AWADDR[33]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[36] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[36]),
        .Q(m_axi_gmem2_AWADDR[34]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[36]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[32]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[36:33]),
        .S(m_axi_gmem2_AWADDR[34:31]));
  FDRE \could_multi_bursts.awaddr_buf_reg[37] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[37]),
        .Q(m_axi_gmem2_AWADDR[35]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[38] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[38]),
        .Q(m_axi_gmem2_AWADDR[36]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[39] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[39]),
        .Q(m_axi_gmem2_AWADDR[37]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[3]),
        .Q(m_axi_gmem2_AWADDR[1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[40] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[40]),
        .Q(m_axi_gmem2_AWADDR[38]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[40]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[36]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[40:37]),
        .S(m_axi_gmem2_AWADDR[38:35]));
  FDRE \could_multi_bursts.awaddr_buf_reg[41] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[41]),
        .Q(m_axi_gmem2_AWADDR[39]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[42] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[42]),
        .Q(m_axi_gmem2_AWADDR[40]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[43] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[43]),
        .Q(m_axi_gmem2_AWADDR[41]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[44] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[44]),
        .Q(m_axi_gmem2_AWADDR[42]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[44]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[40]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[44:41]),
        .S(m_axi_gmem2_AWADDR[42:39]));
  FDRE \could_multi_bursts.awaddr_buf_reg[45] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[45]),
        .Q(m_axi_gmem2_AWADDR[43]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[46] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[46]),
        .Q(m_axi_gmem2_AWADDR[44]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[47] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[47]),
        .Q(m_axi_gmem2_AWADDR[45]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[48] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[48]),
        .Q(m_axi_gmem2_AWADDR[46]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[48]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[44]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[48:45]),
        .S(m_axi_gmem2_AWADDR[46:43]));
  FDRE \could_multi_bursts.awaddr_buf_reg[49] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[49]),
        .Q(m_axi_gmem2_AWADDR[47]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[4]),
        .Q(m_axi_gmem2_AWADDR[2]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({m_axi_gmem2_AWADDR[2:0],1'b0}),
        .O({data1[4:2],\NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED [0]}),
        .S({\could_multi_bursts.awaddr_buf[4]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_4_n_0 ,\could_multi_bursts.awaddr_buf[4]_i_5_n_0 ,1'b0}));
  FDRE \could_multi_bursts.awaddr_buf_reg[50] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[50]),
        .Q(m_axi_gmem2_AWADDR[48]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[51] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[51]),
        .Q(m_axi_gmem2_AWADDR[49]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[52] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[52]),
        .Q(m_axi_gmem2_AWADDR[50]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[52]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[48]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[52:49]),
        .S(m_axi_gmem2_AWADDR[50:47]));
  FDRE \could_multi_bursts.awaddr_buf_reg[53] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[53]),
        .Q(m_axi_gmem2_AWADDR[51]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[54] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[54]),
        .Q(m_axi_gmem2_AWADDR[52]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[55] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[55]),
        .Q(m_axi_gmem2_AWADDR[53]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[56] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[56]),
        .Q(m_axi_gmem2_AWADDR[54]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[56]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[52]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[56:53]),
        .S(m_axi_gmem2_AWADDR[54:51]));
  FDRE \could_multi_bursts.awaddr_buf_reg[57] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[57]),
        .Q(m_axi_gmem2_AWADDR[55]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[58] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[58]),
        .Q(m_axi_gmem2_AWADDR[56]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[59] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[59]),
        .Q(m_axi_gmem2_AWADDR[57]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[5]),
        .Q(m_axi_gmem2_AWADDR[3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[60] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[60]),
        .Q(m_axi_gmem2_AWADDR[58]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[60]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[56]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[60:57]),
        .S(m_axi_gmem2_AWADDR[58:55]));
  FDRE \could_multi_bursts.awaddr_buf_reg[61] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[61]),
        .Q(m_axi_gmem2_AWADDR[59]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[62] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[62]),
        .Q(m_axi_gmem2_AWADDR[60]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[63] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[63]),
        .Q(m_axi_gmem2_AWADDR[61]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[63]_i_4 
       (.CI(\could_multi_bursts.awaddr_buf_reg[60]_i_2_n_0 ),
        .CO({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_4_CO_UNCONNECTED [3:2],\could_multi_bursts.awaddr_buf_reg[63]_i_4_n_2 ,\could_multi_bursts.awaddr_buf_reg[63]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.awaddr_buf_reg[63]_i_4_O_UNCONNECTED [3],data1[63:61]}),
        .S({1'b0,m_axi_gmem2_AWADDR[61:59]}));
  FDRE \could_multi_bursts.awaddr_buf_reg[6] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[6]),
        .Q(m_axi_gmem2_AWADDR[4]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[7] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[7]),
        .Q(m_axi_gmem2_AWADDR[5]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awaddr_buf_reg[8] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[8]),
        .Q(m_axi_gmem2_AWADDR[6]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \could_multi_bursts.awaddr_buf_reg[8]_i_2 
       (.CI(\could_multi_bursts.awaddr_buf_reg[4]_i_2_n_0 ),
        .CO({\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_0 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_1 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2 ,\could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(m_axi_gmem2_AWADDR[6:3]),
        .O(data1[8:5]),
        .S({m_axi_gmem2_AWADDR[6:5],\could_multi_bursts.awaddr_buf[8]_i_3_n_0 ,\could_multi_bursts.awaddr_buf[8]_i_4_n_0 }));
  FDRE \could_multi_bursts.awaddr_buf_reg[9] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awaddr_tmp[9]),
        .Q(m_axi_gmem2_AWADDR[7]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[0]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[1]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[2]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.awlen_buf_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(awlen_tmp[3]),
        .Q(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .R(ap_rst_n_inv));
  FDRE \could_multi_bursts.last_sect_buf_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_23 ),
        .Q(\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .R(ap_rst_n_inv));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.loop_cnt[0]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \could_multi_bursts.loop_cnt[1]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair659" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \could_multi_bursts.loop_cnt[2]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [0]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \could_multi_bursts.loop_cnt[3]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [1]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [2]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair598" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \could_multi_bursts.loop_cnt[4]_i_1__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [2]),
        .I1(\could_multi_bursts.loop_cnt_reg [0]),
        .I2(\could_multi_bursts.loop_cnt_reg [1]),
        .I3(\could_multi_bursts.loop_cnt_reg [3]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \could_multi_bursts.loop_cnt[5]_i_2__1 
       (.I0(\could_multi_bursts.loop_cnt_reg [3]),
        .I1(\could_multi_bursts.loop_cnt_reg [1]),
        .I2(\could_multi_bursts.loop_cnt_reg [0]),
        .I3(\could_multi_bursts.loop_cnt_reg [2]),
        .I4(\could_multi_bursts.loop_cnt_reg [4]),
        .I5(\could_multi_bursts.loop_cnt_reg [5]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[0]),
        .Q(\could_multi_bursts.loop_cnt_reg [0]),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[1]),
        .Q(\could_multi_bursts.loop_cnt_reg [1]),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[2]),
        .Q(\could_multi_bursts.loop_cnt_reg [2]),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[3]),
        .Q(\could_multi_bursts.loop_cnt_reg [3]),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[4]),
        .Q(\could_multi_bursts.loop_cnt_reg [4]),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.next_loop ),
        .D(p_0_in[5]),
        .Q(\could_multi_bursts.loop_cnt_reg [5]),
        .R(\bus_wide_gen.fifo_burst_n_24 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_21 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_2 
       (.I0(\start_addr_reg_n_0_[11] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_3 
       (.I0(\start_addr_reg_n_0_[10] ),
        .I1(\align_len_reg_n_0_[10] ),
        .O(\end_addr_buf[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_4 
       (.I0(\start_addr_reg_n_0_[9] ),
        .I1(\align_len_reg_n_0_[9] ),
        .O(\end_addr_buf[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[11]_i_5 
       (.I0(\start_addr_reg_n_0_[8] ),
        .I1(\align_len_reg_n_0_[8] ),
        .O(\end_addr_buf[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_2 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_3 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_4 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[15]_i_5 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_2 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_3 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_4 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[19]_i_5 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_2 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_3 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_4 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[23]_i_5 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_2 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_3 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_4 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[27]_i_5 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_2 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_3 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_4 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[31]_i_5 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(\align_len_reg_n_0_[31] ),
        .O(\end_addr_buf[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_2 
       (.I0(\start_addr_reg_n_0_[3] ),
        .I1(\align_len_reg_n_0_[3] ),
        .O(\end_addr_buf[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_3 
       (.I0(\start_addr_reg_n_0_[2] ),
        .I1(\align_len_reg_n_0_[2] ),
        .O(\end_addr_buf[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_4 
       (.I0(\start_addr_reg_n_0_[1] ),
        .I1(\align_len_reg_n_0_[1] ),
        .O(\end_addr_buf[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[3]_i_5 
       (.I0(\start_addr_reg_n_0_[0] ),
        .I1(\align_len_reg_n_0_[0] ),
        .O(\end_addr_buf[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_2 
       (.I0(\start_addr_reg_n_0_[7] ),
        .I1(\align_len_reg_n_0_[7] ),
        .O(\end_addr_buf[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_3 
       (.I0(\start_addr_reg_n_0_[6] ),
        .I1(\align_len_reg_n_0_[6] ),
        .O(\end_addr_buf[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_4 
       (.I0(\start_addr_reg_n_0_[5] ),
        .I1(\align_len_reg_n_0_[5] ),
        .O(\end_addr_buf[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_addr_buf[7]_i_5 
       (.I0(\start_addr_reg_n_0_[4] ),
        .I1(\align_len_reg_n_0_[4] ),
        .O(\end_addr_buf[7]_i_5_n_0 ));
  FDRE \end_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[0]),
        .Q(\end_addr_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[10]),
        .Q(\end_addr_buf_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[11]),
        .Q(\end_addr_buf_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[11]_i_1__1 
       (.CI(\end_addr_buf_reg[7]_i_1__1_n_0 ),
        .CO({\end_addr_buf_reg[11]_i_1__1_n_0 ,\end_addr_buf_reg[11]_i_1__1_n_1 ,\end_addr_buf_reg[11]_i_1__1_n_2 ,\end_addr_buf_reg[11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[11] ,\start_addr_reg_n_0_[10] ,\start_addr_reg_n_0_[9] ,\start_addr_reg_n_0_[8] }),
        .O(end_addr[11:8]),
        .S({\end_addr_buf[11]_i_2_n_0 ,\end_addr_buf[11]_i_3_n_0 ,\end_addr_buf[11]_i_4_n_0 ,\end_addr_buf[11]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[12]),
        .Q(p_0_in0_in[0]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[13]),
        .Q(p_0_in0_in[1]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[14]),
        .Q(p_0_in0_in[2]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[15]),
        .Q(p_0_in0_in[3]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[15]_i_1__1 
       (.CI(\end_addr_buf_reg[11]_i_1__1_n_0 ),
        .CO({\end_addr_buf_reg[15]_i_1__1_n_0 ,\end_addr_buf_reg[15]_i_1__1_n_1 ,\end_addr_buf_reg[15]_i_1__1_n_2 ,\end_addr_buf_reg[15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .O(end_addr[15:12]),
        .S({\end_addr_buf[15]_i_2_n_0 ,\end_addr_buf[15]_i_3_n_0 ,\end_addr_buf[15]_i_4_n_0 ,\end_addr_buf[15]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[16]),
        .Q(p_0_in0_in[4]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[17]),
        .Q(p_0_in0_in[5]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[18]),
        .Q(p_0_in0_in[6]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[19]),
        .Q(p_0_in0_in[7]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[19]_i_1__1 
       (.CI(\end_addr_buf_reg[15]_i_1__1_n_0 ),
        .CO({\end_addr_buf_reg[19]_i_1__1_n_0 ,\end_addr_buf_reg[19]_i_1__1_n_1 ,\end_addr_buf_reg[19]_i_1__1_n_2 ,\end_addr_buf_reg[19]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] }),
        .O(end_addr[19:16]),
        .S({\end_addr_buf[19]_i_2_n_0 ,\end_addr_buf[19]_i_3_n_0 ,\end_addr_buf[19]_i_4_n_0 ,\end_addr_buf[19]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[1]),
        .Q(\end_addr_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[20]),
        .Q(p_0_in0_in[8]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[21]),
        .Q(p_0_in0_in[9]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[22]),
        .Q(p_0_in0_in[10]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[23]),
        .Q(p_0_in0_in[11]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[23]_i_1__1 
       (.CI(\end_addr_buf_reg[19]_i_1__1_n_0 ),
        .CO({\end_addr_buf_reg[23]_i_1__1_n_0 ,\end_addr_buf_reg[23]_i_1__1_n_1 ,\end_addr_buf_reg[23]_i_1__1_n_2 ,\end_addr_buf_reg[23]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] }),
        .O(end_addr[23:20]),
        .S({\end_addr_buf[23]_i_2_n_0 ,\end_addr_buf[23]_i_3_n_0 ,\end_addr_buf[23]_i_4_n_0 ,\end_addr_buf[23]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[24]),
        .Q(p_0_in0_in[12]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[25]),
        .Q(p_0_in0_in[13]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[26]),
        .Q(p_0_in0_in[14]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[27]),
        .Q(p_0_in0_in[15]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[27]_i_1__1 
       (.CI(\end_addr_buf_reg[23]_i_1__1_n_0 ),
        .CO({\end_addr_buf_reg[27]_i_1__1_n_0 ,\end_addr_buf_reg[27]_i_1__1_n_1 ,\end_addr_buf_reg[27]_i_1__1_n_2 ,\end_addr_buf_reg[27]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] }),
        .O(end_addr[27:24]),
        .S({\end_addr_buf[27]_i_2_n_0 ,\end_addr_buf[27]_i_3_n_0 ,\end_addr_buf[27]_i_4_n_0 ,\end_addr_buf[27]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[28]),
        .Q(p_0_in0_in[16]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[29]),
        .Q(p_0_in0_in[17]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[2]),
        .Q(\end_addr_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[30]),
        .Q(p_0_in0_in[18]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[31]),
        .Q(p_0_in0_in[19]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[31]_i_1__1 
       (.CI(\end_addr_buf_reg[27]_i_1__1_n_0 ),
        .CO({\end_addr_buf_reg[31]_i_1__1_n_0 ,\end_addr_buf_reg[31]_i_1__1_n_1 ,\end_addr_buf_reg[31]_i_1__1_n_2 ,\end_addr_buf_reg[31]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] }),
        .O(end_addr[31:28]),
        .S({\end_addr_buf[31]_i_2_n_0 ,\end_addr_buf[31]_i_3_n_0 ,\end_addr_buf[31]_i_4_n_0 ,\end_addr_buf[31]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[32]),
        .Q(p_0_in0_in[20]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[33]),
        .Q(p_0_in0_in[21]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[34]),
        .Q(p_0_in0_in[22]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[35]),
        .Q(p_0_in0_in[23]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[35]_i_1__1 
       (.CI(\end_addr_buf_reg[31]_i_1__1_n_0 ),
        .CO({\end_addr_buf_reg[35]_i_1__1_n_0 ,\end_addr_buf_reg[35]_i_1__1_n_1 ,\end_addr_buf_reg[35]_i_1__1_n_2 ,\end_addr_buf_reg[35]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[35:32]),
        .S({\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] }));
  FDRE \end_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[36]),
        .Q(p_0_in0_in[24]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[37]),
        .Q(p_0_in0_in[25]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[38]),
        .Q(p_0_in0_in[26]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[39]),
        .Q(p_0_in0_in[27]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[39]_i_1__1 
       (.CI(\end_addr_buf_reg[35]_i_1__1_n_0 ),
        .CO({\end_addr_buf_reg[39]_i_1__1_n_0 ,\end_addr_buf_reg[39]_i_1__1_n_1 ,\end_addr_buf_reg[39]_i_1__1_n_2 ,\end_addr_buf_reg[39]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[39:36]),
        .S({\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] }));
  FDRE \end_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[3]),
        .Q(\end_addr_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[3]_i_1__1 
       (.CI(1'b0),
        .CO({\end_addr_buf_reg[3]_i_1__1_n_0 ,\end_addr_buf_reg[3]_i_1__1_n_1 ,\end_addr_buf_reg[3]_i_1__1_n_2 ,\end_addr_buf_reg[3]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[3] ,\start_addr_reg_n_0_[2] ,\start_addr_reg_n_0_[1] ,\start_addr_reg_n_0_[0] }),
        .O(end_addr[3:0]),
        .S({\end_addr_buf[3]_i_2_n_0 ,\end_addr_buf[3]_i_3_n_0 ,\end_addr_buf[3]_i_4_n_0 ,\end_addr_buf[3]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[40]),
        .Q(p_0_in0_in[28]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[41]),
        .Q(p_0_in0_in[29]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[42]),
        .Q(p_0_in0_in[30]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[43]),
        .Q(p_0_in0_in[31]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[43]_i_1__1 
       (.CI(\end_addr_buf_reg[39]_i_1__1_n_0 ),
        .CO({\end_addr_buf_reg[43]_i_1__1_n_0 ,\end_addr_buf_reg[43]_i_1__1_n_1 ,\end_addr_buf_reg[43]_i_1__1_n_2 ,\end_addr_buf_reg[43]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[43:40]),
        .S({\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] }));
  FDRE \end_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[44]),
        .Q(p_0_in0_in[32]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[45]),
        .Q(p_0_in0_in[33]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[46]),
        .Q(p_0_in0_in[34]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[47]),
        .Q(p_0_in0_in[35]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[47]_i_1__1 
       (.CI(\end_addr_buf_reg[43]_i_1__1_n_0 ),
        .CO({\end_addr_buf_reg[47]_i_1__1_n_0 ,\end_addr_buf_reg[47]_i_1__1_n_1 ,\end_addr_buf_reg[47]_i_1__1_n_2 ,\end_addr_buf_reg[47]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[47:44]),
        .S({\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] }));
  FDRE \end_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[48]),
        .Q(p_0_in0_in[36]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[49]),
        .Q(p_0_in0_in[37]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[4]),
        .Q(\end_addr_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[50]),
        .Q(p_0_in0_in[38]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[51]),
        .Q(p_0_in0_in[39]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[51]_i_1__1 
       (.CI(\end_addr_buf_reg[47]_i_1__1_n_0 ),
        .CO({\end_addr_buf_reg[51]_i_1__1_n_0 ,\end_addr_buf_reg[51]_i_1__1_n_1 ,\end_addr_buf_reg[51]_i_1__1_n_2 ,\end_addr_buf_reg[51]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[51:48]),
        .S({\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] }));
  FDRE \end_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[52]),
        .Q(p_0_in0_in[40]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[53]),
        .Q(p_0_in0_in[41]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[54]),
        .Q(p_0_in0_in[42]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[55]),
        .Q(p_0_in0_in[43]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[55]_i_1__1 
       (.CI(\end_addr_buf_reg[51]_i_1__1_n_0 ),
        .CO({\end_addr_buf_reg[55]_i_1__1_n_0 ,\end_addr_buf_reg[55]_i_1__1_n_1 ,\end_addr_buf_reg[55]_i_1__1_n_2 ,\end_addr_buf_reg[55]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[55:52]),
        .S({\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] }));
  FDRE \end_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[56]),
        .Q(p_0_in0_in[44]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[57]),
        .Q(p_0_in0_in[45]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[58]),
        .Q(p_0_in0_in[46]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[59]),
        .Q(p_0_in0_in[47]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[59]_i_1__1 
       (.CI(\end_addr_buf_reg[55]_i_1__1_n_0 ),
        .CO({\end_addr_buf_reg[59]_i_1__1_n_0 ,\end_addr_buf_reg[59]_i_1__1_n_1 ,\end_addr_buf_reg[59]_i_1__1_n_2 ,\end_addr_buf_reg[59]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[59:56]),
        .S({\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] }));
  FDRE \end_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[5]),
        .Q(\end_addr_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[60]),
        .Q(p_0_in0_in[48]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[61]),
        .Q(p_0_in0_in[49]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[62]),
        .Q(p_0_in0_in[50]),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[63]),
        .Q(p_0_in0_in[51]),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[63]_i_1__1 
       (.CI(\end_addr_buf_reg[59]_i_1__1_n_0 ),
        .CO({\NLW_end_addr_buf_reg[63]_i_1__1_CO_UNCONNECTED [3],\end_addr_buf_reg[63]_i_1__1_n_1 ,\end_addr_buf_reg[63]_i_1__1_n_2 ,\end_addr_buf_reg[63]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(end_addr[63:60]),
        .S({\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] }));
  FDRE \end_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[6]),
        .Q(\end_addr_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[7]),
        .Q(\end_addr_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \end_addr_buf_reg[7]_i_1__1 
       (.CI(\end_addr_buf_reg[3]_i_1__1_n_0 ),
        .CO({\end_addr_buf_reg[7]_i_1__1_n_0 ,\end_addr_buf_reg[7]_i_1__1_n_1 ,\end_addr_buf_reg[7]_i_1__1_n_2 ,\end_addr_buf_reg[7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\start_addr_reg_n_0_[7] ,\start_addr_reg_n_0_[6] ,\start_addr_reg_n_0_[5] ,\start_addr_reg_n_0_[4] }),
        .O(end_addr[7:4]),
        .S({\end_addr_buf[7]_i_2_n_0 ,\end_addr_buf[7]_i_3_n_0 ,\end_addr_buf[7]_i_4_n_0 ,\end_addr_buf[7]_i_5_n_0 }));
  FDRE \end_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[8]),
        .Q(\end_addr_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \end_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(end_addr[9]),
        .Q(\end_addr_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_fifo__parameterized1 fifo_resp
       (.AWVALID_Dummy(AWVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\could_multi_bursts.last_loop__10 (\could_multi_bursts.last_loop__10 ),
        .\could_multi_bursts.next_loop (\could_multi_bursts.next_loop ),
        .fifo_burst_ready(fifo_burst_ready),
        .fifo_resp_ready(fifo_resp_ready),
        .fifo_wreq_valid_buf_reg(fifo_wreq_n_56),
        .fifo_wreq_valid_buf_reg_0(\could_multi_bursts.sect_handling_reg_n_0 ),
        .in(invalid_len_event_reg2),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWREADY_0(fifo_resp_n_1),
        .m_axi_gmem2_AWVALID_INST_0_i_1(WVALID_Dummy),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WREADY_0(m_axi_gmem2_WREADY_0),
        .next_resp(next_resp),
        .next_resp0(next_resp0),
        .next_resp_reg(full_n_reg),
        .push(push_0),
        .\q_reg[1]_0 (\could_multi_bursts.last_sect_buf_reg_n_0 ),
        .req_en__17(req_en__17));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_fifo__parameterized2 fifo_resp_to_user
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .data_vld_reg_0(data_vld_reg),
        .empty_n_reg_0(empty_n_reg),
        .full_n_reg_0(full_n_reg),
        .gmem2_BVALID(gmem2_BVALID),
        .p_10_in(p_10_in),
        .push(push_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_fifo__parameterized0 fifo_wreq
       (.CO(last_sect),
        .D({fifo_wreq_n_4,fifo_wreq_n_5,fifo_wreq_n_6,fifo_wreq_n_7,fifo_wreq_n_8,fifo_wreq_n_9,fifo_wreq_n_10,fifo_wreq_n_11,fifo_wreq_n_12,fifo_wreq_n_13,fifo_wreq_n_14,fifo_wreq_n_15,fifo_wreq_n_16,fifo_wreq_n_17,fifo_wreq_n_18,fifo_wreq_n_19,fifo_wreq_n_20,fifo_wreq_n_21,fifo_wreq_n_22,fifo_wreq_n_23,fifo_wreq_n_24,fifo_wreq_n_25,fifo_wreq_n_26,fifo_wreq_n_27,fifo_wreq_n_28,fifo_wreq_n_29,fifo_wreq_n_30,fifo_wreq_n_31,fifo_wreq_n_32,fifo_wreq_n_33,fifo_wreq_n_34,fifo_wreq_n_35,fifo_wreq_n_36,fifo_wreq_n_37,fifo_wreq_n_38,fifo_wreq_n_39,fifo_wreq_n_40,fifo_wreq_n_41,fifo_wreq_n_42,fifo_wreq_n_43,fifo_wreq_n_44,fifo_wreq_n_45,fifo_wreq_n_46,fifo_wreq_n_47,fifo_wreq_n_48,fifo_wreq_n_49,fifo_wreq_n_50,fifo_wreq_n_51,fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55}),
        .E(fifo_wreq_n_3),
        .Q({\start_addr_reg_n_0_[63] ,\start_addr_reg_n_0_[62] ,\start_addr_reg_n_0_[61] ,\start_addr_reg_n_0_[60] ,\start_addr_reg_n_0_[59] ,\start_addr_reg_n_0_[58] ,\start_addr_reg_n_0_[57] ,\start_addr_reg_n_0_[56] ,\start_addr_reg_n_0_[55] ,\start_addr_reg_n_0_[54] ,\start_addr_reg_n_0_[53] ,\start_addr_reg_n_0_[52] ,\start_addr_reg_n_0_[51] ,\start_addr_reg_n_0_[50] ,\start_addr_reg_n_0_[49] ,\start_addr_reg_n_0_[48] ,\start_addr_reg_n_0_[47] ,\start_addr_reg_n_0_[46] ,\start_addr_reg_n_0_[45] ,\start_addr_reg_n_0_[44] ,\start_addr_reg_n_0_[43] ,\start_addr_reg_n_0_[42] ,\start_addr_reg_n_0_[41] ,\start_addr_reg_n_0_[40] ,\start_addr_reg_n_0_[39] ,\start_addr_reg_n_0_[38] ,\start_addr_reg_n_0_[37] ,\start_addr_reg_n_0_[36] ,\start_addr_reg_n_0_[35] ,\start_addr_reg_n_0_[34] ,\start_addr_reg_n_0_[33] ,\start_addr_reg_n_0_[32] ,\start_addr_reg_n_0_[31] ,\start_addr_reg_n_0_[30] ,\start_addr_reg_n_0_[29] ,\start_addr_reg_n_0_[28] ,\start_addr_reg_n_0_[27] ,\start_addr_reg_n_0_[26] ,\start_addr_reg_n_0_[25] ,\start_addr_reg_n_0_[24] ,\start_addr_reg_n_0_[23] ,\start_addr_reg_n_0_[22] ,\start_addr_reg_n_0_[21] ,\start_addr_reg_n_0_[20] ,\start_addr_reg_n_0_[19] ,\start_addr_reg_n_0_[18] ,\start_addr_reg_n_0_[17] ,\start_addr_reg_n_0_[16] ,\start_addr_reg_n_0_[15] ,\start_addr_reg_n_0_[14] ,\start_addr_reg_n_0_[13] ,\start_addr_reg_n_0_[12] }),
        .S({fifo_wreq_n_133,fifo_wreq_n_134}),
        .SR(fifo_wreq_n_146),
        .\align_len_reg[31] (wreq_handling_reg_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\end_addr_buf_reg[63] ({fifo_wreq_n_144,fifo_wreq_n_145}),
        .fifo_wreq_valid(fifo_wreq_valid),
        .fifo_wreq_valid_buf_i_2(\bus_wide_gen.fifo_burst_n_18 ),
        .fifo_wreq_valid_buf_i_2_0(\bus_wide_gen.fifo_burst_n_17 ),
        .fifo_wreq_valid_buf_reg(fifo_wreq_valid_buf_reg_n_0),
        .fifo_wreq_valid_buf_reg_0(fifo_resp_n_1),
        .fifo_wreq_valid_buf_reg_1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .full_n_reg_0(rs2f_wreq_valid),
        .last_sect_carry__3({\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] ,\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[0] }),
        .last_sect_carry__3_0(p_0_in0_in[51:48]),
        .next_wreq(next_wreq),
        .p_75_in(p_75_in),
        .\q_reg[64]_0 (align_len0__0[0]),
        .\q_reg[68]_0 ({fifo_wreq_n_139,fifo_wreq_n_140,fifo_wreq_n_141,fifo_wreq_n_142}),
        .\q_reg[72]_0 ({fifo_wreq_n_135,fifo_wreq_n_136,fifo_wreq_n_137,fifo_wreq_n_138}),
        .\q_reg[74]_0 (fifo_wreq_n_57),
        .\q_reg[74]_1 ({fifo_wreq_data,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98,fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101,fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106,fifo_wreq_n_107,fifo_wreq_n_108,fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112,fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115,fifo_wreq_n_116,fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119,fifo_wreq_n_120,fifo_wreq_n_121,fifo_wreq_n_122,fifo_wreq_n_123,fifo_wreq_n_124,fifo_wreq_n_125,fifo_wreq_n_126,fifo_wreq_n_127,fifo_wreq_n_128,fifo_wreq_n_129,fifo_wreq_n_130,fifo_wreq_n_131,fifo_wreq_n_132}),
        .\q_reg[74]_2 (rs2f_wreq_data),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .sect_cnt0(sect_cnt0),
        .wreq_handling_reg(fifo_wreq_n_56));
  FDRE fifo_wreq_valid_buf_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_valid),
        .Q(fifo_wreq_valid_buf_reg_n_0),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry
       (.CI(1'b0),
        .CO({first_sect_carry_n_0,first_sect_carry_n_1,first_sect_carry_n_2,first_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry_O_UNCONNECTED[3:0]),
        .S({first_sect_carry_i_1__1_n_0,first_sect_carry_i_2__1_n_0,first_sect_carry_i_3__1_n_0,first_sect_carry_i_4__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__0
       (.CI(first_sect_carry_n_0),
        .CO({first_sect_carry__0_n_0,first_sect_carry__0_n_1,first_sect_carry__0_n_2,first_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__0_i_1__1_n_0,first_sect_carry__0_i_2__1_n_0,first_sect_carry__0_i_3__1_n_0,first_sect_carry__0_i_4__1_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_1__1
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in_0[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in_0[21]),
        .I4(\sect_cnt_reg_n_0_[23] ),
        .I5(p_0_in_0[23]),
        .O(first_sect_carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_2__1
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in_0[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in_0[18]),
        .I4(\sect_cnt_reg_n_0_[20] ),
        .I5(p_0_in_0[20]),
        .O(first_sect_carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_3__1
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in_0[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in_0[15]),
        .I4(\sect_cnt_reg_n_0_[17] ),
        .I5(p_0_in_0[17]),
        .O(first_sect_carry__0_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__0_i_4__1
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in_0[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in_0[12]),
        .I4(\sect_cnt_reg_n_0_[14] ),
        .I5(p_0_in_0[14]),
        .O(first_sect_carry__0_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__1
       (.CI(first_sect_carry__0_n_0),
        .CO({first_sect_carry__1_n_0,first_sect_carry__1_n_1,first_sect_carry__1_n_2,first_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__1_i_1__1_n_0,first_sect_carry__1_i_2__1_n_0,first_sect_carry__1_i_3__1_n_0,first_sect_carry__1_i_4__1_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_1__1
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in_0[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in_0[33]),
        .I4(\sect_cnt_reg_n_0_[35] ),
        .I5(p_0_in_0[35]),
        .O(first_sect_carry__1_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_2__1
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in_0[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in_0[30]),
        .I4(\sect_cnt_reg_n_0_[32] ),
        .I5(p_0_in_0[32]),
        .O(first_sect_carry__1_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_3__1
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in_0[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in_0[27]),
        .I4(\sect_cnt_reg_n_0_[29] ),
        .I5(p_0_in_0[29]),
        .O(first_sect_carry__1_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__1_i_4__1
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in_0[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in_0[24]),
        .I4(\sect_cnt_reg_n_0_[26] ),
        .I5(p_0_in_0[26]),
        .O(first_sect_carry__1_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__2
       (.CI(first_sect_carry__1_n_0),
        .CO({first_sect_carry__2_n_0,first_sect_carry__2_n_1,first_sect_carry__2_n_2,first_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({first_sect_carry__2_i_1__1_n_0,first_sect_carry__2_i_2__1_n_0,first_sect_carry__2_i_3__1_n_0,first_sect_carry__2_i_4__1_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_1__1
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in_0[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in_0[45]),
        .I4(\sect_cnt_reg_n_0_[47] ),
        .I5(p_0_in_0[47]),
        .O(first_sect_carry__2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_2__1
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in_0[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in_0[42]),
        .I4(\sect_cnt_reg_n_0_[44] ),
        .I5(p_0_in_0[44]),
        .O(first_sect_carry__2_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_3__1
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in_0[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in_0[39]),
        .I4(\sect_cnt_reg_n_0_[41] ),
        .I5(p_0_in_0[41]),
        .O(first_sect_carry__2_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__2_i_4__1
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in_0[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in_0[36]),
        .I4(\sect_cnt_reg_n_0_[38] ),
        .I5(p_0_in_0[38]),
        .O(first_sect_carry__2_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 first_sect_carry__3
       (.CI(first_sect_carry__2_n_0),
        .CO({NLW_first_sect_carry__3_CO_UNCONNECTED[3:2],first_sect,first_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_first_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,first_sect_carry__3_i_1__1_n_0,first_sect_carry__3_i_2__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    first_sect_carry__3_i_1__1
       (.I0(p_0_in_0[51]),
        .I1(\sect_cnt_reg_n_0_[51] ),
        .O(first_sect_carry__3_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry__3_i_2__1
       (.I0(\sect_cnt_reg_n_0_[49] ),
        .I1(p_0_in_0[49]),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .I3(p_0_in_0[48]),
        .I4(\sect_cnt_reg_n_0_[50] ),
        .I5(p_0_in_0[50]),
        .O(first_sect_carry__3_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_1__1
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in_0[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in_0[9]),
        .I4(\sect_cnt_reg_n_0_[11] ),
        .I5(p_0_in_0[11]),
        .O(first_sect_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_2__1
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in_0[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in_0[6]),
        .I4(\sect_cnt_reg_n_0_[8] ),
        .I5(p_0_in_0[8]),
        .O(first_sect_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_3__1
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in_0[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in_0[3]),
        .I4(\sect_cnt_reg_n_0_[5] ),
        .I5(p_0_in_0[5]),
        .O(first_sect_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    first_sect_carry_i_4__1
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in_0[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in_0[0]),
        .I4(\sect_cnt_reg_n_0_[2] ),
        .I5(p_0_in_0[2]),
        .O(first_sect_carry_i_4__1_n_0));
  FDRE invalid_len_event_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(fifo_wreq_n_57),
        .Q(invalid_len_event),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg1_reg
       (.C(ap_clk),
        .CE(next_wreq),
        .D(invalid_len_event),
        .Q(invalid_len_event_reg1),
        .R(ap_rst_n_inv));
  FDRE invalid_len_event_reg2_reg
       (.C(ap_clk),
        .CE(p_75_in),
        .D(invalid_len_event_reg1),
        .Q(invalid_len_event_reg2),
        .R(ap_rst_n_inv));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry
       (.CI(1'b0),
        .CO({last_sect_carry_n_0,last_sect_carry_n_1,last_sect_carry_n_2,last_sect_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry_O_UNCONNECTED[3:0]),
        .S({last_sect_carry_i_1__1_n_0,last_sect_carry_i_2__1_n_0,last_sect_carry_i_3__1_n_0,last_sect_carry_i_4__1_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__0
       (.CI(last_sect_carry_n_0),
        .CO({last_sect_carry__0_n_0,last_sect_carry__0_n_1,last_sect_carry__0_n_2,last_sect_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__0_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__0_i_1__1_n_0,last_sect_carry__0_i_2__1_n_0,last_sect_carry__0_i_3__1_n_0,last_sect_carry__0_i_4__1_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_1__1
       (.I0(\sect_cnt_reg_n_0_[22] ),
        .I1(p_0_in0_in[22]),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .I3(p_0_in0_in[21]),
        .I4(p_0_in0_in[23]),
        .I5(\sect_cnt_reg_n_0_[23] ),
        .O(last_sect_carry__0_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_2__1
       (.I0(\sect_cnt_reg_n_0_[19] ),
        .I1(p_0_in0_in[19]),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .I3(p_0_in0_in[18]),
        .I4(p_0_in0_in[20]),
        .I5(\sect_cnt_reg_n_0_[20] ),
        .O(last_sect_carry__0_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_3__1
       (.I0(\sect_cnt_reg_n_0_[16] ),
        .I1(p_0_in0_in[16]),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .I3(p_0_in0_in[15]),
        .I4(p_0_in0_in[17]),
        .I5(\sect_cnt_reg_n_0_[17] ),
        .O(last_sect_carry__0_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__0_i_4__1
       (.I0(\sect_cnt_reg_n_0_[13] ),
        .I1(p_0_in0_in[13]),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .I3(p_0_in0_in[12]),
        .I4(p_0_in0_in[14]),
        .I5(\sect_cnt_reg_n_0_[14] ),
        .O(last_sect_carry__0_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__1
       (.CI(last_sect_carry__0_n_0),
        .CO({last_sect_carry__1_n_0,last_sect_carry__1_n_1,last_sect_carry__1_n_2,last_sect_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__1_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__1_i_1__1_n_0,last_sect_carry__1_i_2__1_n_0,last_sect_carry__1_i_3__1_n_0,last_sect_carry__1_i_4__1_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_1__1
       (.I0(\sect_cnt_reg_n_0_[34] ),
        .I1(p_0_in0_in[34]),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .I3(p_0_in0_in[33]),
        .I4(p_0_in0_in[35]),
        .I5(\sect_cnt_reg_n_0_[35] ),
        .O(last_sect_carry__1_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_2__1
       (.I0(\sect_cnt_reg_n_0_[31] ),
        .I1(p_0_in0_in[31]),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .I3(p_0_in0_in[30]),
        .I4(p_0_in0_in[32]),
        .I5(\sect_cnt_reg_n_0_[32] ),
        .O(last_sect_carry__1_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_3__1
       (.I0(\sect_cnt_reg_n_0_[28] ),
        .I1(p_0_in0_in[28]),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .I3(p_0_in0_in[27]),
        .I4(p_0_in0_in[29]),
        .I5(\sect_cnt_reg_n_0_[29] ),
        .O(last_sect_carry__1_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__1_i_4__1
       (.I0(\sect_cnt_reg_n_0_[25] ),
        .I1(p_0_in0_in[25]),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .I3(p_0_in0_in[24]),
        .I4(p_0_in0_in[26]),
        .I5(\sect_cnt_reg_n_0_[26] ),
        .O(last_sect_carry__1_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__2
       (.CI(last_sect_carry__1_n_0),
        .CO({last_sect_carry__2_n_0,last_sect_carry__2_n_1,last_sect_carry__2_n_2,last_sect_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__2_O_UNCONNECTED[3:0]),
        .S({last_sect_carry__2_i_1__1_n_0,last_sect_carry__2_i_2__1_n_0,last_sect_carry__2_i_3__1_n_0,last_sect_carry__2_i_4__1_n_0}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_1__1
       (.I0(\sect_cnt_reg_n_0_[46] ),
        .I1(p_0_in0_in[46]),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .I3(p_0_in0_in[45]),
        .I4(p_0_in0_in[47]),
        .I5(\sect_cnt_reg_n_0_[47] ),
        .O(last_sect_carry__2_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_2__1
       (.I0(\sect_cnt_reg_n_0_[43] ),
        .I1(p_0_in0_in[43]),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .I3(p_0_in0_in[42]),
        .I4(p_0_in0_in[44]),
        .I5(\sect_cnt_reg_n_0_[44] ),
        .O(last_sect_carry__2_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_3__1
       (.I0(\sect_cnt_reg_n_0_[40] ),
        .I1(p_0_in0_in[40]),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .I3(p_0_in0_in[39]),
        .I4(p_0_in0_in[41]),
        .I5(\sect_cnt_reg_n_0_[41] ),
        .O(last_sect_carry__2_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry__2_i_4__1
       (.I0(\sect_cnt_reg_n_0_[37] ),
        .I1(p_0_in0_in[37]),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .I3(p_0_in0_in[36]),
        .I4(p_0_in0_in[38]),
        .I5(\sect_cnt_reg_n_0_[38] ),
        .O(last_sect_carry__2_i_4__1_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 last_sect_carry__3
       (.CI(last_sect_carry__2_n_0),
        .CO({NLW_last_sect_carry__3_CO_UNCONNECTED[3:2],last_sect,last_sect_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_last_sect_carry__3_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,fifo_wreq_n_144,fifo_wreq_n_145}));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_1__1
       (.I0(\sect_cnt_reg_n_0_[10] ),
        .I1(p_0_in0_in[10]),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .I3(p_0_in0_in[9]),
        .I4(p_0_in0_in[11]),
        .I5(\sect_cnt_reg_n_0_[11] ),
        .O(last_sect_carry_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_2__1
       (.I0(\sect_cnt_reg_n_0_[7] ),
        .I1(p_0_in0_in[7]),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .I3(p_0_in0_in[6]),
        .I4(p_0_in0_in[8]),
        .I5(\sect_cnt_reg_n_0_[8] ),
        .O(last_sect_carry_i_2__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_3__1
       (.I0(\sect_cnt_reg_n_0_[4] ),
        .I1(p_0_in0_in[4]),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .I3(p_0_in0_in[3]),
        .I4(p_0_in0_in[5]),
        .I5(\sect_cnt_reg_n_0_[5] ),
        .O(last_sect_carry_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    last_sect_carry_i_4__1
       (.I0(\sect_cnt_reg_n_0_[1] ),
        .I1(p_0_in0_in[1]),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .I3(p_0_in0_in[0]),
        .I4(p_0_in0_in[2]),
        .I5(\sect_cnt_reg_n_0_[2] ),
        .O(last_sect_carry_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_gmem2_AWVALID_INST_0
       (.I0(AWVALID_Dummy),
        .I1(req_en__17),
        .O(m_axi_gmem2_AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT2 #(
    .INIT(4'h8)) 
    m_axi_gmem2_WVALID_INST_0
       (.I0(WVALID_Dummy),
        .I1(out_BUS_WVALID0__7),
        .O(m_axi_gmem2_WVALID));
  FDRE next_resp_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_resp0),
        .Q(next_resp),
        .R(ap_rst_n_inv));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry
       (.CI(1'b0),
        .CO({p_0_out_carry_n_0,p_0_out_carry_n_1,p_0_out_carry_n_2,p_0_out_carry_n_3}),
        .CYINIT(mOutPtr_reg[0]),
        .DI({mOutPtr_reg[3:1],DI}),
        .O({p_0_out_carry_n_4,p_0_out_carry_n_5,p_0_out_carry_n_6,p_0_out_carry_n_7}),
        .S({buff_wdata_n_9,buff_wdata_n_10,buff_wdata_n_11,buff_wdata_n_12}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 p_0_out_carry__0
       (.CI(p_0_out_carry_n_0),
        .CO({NLW_p_0_out_carry__0_CO_UNCONNECTED[3:2],p_0_out_carry__0_n_2,p_0_out_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,mOutPtr_reg[5:4]}),
        .O({NLW_p_0_out_carry__0_O_UNCONNECTED[3],p_0_out_carry__0_n_5,p_0_out_carry__0_n_6,p_0_out_carry__0_n_7}),
        .S({1'b0,buff_wdata_n_13,buff_wdata_n_14,buff_wdata_n_15}));
  LUT3 #(
    .INIT(8'hB8)) 
    p_0_out_carry_i_1__1
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .I1(throttl_cnt1),
        .I2(\throttl_cnt_reg[4] [0]),
        .O(A[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_0_out_carry_i_2
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .I1(throttl_cnt1),
        .I2(\throttl_cnt_reg[4] [3]),
        .O(A[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_0_out_carry_i_3
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I1(throttl_cnt1),
        .I2(\throttl_cnt_reg[4] [2]),
        .O(A[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    p_0_out_carry_i_4
       (.I0(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I1(throttl_cnt1),
        .I2(\throttl_cnt_reg[4] [1]),
        .O(A[1]));
  LUT3 #(
    .INIT(8'h80)) 
    p_0_out_carry_i_5
       (.I0(AWVALID_Dummy),
        .I1(m_axi_gmem2_AWREADY),
        .I2(req_en__17),
        .O(throttl_cnt1));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    p_0_out_carry_i_7
       (.I0(\throttl_cnt_reg[4] [2]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .I2(\throttl_cnt_reg[4] [3]),
        .I3(throttl_cnt1),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [3]),
        .O(S[2]));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    p_0_out_carry_i_8
       (.I0(\throttl_cnt_reg[4] [1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(\throttl_cnt_reg[4] [2]),
        .I3(throttl_cnt1),
        .I4(\could_multi_bursts.awlen_buf_reg[3]_0 [2]),
        .O(S[1]));
  LUT3 #(
    .INIT(8'hC5)) 
    p_0_out_carry_i_9
       (.I0(\throttl_cnt_reg[4] [1]),
        .I1(\could_multi_bursts.awlen_buf_reg[3]_0 [1]),
        .I2(throttl_cnt1),
        .O(S[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_gmem2_m_axi_reg_slice rs_wreq
       (.Q(rs2f_wreq_valid),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\data_p1_reg[74]_0 (rs2f_wreq_data),
        .\data_p1_reg[74]_1 (\data_p1_reg[74] ),
        .\data_p2_reg[74]_0 (\data_p2_reg[74] ),
        .\data_p2_reg[74]_1 (\data_p2_reg[74]_0 ),
        .\data_p2_reg[74]_2 (\data_p2_reg[74]_1 ),
        .load_p1_from_p2(load_p1_from_p2),
        .rs2f_wreq_ack(rs2f_wreq_ack),
        .s_ready_t_reg_0(s_ready_t_reg),
        .xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID(xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[0]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[0] ),
        .O(sect_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .O(sect_addr[10]));
  (* SOFT_HLUTNM = "soft_lutpair661" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__1 
       (.I0(p_0_in_0[0]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[0] ),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair651" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__1 
       (.I0(p_0_in_0[1]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[1] ),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__1 
       (.I0(p_0_in_0[2]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[2] ),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair650" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__1 
       (.I0(p_0_in_0[3]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[3] ),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__1 
       (.I0(p_0_in_0[4]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[4] ),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair649" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__1 
       (.I0(p_0_in_0[5]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[5] ),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__1 
       (.I0(p_0_in_0[6]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[6] ),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair648" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__1 
       (.I0(p_0_in_0[7]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[7] ),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair666" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[1]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[1] ),
        .O(sect_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__1 
       (.I0(p_0_in_0[8]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[8] ),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair647" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__1 
       (.I0(p_0_in_0[9]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[9] ),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__1 
       (.I0(p_0_in_0[10]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[10] ),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair646" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__1 
       (.I0(p_0_in_0[11]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[11] ),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__1 
       (.I0(p_0_in_0[12]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[12] ),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair645" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__1 
       (.I0(p_0_in_0[13]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[13] ),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__1 
       (.I0(p_0_in_0[14]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[14] ),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair644" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__1 
       (.I0(p_0_in_0[15]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[15] ),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__1 
       (.I0(p_0_in_0[16]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[16] ),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair643" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__1 
       (.I0(p_0_in_0[17]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[17] ),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__1 
       (.I0(p_0_in_0[18]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[18] ),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair642" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__1 
       (.I0(p_0_in_0[19]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[19] ),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__1 
       (.I0(p_0_in_0[20]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[20] ),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair641" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__1 
       (.I0(p_0_in_0[21]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[21] ),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__1 
       (.I0(p_0_in_0[22]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[22] ),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair640" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__1 
       (.I0(p_0_in_0[23]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[23] ),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__1 
       (.I0(p_0_in_0[24]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[24] ),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair639" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__1 
       (.I0(p_0_in_0[25]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[25] ),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__1 
       (.I0(p_0_in_0[26]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[26] ),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair638" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__1 
       (.I0(p_0_in_0[27]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[27] ),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair665" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__1 
       (.I0(p_0_in_0[28]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[28] ),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair637" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__1 
       (.I0(p_0_in_0[29]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[29] ),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__1 
       (.I0(p_0_in_0[30]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[30] ),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair636" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__1 
       (.I0(p_0_in_0[31]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[31] ),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__1 
       (.I0(p_0_in_0[32]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[32] ),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair635" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__1 
       (.I0(p_0_in_0[33]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[33] ),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__1 
       (.I0(p_0_in_0[34]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[34] ),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair634" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__1 
       (.I0(p_0_in_0[35]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[35] ),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__1 
       (.I0(p_0_in_0[36]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[36] ),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair633" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__1 
       (.I0(p_0_in_0[37]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[37] ),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__1 
       (.I0(p_0_in_0[38]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[38] ),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair632" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__1 
       (.I0(p_0_in_0[39]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[39] ),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__1 
       (.I0(p_0_in_0[40]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[40] ),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair631" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__1 
       (.I0(p_0_in_0[41]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[41] ),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__1 
       (.I0(p_0_in_0[42]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[42] ),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair630" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__1 
       (.I0(p_0_in_0[43]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[43] ),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__1 
       (.I0(p_0_in_0[44]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[44] ),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair629" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__1 
       (.I0(p_0_in_0[45]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[45] ),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__1 
       (.I0(p_0_in_0[46]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[46] ),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair628" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__1 
       (.I0(p_0_in_0[47]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[47] ),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair664" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__1 
       (.I0(p_0_in_0[48]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[48] ),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair627" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__1 
       (.I0(p_0_in_0[49]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[49] ),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__1 
       (.I0(p_0_in_0[50]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[50] ),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair626" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__1 
       (.I0(p_0_in_0[51]),
        .I1(first_sect),
        .I2(\sect_cnt_reg_n_0_[51] ),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair663" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair662" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__1 
       (.I0(first_sect),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[0]),
        .Q(\sect_addr_buf_reg_n_0_[0] ),
        .R(\bus_wide_gen.fifo_burst_n_25 ));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[10]),
        .Q(\sect_addr_buf_reg_n_0_[10] ),
        .R(\bus_wide_gen.fifo_burst_n_25 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[11]),
        .Q(\sect_addr_buf_reg_n_0_[11] ),
        .R(\bus_wide_gen.fifo_burst_n_25 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[12]),
        .Q(\sect_addr_buf_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[13]),
        .Q(\sect_addr_buf_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[14]),
        .Q(\sect_addr_buf_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[15]),
        .Q(\sect_addr_buf_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[16]),
        .Q(\sect_addr_buf_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[17]),
        .Q(\sect_addr_buf_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[18]),
        .Q(\sect_addr_buf_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[19]),
        .Q(\sect_addr_buf_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[1]),
        .Q(\sect_addr_buf_reg_n_0_[1] ),
        .R(\bus_wide_gen.fifo_burst_n_25 ));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[20]),
        .Q(\sect_addr_buf_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[21]),
        .Q(\sect_addr_buf_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[22]),
        .Q(\sect_addr_buf_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[23]),
        .Q(\sect_addr_buf_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[24]),
        .Q(\sect_addr_buf_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[25]),
        .Q(\sect_addr_buf_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[26]),
        .Q(\sect_addr_buf_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[27]),
        .Q(\sect_addr_buf_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[28]),
        .Q(\sect_addr_buf_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[29]),
        .Q(\sect_addr_buf_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[2]),
        .Q(\sect_addr_buf_reg_n_0_[2] ),
        .R(\bus_wide_gen.fifo_burst_n_25 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[30]),
        .Q(\sect_addr_buf_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[31]),
        .Q(\sect_addr_buf_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[32]),
        .Q(\sect_addr_buf_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[33]),
        .Q(\sect_addr_buf_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[34]),
        .Q(\sect_addr_buf_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[35]),
        .Q(\sect_addr_buf_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[36]),
        .Q(\sect_addr_buf_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[37]),
        .Q(\sect_addr_buf_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[38]),
        .Q(\sect_addr_buf_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[39]),
        .Q(\sect_addr_buf_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[3]),
        .Q(\sect_addr_buf_reg_n_0_[3] ),
        .R(\bus_wide_gen.fifo_burst_n_25 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[40]),
        .Q(\sect_addr_buf_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[41]),
        .Q(\sect_addr_buf_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[42]),
        .Q(\sect_addr_buf_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[43]),
        .Q(\sect_addr_buf_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[44]),
        .Q(\sect_addr_buf_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[45]),
        .Q(\sect_addr_buf_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[46]),
        .Q(\sect_addr_buf_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[47]),
        .Q(\sect_addr_buf_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[48]),
        .Q(\sect_addr_buf_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[49]),
        .Q(\sect_addr_buf_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[4]),
        .Q(\sect_addr_buf_reg_n_0_[4] ),
        .R(\bus_wide_gen.fifo_burst_n_25 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[50]),
        .Q(\sect_addr_buf_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[51]),
        .Q(\sect_addr_buf_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[52]),
        .Q(\sect_addr_buf_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[53]),
        .Q(\sect_addr_buf_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[54]),
        .Q(\sect_addr_buf_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[55]),
        .Q(\sect_addr_buf_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[56]),
        .Q(\sect_addr_buf_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[57]),
        .Q(\sect_addr_buf_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[58]),
        .Q(\sect_addr_buf_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[59]),
        .Q(\sect_addr_buf_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[5]),
        .Q(\sect_addr_buf_reg_n_0_[5] ),
        .R(\bus_wide_gen.fifo_burst_n_25 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[60]),
        .Q(\sect_addr_buf_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[61]),
        .Q(\sect_addr_buf_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[62]),
        .Q(\sect_addr_buf_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[63]),
        .Q(\sect_addr_buf_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[6]),
        .Q(\sect_addr_buf_reg_n_0_[6] ),
        .R(\bus_wide_gen.fifo_burst_n_25 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[7]),
        .Q(\sect_addr_buf_reg_n_0_[7] ),
        .R(\bus_wide_gen.fifo_burst_n_25 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[8]),
        .Q(\sect_addr_buf_reg_n_0_[8] ),
        .R(\bus_wide_gen.fifo_burst_n_25 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(sect_addr[9]),
        .Q(\sect_addr_buf_reg_n_0_[9] ),
        .R(\bus_wide_gen.fifo_burst_n_25 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry
       (.CI(1'b0),
        .CO({sect_cnt0_carry_n_0,sect_cnt0_carry_n_1,sect_cnt0_carry_n_2,sect_cnt0_carry_n_3}),
        .CYINIT(\sect_cnt_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[4:1]),
        .S({\sect_cnt_reg_n_0_[4] ,\sect_cnt_reg_n_0_[3] ,\sect_cnt_reg_n_0_[2] ,\sect_cnt_reg_n_0_[1] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__0
       (.CI(sect_cnt0_carry_n_0),
        .CO({sect_cnt0_carry__0_n_0,sect_cnt0_carry__0_n_1,sect_cnt0_carry__0_n_2,sect_cnt0_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[8:5]),
        .S({\sect_cnt_reg_n_0_[8] ,\sect_cnt_reg_n_0_[7] ,\sect_cnt_reg_n_0_[6] ,\sect_cnt_reg_n_0_[5] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__1
       (.CI(sect_cnt0_carry__0_n_0),
        .CO({sect_cnt0_carry__1_n_0,sect_cnt0_carry__1_n_1,sect_cnt0_carry__1_n_2,sect_cnt0_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[12:9]),
        .S({\sect_cnt_reg_n_0_[12] ,\sect_cnt_reg_n_0_[11] ,\sect_cnt_reg_n_0_[10] ,\sect_cnt_reg_n_0_[9] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__10
       (.CI(sect_cnt0_carry__9_n_0),
        .CO({sect_cnt0_carry__10_n_0,sect_cnt0_carry__10_n_1,sect_cnt0_carry__10_n_2,sect_cnt0_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[48:45]),
        .S({\sect_cnt_reg_n_0_[48] ,\sect_cnt_reg_n_0_[47] ,\sect_cnt_reg_n_0_[46] ,\sect_cnt_reg_n_0_[45] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__11
       (.CI(sect_cnt0_carry__10_n_0),
        .CO({NLW_sect_cnt0_carry__11_CO_UNCONNECTED[3:2],sect_cnt0_carry__11_n_2,sect_cnt0_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_sect_cnt0_carry__11_O_UNCONNECTED[3],sect_cnt0[51:49]}),
        .S({1'b0,\sect_cnt_reg_n_0_[51] ,\sect_cnt_reg_n_0_[50] ,\sect_cnt_reg_n_0_[49] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__2
       (.CI(sect_cnt0_carry__1_n_0),
        .CO({sect_cnt0_carry__2_n_0,sect_cnt0_carry__2_n_1,sect_cnt0_carry__2_n_2,sect_cnt0_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[16:13]),
        .S({\sect_cnt_reg_n_0_[16] ,\sect_cnt_reg_n_0_[15] ,\sect_cnt_reg_n_0_[14] ,\sect_cnt_reg_n_0_[13] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__3
       (.CI(sect_cnt0_carry__2_n_0),
        .CO({sect_cnt0_carry__3_n_0,sect_cnt0_carry__3_n_1,sect_cnt0_carry__3_n_2,sect_cnt0_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[20:17]),
        .S({\sect_cnt_reg_n_0_[20] ,\sect_cnt_reg_n_0_[19] ,\sect_cnt_reg_n_0_[18] ,\sect_cnt_reg_n_0_[17] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__4
       (.CI(sect_cnt0_carry__3_n_0),
        .CO({sect_cnt0_carry__4_n_0,sect_cnt0_carry__4_n_1,sect_cnt0_carry__4_n_2,sect_cnt0_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[24:21]),
        .S({\sect_cnt_reg_n_0_[24] ,\sect_cnt_reg_n_0_[23] ,\sect_cnt_reg_n_0_[22] ,\sect_cnt_reg_n_0_[21] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__5
       (.CI(sect_cnt0_carry__4_n_0),
        .CO({sect_cnt0_carry__5_n_0,sect_cnt0_carry__5_n_1,sect_cnt0_carry__5_n_2,sect_cnt0_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[28:25]),
        .S({\sect_cnt_reg_n_0_[28] ,\sect_cnt_reg_n_0_[27] ,\sect_cnt_reg_n_0_[26] ,\sect_cnt_reg_n_0_[25] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__6
       (.CI(sect_cnt0_carry__5_n_0),
        .CO({sect_cnt0_carry__6_n_0,sect_cnt0_carry__6_n_1,sect_cnt0_carry__6_n_2,sect_cnt0_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[32:29]),
        .S({\sect_cnt_reg_n_0_[32] ,\sect_cnt_reg_n_0_[31] ,\sect_cnt_reg_n_0_[30] ,\sect_cnt_reg_n_0_[29] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__7
       (.CI(sect_cnt0_carry__6_n_0),
        .CO({sect_cnt0_carry__7_n_0,sect_cnt0_carry__7_n_1,sect_cnt0_carry__7_n_2,sect_cnt0_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[36:33]),
        .S({\sect_cnt_reg_n_0_[36] ,\sect_cnt_reg_n_0_[35] ,\sect_cnt_reg_n_0_[34] ,\sect_cnt_reg_n_0_[33] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__8
       (.CI(sect_cnt0_carry__7_n_0),
        .CO({sect_cnt0_carry__8_n_0,sect_cnt0_carry__8_n_1,sect_cnt0_carry__8_n_2,sect_cnt0_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[40:37]),
        .S({\sect_cnt_reg_n_0_[40] ,\sect_cnt_reg_n_0_[39] ,\sect_cnt_reg_n_0_[38] ,\sect_cnt_reg_n_0_[37] }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 sect_cnt0_carry__9
       (.CI(sect_cnt0_carry__8_n_0),
        .CO({sect_cnt0_carry__9_n_0,sect_cnt0_carry__9_n_1,sect_cnt0_carry__9_n_2,sect_cnt0_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sect_cnt0[44:41]),
        .S({\sect_cnt_reg_n_0_[44] ,\sect_cnt_reg_n_0_[43] ,\sect_cnt_reg_n_0_[42] ,\sect_cnt_reg_n_0_[41] }));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_55),
        .Q(\sect_cnt_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_45),
        .Q(\sect_cnt_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_44),
        .Q(\sect_cnt_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_43),
        .Q(\sect_cnt_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_42),
        .Q(\sect_cnt_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_41),
        .Q(\sect_cnt_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_40),
        .Q(\sect_cnt_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_39),
        .Q(\sect_cnt_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_38),
        .Q(\sect_cnt_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_37),
        .Q(\sect_cnt_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_36),
        .Q(\sect_cnt_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_54),
        .Q(\sect_cnt_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_35),
        .Q(\sect_cnt_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_34),
        .Q(\sect_cnt_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_33),
        .Q(\sect_cnt_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_32),
        .Q(\sect_cnt_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_31),
        .Q(\sect_cnt_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_30),
        .Q(\sect_cnt_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_29),
        .Q(\sect_cnt_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_28),
        .Q(\sect_cnt_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_27),
        .Q(\sect_cnt_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_26),
        .Q(\sect_cnt_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_53),
        .Q(\sect_cnt_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_25),
        .Q(\sect_cnt_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_24),
        .Q(\sect_cnt_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_23),
        .Q(\sect_cnt_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_22),
        .Q(\sect_cnt_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_21),
        .Q(\sect_cnt_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_20),
        .Q(\sect_cnt_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_19),
        .Q(\sect_cnt_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_18),
        .Q(\sect_cnt_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_17),
        .Q(\sect_cnt_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_16),
        .Q(\sect_cnt_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_52),
        .Q(\sect_cnt_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_15),
        .Q(\sect_cnt_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_14),
        .Q(\sect_cnt_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_13),
        .Q(\sect_cnt_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_12),
        .Q(\sect_cnt_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_11),
        .Q(\sect_cnt_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_10),
        .Q(\sect_cnt_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_9),
        .Q(\sect_cnt_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_8),
        .Q(\sect_cnt_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_7),
        .Q(\sect_cnt_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_6),
        .Q(\sect_cnt_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_51),
        .Q(\sect_cnt_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_5),
        .Q(\sect_cnt_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_4),
        .Q(\sect_cnt_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_50),
        .Q(\sect_cnt_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_49),
        .Q(\sect_cnt_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_48),
        .Q(\sect_cnt_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_47),
        .Q(\sect_cnt_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(fifo_wreq_n_3),
        .D(fifo_wreq_n_46),
        .Q(\sect_cnt_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \sect_end_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_40 ),
        .Q(\sect_end_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_end_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_39 ),
        .Q(\sect_end_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[0]_i_1__1 
       (.I0(beat_len_buf[0]),
        .I1(\start_addr_buf_reg_n_0_[2] ),
        .I2(\end_addr_buf_reg_n_0_[2] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[1]_i_1__1 
       (.I0(beat_len_buf[1]),
        .I1(\start_addr_buf_reg_n_0_[3] ),
        .I2(\end_addr_buf_reg_n_0_[3] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[1]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[2]_i_1__1 
       (.I0(beat_len_buf[2]),
        .I1(\start_addr_buf_reg_n_0_[4] ),
        .I2(\end_addr_buf_reg_n_0_[4] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[3]_i_1__1 
       (.I0(beat_len_buf[3]),
        .I1(\start_addr_buf_reg_n_0_[5] ),
        .I2(\end_addr_buf_reg_n_0_[5] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[3]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[4]_i_1__1 
       (.I0(beat_len_buf[4]),
        .I1(\start_addr_buf_reg_n_0_[6] ),
        .I2(\end_addr_buf_reg_n_0_[6] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[4]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[5]_i_1__1 
       (.I0(beat_len_buf[5]),
        .I1(\start_addr_buf_reg_n_0_[7] ),
        .I2(\end_addr_buf_reg_n_0_[7] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[5]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[6]_i_1__1 
       (.I0(beat_len_buf[6]),
        .I1(\start_addr_buf_reg_n_0_[8] ),
        .I2(\end_addr_buf_reg_n_0_[8] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[7]_i_1__1 
       (.I0(beat_len_buf[7]),
        .I1(\start_addr_buf_reg_n_0_[9] ),
        .I2(\end_addr_buf_reg_n_0_[9] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[7]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[8]_i_1__1 
       (.I0(beat_len_buf[8]),
        .I1(\start_addr_buf_reg_n_0_[10] ),
        .I2(\end_addr_buf_reg_n_0_[10] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[8]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAF033FF)) 
    \sect_len_buf[9]_i_2__1 
       (.I0(beat_len_buf[9]),
        .I1(\start_addr_buf_reg_n_0_[11] ),
        .I2(\end_addr_buf_reg_n_0_[11] ),
        .I3(first_sect),
        .I4(last_sect),
        .O(\sect_len_buf[9]_i_2__1_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(\sect_len_buf[0]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(\sect_len_buf[1]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(\sect_len_buf[2]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(\sect_len_buf[3]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(\sect_len_buf[4]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(\sect_len_buf[5]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(\sect_len_buf[6]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(\sect_len_buf[7]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(\sect_len_buf[8]_i_1__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \sect_len_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_75_in),
        .D(\sect_len_buf[9]_i_2__1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[0] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[0] ),
        .Q(\start_addr_buf_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[10] ),
        .Q(\start_addr_buf_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[11] ),
        .Q(\start_addr_buf_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[12] ),
        .Q(p_0_in_0[0]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[13] ),
        .Q(p_0_in_0[1]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[14] ),
        .Q(p_0_in_0[2]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[15] ),
        .Q(p_0_in_0[3]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[16] ),
        .Q(p_0_in_0[4]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[17] ),
        .Q(p_0_in_0[5]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[18] ),
        .Q(p_0_in_0[6]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[19] ),
        .Q(p_0_in_0[7]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[1] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[1] ),
        .Q(\start_addr_buf_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[20] ),
        .Q(p_0_in_0[8]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[21] ),
        .Q(p_0_in_0[9]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[22] ),
        .Q(p_0_in_0[10]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[23] ),
        .Q(p_0_in_0[11]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[24] ),
        .Q(p_0_in_0[12]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[25] ),
        .Q(p_0_in_0[13]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[26] ),
        .Q(p_0_in_0[14]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[27] ),
        .Q(p_0_in_0[15]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[28] ),
        .Q(p_0_in_0[16]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[29] ),
        .Q(p_0_in_0[17]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[2] ),
        .Q(\start_addr_buf_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[30] ),
        .Q(p_0_in_0[18]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[31] ),
        .Q(p_0_in_0[19]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[32] ),
        .Q(p_0_in_0[20]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[33] ),
        .Q(p_0_in_0[21]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[34] ),
        .Q(p_0_in_0[22]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[35] ),
        .Q(p_0_in_0[23]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[36] ),
        .Q(p_0_in_0[24]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[37] ),
        .Q(p_0_in_0[25]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[38] ),
        .Q(p_0_in_0[26]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[39] ),
        .Q(p_0_in_0[27]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[3] ),
        .Q(\start_addr_buf_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[40] ),
        .Q(p_0_in_0[28]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[41] ),
        .Q(p_0_in_0[29]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[42] ),
        .Q(p_0_in_0[30]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[43] ),
        .Q(p_0_in_0[31]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[44] ),
        .Q(p_0_in_0[32]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[45] ),
        .Q(p_0_in_0[33]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[46] ),
        .Q(p_0_in_0[34]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[47] ),
        .Q(p_0_in_0[35]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[48] ),
        .Q(p_0_in_0[36]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[49] ),
        .Q(p_0_in_0[37]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[4] ),
        .Q(\start_addr_buf_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[50] ),
        .Q(p_0_in_0[38]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[51] ),
        .Q(p_0_in_0[39]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[52] ),
        .Q(p_0_in_0[40]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[53] ),
        .Q(p_0_in_0[41]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[54] ),
        .Q(p_0_in_0[42]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[55] ),
        .Q(p_0_in_0[43]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[56] ),
        .Q(p_0_in_0[44]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[57] ),
        .Q(p_0_in_0[45]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[58] ),
        .Q(p_0_in_0[46]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[59] ),
        .Q(p_0_in_0[47]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[5] ),
        .Q(\start_addr_buf_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[60] ),
        .Q(p_0_in_0[48]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[61] ),
        .Q(p_0_in_0[49]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[62] ),
        .Q(p_0_in_0[50]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[63] ),
        .Q(p_0_in_0[51]),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[6] ),
        .Q(\start_addr_buf_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[7] ),
        .Q(\start_addr_buf_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[8] ),
        .Q(\start_addr_buf_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(next_wreq),
        .D(\start_addr_reg_n_0_[9] ),
        .Q(\start_addr_buf_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[0] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_132),
        .Q(\start_addr_reg_n_0_[0] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_122),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_121),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_120),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_119),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_118),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_117),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_116),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_115),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_114),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_113),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[1] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_131),
        .Q(\start_addr_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_112),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_111),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_110),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_109),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_108),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_107),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_106),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_105),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_104),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_103),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_130),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_102),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_101),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_100),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_99),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_98),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_97),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_96),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_95),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_94),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_93),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_129),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_92),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_91),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_90),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_89),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_88),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_87),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_86),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_85),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_84),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_83),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_128),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_82),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_81),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_80),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_79),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_78),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_77),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_76),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_75),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_74),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_73),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_127),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_72),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_71),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_70),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_69),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_126),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_125),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_124),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(ap_rst_n_inv));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(align_len0),
        .D(fifo_wreq_n_123),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h1D)) 
    \throttl_cnt[0]_i_1 
       (.I0(\throttl_cnt_reg[4] [0]),
        .I1(throttl_cnt1),
        .I2(\could_multi_bursts.awlen_buf_reg[3]_0 [0]),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair600" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \throttl_cnt[8]_i_1 
       (.I0(WVALID_Dummy),
        .I1(m_axi_gmem2_WREADY),
        .I2(out_BUS_WVALID0__7),
        .I3(throttl_cnt1),
        .O(\bus_wide_gen.WVALID_Dummy_reg_0 ));
  FDRE wreq_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.fifo_burst_n_20 ),
        .Q(wreq_handling_reg_n_0),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_last_blk_pxl_width14
   (ap_done_reg,
    E,
    shiftReg_ce,
    internal_empty_n_reg,
    \return_r_preg_reg[3]_0 ,
    ap_clk,
    last_blk_pxl_width14_U0_ap_continue,
    ap_rst_n,
    cols_c_i_empty_n,
    Q,
    rows_c_i_empty_n,
    MatStream2AxiStream_U0_ap_start,
    Mat2AxiStream_U0_ap_start,
    rows_c10_empty_n,
    cols_c_i_full_n,
    rows_c_i_full_n,
    cols_c11_empty_n,
    \SRL_SIG_reg[0][3] ,
    ap_rst_n_inv);
  output ap_done_reg;
  output [0:0]E;
  output shiftReg_ce;
  output [0:0]internal_empty_n_reg;
  output \return_r_preg_reg[3]_0 ;
  input ap_clk;
  input last_blk_pxl_width14_U0_ap_continue;
  input ap_rst_n;
  input cols_c_i_empty_n;
  input [0:0]Q;
  input rows_c_i_empty_n;
  input MatStream2AxiStream_U0_ap_start;
  input Mat2AxiStream_U0_ap_start;
  input rows_c10_empty_n;
  input cols_c_i_full_n;
  input rows_c_i_full_n;
  input cols_c11_empty_n;
  input \SRL_SIG_reg[0][3] ;
  input ap_rst_n_inv;

  wire [0:0]E;
  wire Mat2AxiStream_U0_ap_start;
  wire MatStream2AxiStream_U0_ap_start;
  wire [0:0]Q;
  wire \SRL_SIG_reg[0][3] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1__7_n_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c11_empty_n;
  wire cols_c_i_empty_n;
  wire cols_c_i_full_n;
  wire [0:0]internal_empty_n_reg;
  wire last_blk_pxl_width14_U0_ap_continue;
  wire [3:3]return_r_preg;
  wire \return_r_preg[3]_i_1_n_0 ;
  wire \return_r_preg_reg[3]_0 ;
  wire rows_c10_empty_n;
  wire rows_c_i_empty_n;
  wire rows_c_i_full_n;
  wire shiftReg_ce;

  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \SRL_SIG[0][31]_i_1__3 
       (.I0(Mat2AxiStream_U0_ap_start),
        .I1(rows_c10_empty_n),
        .I2(ap_done_reg),
        .I3(cols_c_i_full_n),
        .I4(rows_c_i_full_n),
        .I5(cols_c11_empty_n),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT5 #(
    .INIT(32'hFBFFC8C0)) 
    \SRL_SIG[0][3]_i_1__15 
       (.I0(return_r_preg),
        .I1(last_blk_pxl_width14_U0_ap_continue),
        .I2(E),
        .I3(ap_done_reg),
        .I4(\SRL_SIG_reg[0][3] ),
        .O(\return_r_preg_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h4440)) 
    ap_done_reg_i_1__7
       (.I0(last_blk_pxl_width14_U0_ap_continue),
        .I1(ap_rst_n),
        .I2(E),
        .I3(ap_done_reg),
        .O(ap_done_reg_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1__7_n_0),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair709" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    internal_full_n_i_2__9
       (.I0(last_blk_pxl_width14_U0_ap_continue),
        .I1(E),
        .I2(ap_done_reg),
        .O(shiftReg_ce));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[1]_i_1__27 
       (.I0(E),
        .I1(cols_c_i_empty_n),
        .I2(Q),
        .I3(rows_c_i_empty_n),
        .I4(MatStream2AxiStream_U0_ap_start),
        .O(internal_empty_n_reg));
  LUT2 #(
    .INIT(4'hE)) 
    \return_r_preg[3]_i_1 
       (.I0(E),
        .I1(return_r_preg),
        .O(\return_r_preg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \return_r_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\return_r_preg[3]_i_1_n_0 ),
        .Q(return_r_preg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_last_blk_pxl_width3
   (start_once_reg_reg_0,
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg,
    ap_rst_n_inv,
    start_once_reg_reg_1,
    ap_clk,
    internal_full_n_reg,
    grp_Axi2Mat_fu_60_ap_start_reg,
    start_for_AxiStream2MatStream_U0_full_n);
  output start_once_reg_reg_0;
  output ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_1;
  input ap_clk;
  input internal_full_n_reg;
  input grp_Axi2Mat_fu_60_ap_start_reg;
  input start_for_AxiStream2MatStream_U0_full_n;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg;
  wire grp_Axi2Mat_fu_60_ap_start_reg;
  wire internal_full_n_reg;
  wire start_for_AxiStream2MatStream_U0_full_n;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;

  LUT4 #(
    .INIT(16'h0400)) 
    internal_full_n_i_3__1
       (.I0(internal_full_n_reg),
        .I1(grp_Axi2Mat_fu_60_ap_start_reg),
        .I2(start_once_reg_reg_0),
        .I3(start_for_AxiStream2MatStream_U0_full_n),
        .O(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_1),
        .Q(start_once_reg_reg_0),
        .R(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_last_blk_pxl_width3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_last_blk_pxl_width3_53
   (start_once_reg_reg_0,
    ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg,
    ap_rst_n_inv,
    start_once_reg_reg_1,
    ap_clk,
    internal_full_n_reg,
    grp_Axi2Mat_fu_82_ap_start_reg,
    start_for_AxiStream2MatStream_U0_full_n);
  output start_once_reg_reg_0;
  output ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_1;
  input ap_clk;
  input internal_full_n_reg;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input start_for_AxiStream2MatStream_U0_full_n;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire internal_full_n_reg;
  wire start_for_AxiStream2MatStream_U0_full_n;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;

  LUT4 #(
    .INIT(16'h0400)) 
    internal_full_n_i_3
       (.I0(internal_full_n_reg),
        .I1(grp_Axi2Mat_fu_82_ap_start_reg),
        .I2(start_once_reg_reg_0),
        .I3(start_for_AxiStream2MatStream_U0_full_n),
        .O(ap_sync_reg_last_blk_pxl_width3_U0_ap_ready_reg));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_1),
        .Q(start_once_reg_reg_0),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_32ns_32ns_64_2_1
   (p_reg__0,
    Q,
    ap_clk,
    A,
    D,
    tmp_product__0);
  output [63:0]p_reg__0;
  input [0:0]Q;
  input ap_clk;
  input [14:0]A;
  input [31:0]D;
  input [16:0]tmp_product__0;

  wire [14:0]A;
  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [63:0]p_reg__0;
  wire [16:0]tmp_product__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1 arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1_U
       (.A(A),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .p_reg__0_0(p_reg__0),
        .tmp_product__0_0(tmp_product__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_32ns_32ns_64_2_1_Multiplier_1
   (p_reg__0_0,
    Q,
    ap_clk,
    A,
    D,
    tmp_product__0_0);
  output [63:0]p_reg__0_0;
  input [0:0]Q;
  input ap_clk;
  input [14:0]A;
  input [31:0]D;
  input [16:0]tmp_product__0_0;

  wire [14:0]A;
  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \mul_ln1310_reg_398[19]_i_2_n_0 ;
  wire \mul_ln1310_reg_398[19]_i_3_n_0 ;
  wire \mul_ln1310_reg_398[19]_i_4_n_0 ;
  wire \mul_ln1310_reg_398[23]_i_2_n_0 ;
  wire \mul_ln1310_reg_398[23]_i_3_n_0 ;
  wire \mul_ln1310_reg_398[23]_i_4_n_0 ;
  wire \mul_ln1310_reg_398[23]_i_5_n_0 ;
  wire \mul_ln1310_reg_398[27]_i_2_n_0 ;
  wire \mul_ln1310_reg_398[27]_i_3_n_0 ;
  wire \mul_ln1310_reg_398[27]_i_4_n_0 ;
  wire \mul_ln1310_reg_398[27]_i_5_n_0 ;
  wire \mul_ln1310_reg_398[31]_i_2_n_0 ;
  wire \mul_ln1310_reg_398[31]_i_3_n_0 ;
  wire \mul_ln1310_reg_398[31]_i_4_n_0 ;
  wire \mul_ln1310_reg_398[31]_i_5_n_0 ;
  wire \mul_ln1310_reg_398[35]_i_2_n_0 ;
  wire \mul_ln1310_reg_398[35]_i_3_n_0 ;
  wire \mul_ln1310_reg_398[35]_i_4_n_0 ;
  wire \mul_ln1310_reg_398[35]_i_5_n_0 ;
  wire \mul_ln1310_reg_398[39]_i_2_n_0 ;
  wire \mul_ln1310_reg_398[39]_i_3_n_0 ;
  wire \mul_ln1310_reg_398[39]_i_4_n_0 ;
  wire \mul_ln1310_reg_398[39]_i_5_n_0 ;
  wire \mul_ln1310_reg_398[43]_i_2_n_0 ;
  wire \mul_ln1310_reg_398[43]_i_3_n_0 ;
  wire \mul_ln1310_reg_398[43]_i_4_n_0 ;
  wire \mul_ln1310_reg_398[43]_i_5_n_0 ;
  wire \mul_ln1310_reg_398[47]_i_2_n_0 ;
  wire \mul_ln1310_reg_398[47]_i_3_n_0 ;
  wire \mul_ln1310_reg_398[47]_i_4_n_0 ;
  wire \mul_ln1310_reg_398[47]_i_5_n_0 ;
  wire \mul_ln1310_reg_398[51]_i_2_n_0 ;
  wire \mul_ln1310_reg_398[51]_i_3_n_0 ;
  wire \mul_ln1310_reg_398[51]_i_4_n_0 ;
  wire \mul_ln1310_reg_398[51]_i_5_n_0 ;
  wire \mul_ln1310_reg_398[55]_i_2_n_0 ;
  wire \mul_ln1310_reg_398[55]_i_3_n_0 ;
  wire \mul_ln1310_reg_398[55]_i_4_n_0 ;
  wire \mul_ln1310_reg_398[55]_i_5_n_0 ;
  wire \mul_ln1310_reg_398[59]_i_2_n_0 ;
  wire \mul_ln1310_reg_398[59]_i_3_n_0 ;
  wire \mul_ln1310_reg_398[59]_i_4_n_0 ;
  wire \mul_ln1310_reg_398[59]_i_5_n_0 ;
  wire \mul_ln1310_reg_398[63]_i_2_n_0 ;
  wire \mul_ln1310_reg_398[63]_i_3_n_0 ;
  wire \mul_ln1310_reg_398[63]_i_4_n_0 ;
  wire \mul_ln1310_reg_398[63]_i_5_n_0 ;
  wire \mul_ln1310_reg_398_reg[19]_i_1_n_0 ;
  wire \mul_ln1310_reg_398_reg[19]_i_1_n_1 ;
  wire \mul_ln1310_reg_398_reg[19]_i_1_n_2 ;
  wire \mul_ln1310_reg_398_reg[19]_i_1_n_3 ;
  wire \mul_ln1310_reg_398_reg[23]_i_1_n_0 ;
  wire \mul_ln1310_reg_398_reg[23]_i_1_n_1 ;
  wire \mul_ln1310_reg_398_reg[23]_i_1_n_2 ;
  wire \mul_ln1310_reg_398_reg[23]_i_1_n_3 ;
  wire \mul_ln1310_reg_398_reg[27]_i_1_n_0 ;
  wire \mul_ln1310_reg_398_reg[27]_i_1_n_1 ;
  wire \mul_ln1310_reg_398_reg[27]_i_1_n_2 ;
  wire \mul_ln1310_reg_398_reg[27]_i_1_n_3 ;
  wire \mul_ln1310_reg_398_reg[31]_i_1_n_0 ;
  wire \mul_ln1310_reg_398_reg[31]_i_1_n_1 ;
  wire \mul_ln1310_reg_398_reg[31]_i_1_n_2 ;
  wire \mul_ln1310_reg_398_reg[31]_i_1_n_3 ;
  wire \mul_ln1310_reg_398_reg[35]_i_1_n_0 ;
  wire \mul_ln1310_reg_398_reg[35]_i_1_n_1 ;
  wire \mul_ln1310_reg_398_reg[35]_i_1_n_2 ;
  wire \mul_ln1310_reg_398_reg[35]_i_1_n_3 ;
  wire \mul_ln1310_reg_398_reg[39]_i_1_n_0 ;
  wire \mul_ln1310_reg_398_reg[39]_i_1_n_1 ;
  wire \mul_ln1310_reg_398_reg[39]_i_1_n_2 ;
  wire \mul_ln1310_reg_398_reg[39]_i_1_n_3 ;
  wire \mul_ln1310_reg_398_reg[43]_i_1_n_0 ;
  wire \mul_ln1310_reg_398_reg[43]_i_1_n_1 ;
  wire \mul_ln1310_reg_398_reg[43]_i_1_n_2 ;
  wire \mul_ln1310_reg_398_reg[43]_i_1_n_3 ;
  wire \mul_ln1310_reg_398_reg[47]_i_1_n_0 ;
  wire \mul_ln1310_reg_398_reg[47]_i_1_n_1 ;
  wire \mul_ln1310_reg_398_reg[47]_i_1_n_2 ;
  wire \mul_ln1310_reg_398_reg[47]_i_1_n_3 ;
  wire \mul_ln1310_reg_398_reg[51]_i_1_n_0 ;
  wire \mul_ln1310_reg_398_reg[51]_i_1_n_1 ;
  wire \mul_ln1310_reg_398_reg[51]_i_1_n_2 ;
  wire \mul_ln1310_reg_398_reg[51]_i_1_n_3 ;
  wire \mul_ln1310_reg_398_reg[55]_i_1_n_0 ;
  wire \mul_ln1310_reg_398_reg[55]_i_1_n_1 ;
  wire \mul_ln1310_reg_398_reg[55]_i_1_n_2 ;
  wire \mul_ln1310_reg_398_reg[55]_i_1_n_3 ;
  wire \mul_ln1310_reg_398_reg[59]_i_1_n_0 ;
  wire \mul_ln1310_reg_398_reg[59]_i_1_n_1 ;
  wire \mul_ln1310_reg_398_reg[59]_i_1_n_2 ;
  wire \mul_ln1310_reg_398_reg[59]_i_1_n_3 ;
  wire \mul_ln1310_reg_398_reg[63]_i_1_n_1 ;
  wire \mul_ln1310_reg_398_reg[63]_i_1_n_2 ;
  wire \mul_ln1310_reg_398_reg[63]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire [63:0]p_reg__0_0;
  wire p_reg__0_n_100;
  wire p_reg__0_n_101;
  wire p_reg__0_n_102;
  wire p_reg__0_n_103;
  wire p_reg__0_n_104;
  wire p_reg__0_n_105;
  wire p_reg__0_n_58;
  wire p_reg__0_n_59;
  wire p_reg__0_n_60;
  wire p_reg__0_n_61;
  wire p_reg__0_n_62;
  wire p_reg__0_n_63;
  wire p_reg__0_n_64;
  wire p_reg__0_n_65;
  wire p_reg__0_n_66;
  wire p_reg__0_n_67;
  wire p_reg__0_n_68;
  wire p_reg__0_n_69;
  wire p_reg__0_n_70;
  wire p_reg__0_n_71;
  wire p_reg__0_n_72;
  wire p_reg__0_n_73;
  wire p_reg__0_n_74;
  wire p_reg__0_n_75;
  wire p_reg__0_n_76;
  wire p_reg__0_n_77;
  wire p_reg__0_n_78;
  wire p_reg__0_n_79;
  wire p_reg__0_n_80;
  wire p_reg__0_n_81;
  wire p_reg__0_n_82;
  wire p_reg__0_n_83;
  wire p_reg__0_n_84;
  wire p_reg__0_n_85;
  wire p_reg__0_n_86;
  wire p_reg__0_n_87;
  wire p_reg__0_n_88;
  wire p_reg__0_n_89;
  wire p_reg__0_n_90;
  wire p_reg__0_n_91;
  wire p_reg__0_n_92;
  wire p_reg__0_n_93;
  wire p_reg__0_n_94;
  wire p_reg__0_n_95;
  wire p_reg__0_n_96;
  wire p_reg__0_n_97;
  wire p_reg__0_n_98;
  wire p_reg__0_n_99;
  wire \p_reg_n_0_[0] ;
  wire \p_reg_n_0_[10] ;
  wire \p_reg_n_0_[11] ;
  wire \p_reg_n_0_[12] ;
  wire \p_reg_n_0_[13] ;
  wire \p_reg_n_0_[14] ;
  wire \p_reg_n_0_[15] ;
  wire \p_reg_n_0_[16] ;
  wire \p_reg_n_0_[1] ;
  wire \p_reg_n_0_[2] ;
  wire \p_reg_n_0_[3] ;
  wire \p_reg_n_0_[4] ;
  wire \p_reg_n_0_[5] ;
  wire \p_reg_n_0_[6] ;
  wire \p_reg_n_0_[7] ;
  wire \p_reg_n_0_[8] ;
  wire \p_reg_n_0_[9] ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [16:0]tmp_product__0_0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_24;
  wire tmp_product__0_n_25;
  wire tmp_product__0_n_26;
  wire tmp_product__0_n_27;
  wire tmp_product__0_n_28;
  wire tmp_product__0_n_29;
  wire tmp_product__0_n_30;
  wire tmp_product__0_n_31;
  wire tmp_product__0_n_32;
  wire tmp_product__0_n_33;
  wire tmp_product__0_n_34;
  wire tmp_product__0_n_35;
  wire tmp_product__0_n_36;
  wire tmp_product__0_n_37;
  wire tmp_product__0_n_38;
  wire tmp_product__0_n_39;
  wire tmp_product__0_n_40;
  wire tmp_product__0_n_41;
  wire tmp_product__0_n_42;
  wire tmp_product__0_n_43;
  wire tmp_product__0_n_44;
  wire tmp_product__0_n_45;
  wire tmp_product__0_n_46;
  wire tmp_product__0_n_47;
  wire tmp_product__0_n_48;
  wire tmp_product__0_n_49;
  wire tmp_product__0_n_50;
  wire tmp_product__0_n_51;
  wire tmp_product__0_n_52;
  wire tmp_product__0_n_53;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln1310_reg_398_reg[63]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[19]_i_2 
       (.I0(p_reg__0_n_103),
        .I1(\p_reg_n_0_[2] ),
        .O(\mul_ln1310_reg_398[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[19]_i_3 
       (.I0(p_reg__0_n_104),
        .I1(\p_reg_n_0_[1] ),
        .O(\mul_ln1310_reg_398[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[19]_i_4 
       (.I0(p_reg__0_n_105),
        .I1(\p_reg_n_0_[0] ),
        .O(\mul_ln1310_reg_398[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[23]_i_2 
       (.I0(p_reg__0_n_99),
        .I1(\p_reg_n_0_[6] ),
        .O(\mul_ln1310_reg_398[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[23]_i_3 
       (.I0(p_reg__0_n_100),
        .I1(\p_reg_n_0_[5] ),
        .O(\mul_ln1310_reg_398[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[23]_i_4 
       (.I0(p_reg__0_n_101),
        .I1(\p_reg_n_0_[4] ),
        .O(\mul_ln1310_reg_398[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[23]_i_5 
       (.I0(p_reg__0_n_102),
        .I1(\p_reg_n_0_[3] ),
        .O(\mul_ln1310_reg_398[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[27]_i_2 
       (.I0(p_reg__0_n_95),
        .I1(\p_reg_n_0_[10] ),
        .O(\mul_ln1310_reg_398[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[27]_i_3 
       (.I0(p_reg__0_n_96),
        .I1(\p_reg_n_0_[9] ),
        .O(\mul_ln1310_reg_398[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[27]_i_4 
       (.I0(p_reg__0_n_97),
        .I1(\p_reg_n_0_[8] ),
        .O(\mul_ln1310_reg_398[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[27]_i_5 
       (.I0(p_reg__0_n_98),
        .I1(\p_reg_n_0_[7] ),
        .O(\mul_ln1310_reg_398[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[31]_i_2 
       (.I0(p_reg__0_n_91),
        .I1(\p_reg_n_0_[14] ),
        .O(\mul_ln1310_reg_398[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[31]_i_3 
       (.I0(p_reg__0_n_92),
        .I1(\p_reg_n_0_[13] ),
        .O(\mul_ln1310_reg_398[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[31]_i_4 
       (.I0(p_reg__0_n_93),
        .I1(\p_reg_n_0_[12] ),
        .O(\mul_ln1310_reg_398[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[31]_i_5 
       (.I0(p_reg__0_n_94),
        .I1(\p_reg_n_0_[11] ),
        .O(\mul_ln1310_reg_398[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[35]_i_2 
       (.I0(p_reg__0_n_87),
        .I1(p_reg_n_104),
        .O(\mul_ln1310_reg_398[35]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[35]_i_3 
       (.I0(p_reg__0_n_88),
        .I1(p_reg_n_105),
        .O(\mul_ln1310_reg_398[35]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[35]_i_4 
       (.I0(p_reg__0_n_89),
        .I1(\p_reg_n_0_[16] ),
        .O(\mul_ln1310_reg_398[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[35]_i_5 
       (.I0(p_reg__0_n_90),
        .I1(\p_reg_n_0_[15] ),
        .O(\mul_ln1310_reg_398[35]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[39]_i_2 
       (.I0(p_reg__0_n_83),
        .I1(p_reg_n_100),
        .O(\mul_ln1310_reg_398[39]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[39]_i_3 
       (.I0(p_reg__0_n_84),
        .I1(p_reg_n_101),
        .O(\mul_ln1310_reg_398[39]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[39]_i_4 
       (.I0(p_reg__0_n_85),
        .I1(p_reg_n_102),
        .O(\mul_ln1310_reg_398[39]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[39]_i_5 
       (.I0(p_reg__0_n_86),
        .I1(p_reg_n_103),
        .O(\mul_ln1310_reg_398[39]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[43]_i_2 
       (.I0(p_reg__0_n_79),
        .I1(p_reg_n_96),
        .O(\mul_ln1310_reg_398[43]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[43]_i_3 
       (.I0(p_reg__0_n_80),
        .I1(p_reg_n_97),
        .O(\mul_ln1310_reg_398[43]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[43]_i_4 
       (.I0(p_reg__0_n_81),
        .I1(p_reg_n_98),
        .O(\mul_ln1310_reg_398[43]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[43]_i_5 
       (.I0(p_reg__0_n_82),
        .I1(p_reg_n_99),
        .O(\mul_ln1310_reg_398[43]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[47]_i_2 
       (.I0(p_reg__0_n_75),
        .I1(p_reg_n_92),
        .O(\mul_ln1310_reg_398[47]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[47]_i_3 
       (.I0(p_reg__0_n_76),
        .I1(p_reg_n_93),
        .O(\mul_ln1310_reg_398[47]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[47]_i_4 
       (.I0(p_reg__0_n_77),
        .I1(p_reg_n_94),
        .O(\mul_ln1310_reg_398[47]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[47]_i_5 
       (.I0(p_reg__0_n_78),
        .I1(p_reg_n_95),
        .O(\mul_ln1310_reg_398[47]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[51]_i_2 
       (.I0(p_reg__0_n_71),
        .I1(p_reg_n_88),
        .O(\mul_ln1310_reg_398[51]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[51]_i_3 
       (.I0(p_reg__0_n_72),
        .I1(p_reg_n_89),
        .O(\mul_ln1310_reg_398[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[51]_i_4 
       (.I0(p_reg__0_n_73),
        .I1(p_reg_n_90),
        .O(\mul_ln1310_reg_398[51]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[51]_i_5 
       (.I0(p_reg__0_n_74),
        .I1(p_reg_n_91),
        .O(\mul_ln1310_reg_398[51]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[55]_i_2 
       (.I0(p_reg__0_n_67),
        .I1(p_reg_n_84),
        .O(\mul_ln1310_reg_398[55]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[55]_i_3 
       (.I0(p_reg__0_n_68),
        .I1(p_reg_n_85),
        .O(\mul_ln1310_reg_398[55]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[55]_i_4 
       (.I0(p_reg__0_n_69),
        .I1(p_reg_n_86),
        .O(\mul_ln1310_reg_398[55]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[55]_i_5 
       (.I0(p_reg__0_n_70),
        .I1(p_reg_n_87),
        .O(\mul_ln1310_reg_398[55]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[59]_i_2 
       (.I0(p_reg__0_n_63),
        .I1(p_reg_n_80),
        .O(\mul_ln1310_reg_398[59]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[59]_i_3 
       (.I0(p_reg__0_n_64),
        .I1(p_reg_n_81),
        .O(\mul_ln1310_reg_398[59]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[59]_i_4 
       (.I0(p_reg__0_n_65),
        .I1(p_reg_n_82),
        .O(\mul_ln1310_reg_398[59]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[59]_i_5 
       (.I0(p_reg__0_n_66),
        .I1(p_reg_n_83),
        .O(\mul_ln1310_reg_398[59]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[63]_i_2 
       (.I0(p_reg__0_n_59),
        .I1(p_reg_n_76),
        .O(\mul_ln1310_reg_398[63]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[63]_i_3 
       (.I0(p_reg__0_n_60),
        .I1(p_reg_n_77),
        .O(\mul_ln1310_reg_398[63]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[63]_i_4 
       (.I0(p_reg__0_n_61),
        .I1(p_reg_n_78),
        .O(\mul_ln1310_reg_398[63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln1310_reg_398[63]_i_5 
       (.I0(p_reg__0_n_62),
        .I1(p_reg_n_79),
        .O(\mul_ln1310_reg_398[63]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_398_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln1310_reg_398_reg[19]_i_1_n_0 ,\mul_ln1310_reg_398_reg[19]_i_1_n_1 ,\mul_ln1310_reg_398_reg[19]_i_1_n_2 ,\mul_ln1310_reg_398_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105,1'b0}),
        .O(p_reg__0_0[19:16]),
        .S({\mul_ln1310_reg_398[19]_i_2_n_0 ,\mul_ln1310_reg_398[19]_i_3_n_0 ,\mul_ln1310_reg_398[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_398_reg[23]_i_1 
       (.CI(\mul_ln1310_reg_398_reg[19]_i_1_n_0 ),
        .CO({\mul_ln1310_reg_398_reg[23]_i_1_n_0 ,\mul_ln1310_reg_398_reg[23]_i_1_n_1 ,\mul_ln1310_reg_398_reg[23]_i_1_n_2 ,\mul_ln1310_reg_398_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102}),
        .O(p_reg__0_0[23:20]),
        .S({\mul_ln1310_reg_398[23]_i_2_n_0 ,\mul_ln1310_reg_398[23]_i_3_n_0 ,\mul_ln1310_reg_398[23]_i_4_n_0 ,\mul_ln1310_reg_398[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_398_reg[27]_i_1 
       (.CI(\mul_ln1310_reg_398_reg[23]_i_1_n_0 ),
        .CO({\mul_ln1310_reg_398_reg[27]_i_1_n_0 ,\mul_ln1310_reg_398_reg[27]_i_1_n_1 ,\mul_ln1310_reg_398_reg[27]_i_1_n_2 ,\mul_ln1310_reg_398_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98}),
        .O(p_reg__0_0[27:24]),
        .S({\mul_ln1310_reg_398[27]_i_2_n_0 ,\mul_ln1310_reg_398[27]_i_3_n_0 ,\mul_ln1310_reg_398[27]_i_4_n_0 ,\mul_ln1310_reg_398[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_398_reg[31]_i_1 
       (.CI(\mul_ln1310_reg_398_reg[27]_i_1_n_0 ),
        .CO({\mul_ln1310_reg_398_reg[31]_i_1_n_0 ,\mul_ln1310_reg_398_reg[31]_i_1_n_1 ,\mul_ln1310_reg_398_reg[31]_i_1_n_2 ,\mul_ln1310_reg_398_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94}),
        .O(p_reg__0_0[31:28]),
        .S({\mul_ln1310_reg_398[31]_i_2_n_0 ,\mul_ln1310_reg_398[31]_i_3_n_0 ,\mul_ln1310_reg_398[31]_i_4_n_0 ,\mul_ln1310_reg_398[31]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_398_reg[35]_i_1 
       (.CI(\mul_ln1310_reg_398_reg[31]_i_1_n_0 ),
        .CO({\mul_ln1310_reg_398_reg[35]_i_1_n_0 ,\mul_ln1310_reg_398_reg[35]_i_1_n_1 ,\mul_ln1310_reg_398_reg[35]_i_1_n_2 ,\mul_ln1310_reg_398_reg[35]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_87,p_reg__0_n_88,p_reg__0_n_89,p_reg__0_n_90}),
        .O(p_reg__0_0[35:32]),
        .S({\mul_ln1310_reg_398[35]_i_2_n_0 ,\mul_ln1310_reg_398[35]_i_3_n_0 ,\mul_ln1310_reg_398[35]_i_4_n_0 ,\mul_ln1310_reg_398[35]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_398_reg[39]_i_1 
       (.CI(\mul_ln1310_reg_398_reg[35]_i_1_n_0 ),
        .CO({\mul_ln1310_reg_398_reg[39]_i_1_n_0 ,\mul_ln1310_reg_398_reg[39]_i_1_n_1 ,\mul_ln1310_reg_398_reg[39]_i_1_n_2 ,\mul_ln1310_reg_398_reg[39]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_83,p_reg__0_n_84,p_reg__0_n_85,p_reg__0_n_86}),
        .O(p_reg__0_0[39:36]),
        .S({\mul_ln1310_reg_398[39]_i_2_n_0 ,\mul_ln1310_reg_398[39]_i_3_n_0 ,\mul_ln1310_reg_398[39]_i_4_n_0 ,\mul_ln1310_reg_398[39]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_398_reg[43]_i_1 
       (.CI(\mul_ln1310_reg_398_reg[39]_i_1_n_0 ),
        .CO({\mul_ln1310_reg_398_reg[43]_i_1_n_0 ,\mul_ln1310_reg_398_reg[43]_i_1_n_1 ,\mul_ln1310_reg_398_reg[43]_i_1_n_2 ,\mul_ln1310_reg_398_reg[43]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_79,p_reg__0_n_80,p_reg__0_n_81,p_reg__0_n_82}),
        .O(p_reg__0_0[43:40]),
        .S({\mul_ln1310_reg_398[43]_i_2_n_0 ,\mul_ln1310_reg_398[43]_i_3_n_0 ,\mul_ln1310_reg_398[43]_i_4_n_0 ,\mul_ln1310_reg_398[43]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_398_reg[47]_i_1 
       (.CI(\mul_ln1310_reg_398_reg[43]_i_1_n_0 ),
        .CO({\mul_ln1310_reg_398_reg[47]_i_1_n_0 ,\mul_ln1310_reg_398_reg[47]_i_1_n_1 ,\mul_ln1310_reg_398_reg[47]_i_1_n_2 ,\mul_ln1310_reg_398_reg[47]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_75,p_reg__0_n_76,p_reg__0_n_77,p_reg__0_n_78}),
        .O(p_reg__0_0[47:44]),
        .S({\mul_ln1310_reg_398[47]_i_2_n_0 ,\mul_ln1310_reg_398[47]_i_3_n_0 ,\mul_ln1310_reg_398[47]_i_4_n_0 ,\mul_ln1310_reg_398[47]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_398_reg[51]_i_1 
       (.CI(\mul_ln1310_reg_398_reg[47]_i_1_n_0 ),
        .CO({\mul_ln1310_reg_398_reg[51]_i_1_n_0 ,\mul_ln1310_reg_398_reg[51]_i_1_n_1 ,\mul_ln1310_reg_398_reg[51]_i_1_n_2 ,\mul_ln1310_reg_398_reg[51]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_71,p_reg__0_n_72,p_reg__0_n_73,p_reg__0_n_74}),
        .O(p_reg__0_0[51:48]),
        .S({\mul_ln1310_reg_398[51]_i_2_n_0 ,\mul_ln1310_reg_398[51]_i_3_n_0 ,\mul_ln1310_reg_398[51]_i_4_n_0 ,\mul_ln1310_reg_398[51]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_398_reg[55]_i_1 
       (.CI(\mul_ln1310_reg_398_reg[51]_i_1_n_0 ),
        .CO({\mul_ln1310_reg_398_reg[55]_i_1_n_0 ,\mul_ln1310_reg_398_reg[55]_i_1_n_1 ,\mul_ln1310_reg_398_reg[55]_i_1_n_2 ,\mul_ln1310_reg_398_reg[55]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_67,p_reg__0_n_68,p_reg__0_n_69,p_reg__0_n_70}),
        .O(p_reg__0_0[55:52]),
        .S({\mul_ln1310_reg_398[55]_i_2_n_0 ,\mul_ln1310_reg_398[55]_i_3_n_0 ,\mul_ln1310_reg_398[55]_i_4_n_0 ,\mul_ln1310_reg_398[55]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_398_reg[59]_i_1 
       (.CI(\mul_ln1310_reg_398_reg[55]_i_1_n_0 ),
        .CO({\mul_ln1310_reg_398_reg[59]_i_1_n_0 ,\mul_ln1310_reg_398_reg[59]_i_1_n_1 ,\mul_ln1310_reg_398_reg[59]_i_1_n_2 ,\mul_ln1310_reg_398_reg[59]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_63,p_reg__0_n_64,p_reg__0_n_65,p_reg__0_n_66}),
        .O(p_reg__0_0[59:56]),
        .S({\mul_ln1310_reg_398[59]_i_2_n_0 ,\mul_ln1310_reg_398[59]_i_3_n_0 ,\mul_ln1310_reg_398[59]_i_4_n_0 ,\mul_ln1310_reg_398[59]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln1310_reg_398_reg[63]_i_1 
       (.CI(\mul_ln1310_reg_398_reg[59]_i_1_n_0 ),
        .CO({\NLW_mul_ln1310_reg_398_reg[63]_i_1_CO_UNCONNECTED [3],\mul_ln1310_reg_398_reg[63]_i_1_n_1 ,\mul_ln1310_reg_398_reg[63]_i_1_n_2 ,\mul_ln1310_reg_398_reg[63]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg__0_n_60,p_reg__0_n_61,p_reg__0_n_62}),
        .O(p_reg__0_0[63:60]),
        .S({\mul_ln1310_reg_398[63]_i_2_n_0 ,\mul_ln1310_reg_398[63]_i_3_n_0 ,\mul_ln1310_reg_398[63]_i_4_n_0 ,\mul_ln1310_reg_398[63]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,D[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(\p_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(p_reg__0_0[0]),
        .R(1'b0));
  FDRE \p_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(\p_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(p_reg__0_0[10]),
        .R(1'b0));
  FDRE \p_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(\p_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(p_reg__0_0[11]),
        .R(1'b0));
  FDRE \p_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(\p_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(p_reg__0_0[12]),
        .R(1'b0));
  FDRE \p_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(\p_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(p_reg__0_0[13]),
        .R(1'b0));
  FDRE \p_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(\p_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(p_reg__0_0[14]),
        .R(1'b0));
  FDRE \p_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_90),
        .Q(\p_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(p_reg__0_0[15]),
        .R(1'b0));
  FDRE \p_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_89),
        .Q(\p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(\p_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(p_reg__0_0[1]),
        .R(1'b0));
  FDRE \p_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(\p_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(p_reg__0_0[2]),
        .R(1'b0));
  FDRE \p_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(\p_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(p_reg__0_0[3]),
        .R(1'b0));
  FDRE \p_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(\p_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(p_reg__0_0[4]),
        .R(1'b0));
  FDRE \p_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(\p_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(p_reg__0_0[5]),
        .R(1'b0));
  FDRE \p_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(\p_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(p_reg__0_0[6]),
        .R(1'b0));
  FDRE \p_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(\p_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(p_reg__0_0[7]),
        .R(1'b0));
  FDRE \p_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(\p_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(p_reg__0_0[8]),
        .R(1'b0));
  FDRE \p_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(\p_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(p_reg__0_0[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x16 4}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("CASCADE"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ACOUT(NLW_p_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,D[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__0_OVERFLOW_UNCONNECTED),
        .P({p_reg__0_n_58,p_reg__0_n_59,p_reg__0_n_60,p_reg__0_n_61,p_reg__0_n_62,p_reg__0_n_63,p_reg__0_n_64,p_reg__0_n_65,p_reg__0_n_66,p_reg__0_n_67,p_reg__0_n_68,p_reg__0_n_69,p_reg__0_n_70,p_reg__0_n_71,p_reg__0_n_72,p_reg__0_n_73,p_reg__0_n_74,p_reg__0_n_75,p_reg__0_n_76,p_reg__0_n_77,p_reg__0_n_78,p_reg__0_n_79,p_reg__0_n_80,p_reg__0_n_81,p_reg__0_n_82,p_reg__0_n_83,p_reg__0_n_84,p_reg__0_n_85,p_reg__0_n_86,p_reg__0_n_87,p_reg__0_n_88,p_reg__0_n_89,p_reg__0_n_90,p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94,p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98,p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102,p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 16x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,A}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_product__0_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT({tmp_product__0_n_24,tmp_product__0_n_25,tmp_product__0_n_26,tmp_product__0_n_27,tmp_product__0_n_28,tmp_product__0_n_29,tmp_product__0_n_30,tmp_product__0_n_31,tmp_product__0_n_32,tmp_product__0_n_33,tmp_product__0_n_34,tmp_product__0_n_35,tmp_product__0_n_36,tmp_product__0_n_37,tmp_product__0_n_38,tmp_product__0_n_39,tmp_product__0_n_40,tmp_product__0_n_41,tmp_product__0_n_42,tmp_product__0_n_43,tmp_product__0_n_44,tmp_product__0_n_45,tmp_product__0_n_46,tmp_product__0_n_47,tmp_product__0_n_48,tmp_product__0_n_49,tmp_product__0_n_50,tmp_product__0_n_51,tmp_product__0_n_52,tmp_product__0_n_53}),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,D[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_32s_32s_32_2_1
   (D,
    Q,
    ap_clk,
    out,
    p_reg__0);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]out;
  input [31:0]p_reg__0;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]out;
  wire [31:0]p_reg__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_32s_32s_32_2_1_Multiplier_0 arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg__0_0(p_reg__0));
endmodule

(* ORIG_REF_NAME = "arithm_accel_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_32s_32s_32_2_1_77
   (D,
    Q,
    ap_clk,
    out,
    p_reg__0);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]out;
  input [31:0]p_reg__0;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire [31:0]out;
  wire [31:0]p_reg__0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_78 arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .out(out),
        .p_reg__0_0(p_reg__0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_32s_32s_32_2_1_Multiplier_0
   (D,
    Q,
    ap_clk,
    out,
    p_reg__0_0);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]out;
  input [31:0]p_reg__0_0;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \bound_reg_761[19]_i_2_n_0 ;
  wire \bound_reg_761[19]_i_3_n_0 ;
  wire \bound_reg_761[19]_i_4_n_0 ;
  wire \bound_reg_761[23]_i_2_n_0 ;
  wire \bound_reg_761[23]_i_3_n_0 ;
  wire \bound_reg_761[23]_i_4_n_0 ;
  wire \bound_reg_761[23]_i_5_n_0 ;
  wire \bound_reg_761[27]_i_2_n_0 ;
  wire \bound_reg_761[27]_i_3_n_0 ;
  wire \bound_reg_761[27]_i_4_n_0 ;
  wire \bound_reg_761[27]_i_5_n_0 ;
  wire \bound_reg_761[31]_i_2_n_0 ;
  wire \bound_reg_761[31]_i_3_n_0 ;
  wire \bound_reg_761[31]_i_4_n_0 ;
  wire \bound_reg_761[31]_i_5_n_0 ;
  wire \bound_reg_761_reg[19]_i_1_n_0 ;
  wire \bound_reg_761_reg[19]_i_1_n_1 ;
  wire \bound_reg_761_reg[19]_i_1_n_2 ;
  wire \bound_reg_761_reg[19]_i_1_n_3 ;
  wire \bound_reg_761_reg[23]_i_1_n_0 ;
  wire \bound_reg_761_reg[23]_i_1_n_1 ;
  wire \bound_reg_761_reg[23]_i_1_n_2 ;
  wire \bound_reg_761_reg[23]_i_1_n_3 ;
  wire \bound_reg_761_reg[27]_i_1_n_0 ;
  wire \bound_reg_761_reg[27]_i_1_n_1 ;
  wire \bound_reg_761_reg[27]_i_1_n_2 ;
  wire \bound_reg_761_reg[27]_i_1_n_3 ;
  wire \bound_reg_761_reg[31]_i_1_n_1 ;
  wire \bound_reg_761_reg[31]_i_1_n_2 ;
  wire \bound_reg_761_reg[31]_i_1_n_3 ;
  wire [31:0]out;
  wire [31:0]p_reg__0_0;
  wire p_reg__0_n_100;
  wire p_reg__0_n_101;
  wire p_reg__0_n_102;
  wire p_reg__0_n_103;
  wire p_reg__0_n_104;
  wire p_reg__0_n_105;
  wire p_reg__0_n_91;
  wire p_reg__0_n_92;
  wire p_reg__0_n_93;
  wire p_reg__0_n_94;
  wire p_reg__0_n_95;
  wire p_reg__0_n_96;
  wire p_reg__0_n_97;
  wire p_reg__0_n_98;
  wire p_reg__0_n_99;
  wire \p_reg_n_0_[16] ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_bound_reg_761_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_p_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_p_reg__0_P_UNCONNECTED;
  wire [47:0]NLW_p_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[19]_i_2 
       (.I0(p_reg__0_n_103),
        .I1(p_reg_n_103),
        .O(\bound_reg_761[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[19]_i_3 
       (.I0(p_reg__0_n_104),
        .I1(p_reg_n_104),
        .O(\bound_reg_761[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[19]_i_4 
       (.I0(p_reg__0_n_105),
        .I1(p_reg_n_105),
        .O(\bound_reg_761[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[23]_i_2 
       (.I0(p_reg__0_n_99),
        .I1(p_reg_n_99),
        .O(\bound_reg_761[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[23]_i_3 
       (.I0(p_reg__0_n_100),
        .I1(p_reg_n_100),
        .O(\bound_reg_761[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[23]_i_4 
       (.I0(p_reg__0_n_101),
        .I1(p_reg_n_101),
        .O(\bound_reg_761[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[23]_i_5 
       (.I0(p_reg__0_n_102),
        .I1(p_reg_n_102),
        .O(\bound_reg_761[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[27]_i_2 
       (.I0(p_reg__0_n_95),
        .I1(p_reg_n_95),
        .O(\bound_reg_761[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[27]_i_3 
       (.I0(p_reg__0_n_96),
        .I1(p_reg_n_96),
        .O(\bound_reg_761[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[27]_i_4 
       (.I0(p_reg__0_n_97),
        .I1(p_reg_n_97),
        .O(\bound_reg_761[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[27]_i_5 
       (.I0(p_reg__0_n_98),
        .I1(p_reg_n_98),
        .O(\bound_reg_761[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[31]_i_2 
       (.I0(p_reg__0_n_91),
        .I1(p_reg_n_91),
        .O(\bound_reg_761[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[31]_i_3 
       (.I0(p_reg__0_n_92),
        .I1(p_reg_n_92),
        .O(\bound_reg_761[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[31]_i_4 
       (.I0(p_reg__0_n_93),
        .I1(p_reg_n_93),
        .O(\bound_reg_761[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[31]_i_5 
       (.I0(p_reg__0_n_94),
        .I1(p_reg_n_94),
        .O(\bound_reg_761[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bound_reg_761_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\bound_reg_761_reg[19]_i_1_n_0 ,\bound_reg_761_reg[19]_i_1_n_1 ,\bound_reg_761_reg[19]_i_1_n_2 ,\bound_reg_761_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105,1'b0}),
        .O(D[19:16]),
        .S({\bound_reg_761[19]_i_2_n_0 ,\bound_reg_761[19]_i_3_n_0 ,\bound_reg_761[19]_i_4_n_0 ,\p_reg_n_0_[16] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bound_reg_761_reg[23]_i_1 
       (.CI(\bound_reg_761_reg[19]_i_1_n_0 ),
        .CO({\bound_reg_761_reg[23]_i_1_n_0 ,\bound_reg_761_reg[23]_i_1_n_1 ,\bound_reg_761_reg[23]_i_1_n_2 ,\bound_reg_761_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102}),
        .O(D[23:20]),
        .S({\bound_reg_761[23]_i_2_n_0 ,\bound_reg_761[23]_i_3_n_0 ,\bound_reg_761[23]_i_4_n_0 ,\bound_reg_761[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bound_reg_761_reg[27]_i_1 
       (.CI(\bound_reg_761_reg[23]_i_1_n_0 ),
        .CO({\bound_reg_761_reg[27]_i_1_n_0 ,\bound_reg_761_reg[27]_i_1_n_1 ,\bound_reg_761_reg[27]_i_1_n_2 ,\bound_reg_761_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98}),
        .O(D[27:24]),
        .S({\bound_reg_761[27]_i_2_n_0 ,\bound_reg_761[27]_i_3_n_0 ,\bound_reg_761[27]_i_4_n_0 ,\bound_reg_761[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bound_reg_761_reg[31]_i_1 
       (.CI(\bound_reg_761_reg[27]_i_1_n_0 ),
        .CO({\NLW_bound_reg_761_reg[31]_i_1_CO_UNCONNECTED [3],\bound_reg_761_reg[31]_i_1_n_1 ,\bound_reg_761_reg[31]_i_1_n_2 ,\bound_reg_761_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94}),
        .O(D[31:28]),
        .S({\bound_reg_761[31]_i_2_n_0 ,\bound_reg_761[31]_i_3_n_0 ,\bound_reg_761[31]_i_4_n_0 ,\bound_reg_761[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg__0_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({out[31],out[31],out[31],out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_P_UNCONNECTED[47:15],p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_89),
        .Q(\p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[14:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg__0_0[31],p_reg__0_0[31],p_reg__0_0[31],p_reg__0_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__0_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg__0_P_UNCONNECTED[47:15],p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94,p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98,p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102,p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_reg__0_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "arithm_accel_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_32s_32s_32_2_1_Multiplier_0_78
   (D,
    Q,
    ap_clk,
    out,
    p_reg__0_0);
  output [31:0]D;
  input [0:0]Q;
  input ap_clk;
  input [31:0]out;
  input [31:0]p_reg__0_0;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire \bound_reg_761[19]_i_2_n_0 ;
  wire \bound_reg_761[19]_i_3_n_0 ;
  wire \bound_reg_761[19]_i_4_n_0 ;
  wire \bound_reg_761[23]_i_2_n_0 ;
  wire \bound_reg_761[23]_i_3_n_0 ;
  wire \bound_reg_761[23]_i_4_n_0 ;
  wire \bound_reg_761[23]_i_5_n_0 ;
  wire \bound_reg_761[27]_i_2_n_0 ;
  wire \bound_reg_761[27]_i_3_n_0 ;
  wire \bound_reg_761[27]_i_4_n_0 ;
  wire \bound_reg_761[27]_i_5_n_0 ;
  wire \bound_reg_761[31]_i_2_n_0 ;
  wire \bound_reg_761[31]_i_3_n_0 ;
  wire \bound_reg_761[31]_i_4_n_0 ;
  wire \bound_reg_761[31]_i_5_n_0 ;
  wire \bound_reg_761_reg[19]_i_1_n_0 ;
  wire \bound_reg_761_reg[19]_i_1_n_1 ;
  wire \bound_reg_761_reg[19]_i_1_n_2 ;
  wire \bound_reg_761_reg[19]_i_1_n_3 ;
  wire \bound_reg_761_reg[23]_i_1_n_0 ;
  wire \bound_reg_761_reg[23]_i_1_n_1 ;
  wire \bound_reg_761_reg[23]_i_1_n_2 ;
  wire \bound_reg_761_reg[23]_i_1_n_3 ;
  wire \bound_reg_761_reg[27]_i_1_n_0 ;
  wire \bound_reg_761_reg[27]_i_1_n_1 ;
  wire \bound_reg_761_reg[27]_i_1_n_2 ;
  wire \bound_reg_761_reg[27]_i_1_n_3 ;
  wire \bound_reg_761_reg[31]_i_1_n_1 ;
  wire \bound_reg_761_reg[31]_i_1_n_2 ;
  wire \bound_reg_761_reg[31]_i_1_n_3 ;
  wire [31:0]out;
  wire [31:0]p_reg__0_0;
  wire p_reg__0_n_100;
  wire p_reg__0_n_101;
  wire p_reg__0_n_102;
  wire p_reg__0_n_103;
  wire p_reg__0_n_104;
  wire p_reg__0_n_105;
  wire p_reg__0_n_91;
  wire p_reg__0_n_92;
  wire p_reg__0_n_93;
  wire p_reg__0_n_94;
  wire p_reg__0_n_95;
  wire p_reg__0_n_96;
  wire p_reg__0_n_97;
  wire p_reg__0_n_98;
  wire p_reg__0_n_99;
  wire \p_reg_n_0_[16] ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_bound_reg_761_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_p_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg__0_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg__0_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_p_reg__0_P_UNCONNECTED;
  wire [47:0]NLW_p_reg__0_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[19]_i_2 
       (.I0(p_reg__0_n_103),
        .I1(p_reg_n_103),
        .O(\bound_reg_761[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[19]_i_3 
       (.I0(p_reg__0_n_104),
        .I1(p_reg_n_104),
        .O(\bound_reg_761[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[19]_i_4 
       (.I0(p_reg__0_n_105),
        .I1(p_reg_n_105),
        .O(\bound_reg_761[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[23]_i_2 
       (.I0(p_reg__0_n_99),
        .I1(p_reg_n_99),
        .O(\bound_reg_761[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[23]_i_3 
       (.I0(p_reg__0_n_100),
        .I1(p_reg_n_100),
        .O(\bound_reg_761[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[23]_i_4 
       (.I0(p_reg__0_n_101),
        .I1(p_reg_n_101),
        .O(\bound_reg_761[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[23]_i_5 
       (.I0(p_reg__0_n_102),
        .I1(p_reg_n_102),
        .O(\bound_reg_761[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[27]_i_2 
       (.I0(p_reg__0_n_95),
        .I1(p_reg_n_95),
        .O(\bound_reg_761[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[27]_i_3 
       (.I0(p_reg__0_n_96),
        .I1(p_reg_n_96),
        .O(\bound_reg_761[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[27]_i_4 
       (.I0(p_reg__0_n_97),
        .I1(p_reg_n_97),
        .O(\bound_reg_761[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[27]_i_5 
       (.I0(p_reg__0_n_98),
        .I1(p_reg_n_98),
        .O(\bound_reg_761[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[31]_i_2 
       (.I0(p_reg__0_n_91),
        .I1(p_reg_n_91),
        .O(\bound_reg_761[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[31]_i_3 
       (.I0(p_reg__0_n_92),
        .I1(p_reg_n_92),
        .O(\bound_reg_761[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[31]_i_4 
       (.I0(p_reg__0_n_93),
        .I1(p_reg_n_93),
        .O(\bound_reg_761[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \bound_reg_761[31]_i_5 
       (.I0(p_reg__0_n_94),
        .I1(p_reg_n_94),
        .O(\bound_reg_761[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bound_reg_761_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\bound_reg_761_reg[19]_i_1_n_0 ,\bound_reg_761_reg[19]_i_1_n_1 ,\bound_reg_761_reg[19]_i_1_n_2 ,\bound_reg_761_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105,1'b0}),
        .O(D[19:16]),
        .S({\bound_reg_761[19]_i_2_n_0 ,\bound_reg_761[19]_i_3_n_0 ,\bound_reg_761[19]_i_4_n_0 ,\p_reg_n_0_[16] }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bound_reg_761_reg[23]_i_1 
       (.CI(\bound_reg_761_reg[19]_i_1_n_0 ),
        .CO({\bound_reg_761_reg[23]_i_1_n_0 ,\bound_reg_761_reg[23]_i_1_n_1 ,\bound_reg_761_reg[23]_i_1_n_2 ,\bound_reg_761_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102}),
        .O(D[23:20]),
        .S({\bound_reg_761[23]_i_2_n_0 ,\bound_reg_761[23]_i_3_n_0 ,\bound_reg_761[23]_i_4_n_0 ,\bound_reg_761[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bound_reg_761_reg[27]_i_1 
       (.CI(\bound_reg_761_reg[23]_i_1_n_0 ),
        .CO({\bound_reg_761_reg[27]_i_1_n_0 ,\bound_reg_761_reg[27]_i_1_n_1 ,\bound_reg_761_reg[27]_i_1_n_2 ,\bound_reg_761_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98}),
        .O(D[27:24]),
        .S({\bound_reg_761[27]_i_2_n_0 ,\bound_reg_761[27]_i_3_n_0 ,\bound_reg_761[27]_i_4_n_0 ,\bound_reg_761[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \bound_reg_761_reg[31]_i_1 
       (.CI(\bound_reg_761_reg[27]_i_1_n_0 ),
        .CO({\NLW_bound_reg_761_reg[31]_i_1_CO_UNCONNECTED [3],\bound_reg_761_reg[31]_i_1_n_1 ,\bound_reg_761_reg[31]_i_1_n_2 ,\bound_reg_761_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94}),
        .O(D[31:28]),
        .S({\bound_reg_761[31]_i_2_n_0 ,\bound_reg_761[31]_i_3_n_0 ,\bound_reg_761[31]_i_4_n_0 ,\bound_reg_761[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg__0_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({out[31],out[31],out[31],out[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_P_UNCONNECTED[47:15],p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_89),
        .Q(\p_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \p_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[14:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg__0_0[31],p_reg__0_0[31],p_reg__0_0[31],p_reg__0_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg__0_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg__0_P_UNCONNECTED[47:15],p_reg__0_n_91,p_reg__0_n_92,p_reg__0_n_93,p_reg__0_n_94,p_reg__0_n_95,p_reg__0_n_96,p_reg__0_n_97,p_reg__0_n_98,p_reg__0_n_99,p_reg__0_n_100,p_reg__0_n_101,p_reg__0_n_102,p_reg__0_n_103,p_reg__0_n_104,p_reg__0_n_105}),
        .PATTERNBDETECT(NLW_p_reg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .PCOUT(NLW_p_reg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,out[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_reg__0_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_mul_11s_11s_11_4_1
   (P,
    D,
    ap_clk,
    B,
    A,
    cols_c_empty_n,
    p_reg_reg,
    addrbound_U0_ap_start,
    rows_c_empty_n,
    Q,
    \SRL_SIG_reg[0][10] ,
    \SRL_SIG_reg[0][9] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][0] );
  output [10:0]P;
  output [10:0]D;
  input ap_clk;
  input [10:0]B;
  input [10:0]A;
  input cols_c_empty_n;
  input p_reg_reg;
  input addrbound_U0_ap_start;
  input rows_c_empty_n;
  input [1:0]Q;
  input \SRL_SIG_reg[0][10] ;
  input \SRL_SIG_reg[0][9] ;
  input \SRL_SIG_reg[0][8] ;
  input \SRL_SIG_reg[0][7] ;
  input \SRL_SIG_reg[0][6] ;
  input \SRL_SIG_reg[0][5] ;
  input \SRL_SIG_reg[0][4] ;
  input \SRL_SIG_reg[0][3] ;
  input \SRL_SIG_reg[0][2] ;
  input \SRL_SIG_reg[0][1] ;
  input \SRL_SIG_reg[0][0] ;

  wire [10:0]A;
  wire [10:0]B;
  wire [10:0]D;
  wire [10:0]P;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][10] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire \SRL_SIG_reg[0][9] ;
  wire addrbound_U0_ap_start;
  wire ap_clk;
  wire cols_c_empty_n;
  wire p_reg_reg;
  wire rows_c_empty_n;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_mul_11s_11s_11_4_1_DSP48_0 arithm_accel_mul_mul_11s_11s_11_4_1_DSP48_0_U
       (.A(A),
        .B(B),
        .D(D),
        .P(P),
        .Q(Q),
        .\SRL_SIG_reg[0][0] (\SRL_SIG_reg[0][0] ),
        .\SRL_SIG_reg[0][10] (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][1] (\SRL_SIG_reg[0][1] ),
        .\SRL_SIG_reg[0][2] (\SRL_SIG_reg[0][2] ),
        .\SRL_SIG_reg[0][3] (\SRL_SIG_reg[0][3] ),
        .\SRL_SIG_reg[0][4] (\SRL_SIG_reg[0][4] ),
        .\SRL_SIG_reg[0][5] (\SRL_SIG_reg[0][5] ),
        .\SRL_SIG_reg[0][6] (\SRL_SIG_reg[0][6] ),
        .\SRL_SIG_reg[0][7] (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][8] (\SRL_SIG_reg[0][8] ),
        .\SRL_SIG_reg[0][9] (\SRL_SIG_reg[0][9] ),
        .addrbound_U0_ap_start(addrbound_U0_ap_start),
        .ap_clk(ap_clk),
        .cols_c_empty_n(cols_c_empty_n),
        .p_reg_reg_0(p_reg_reg),
        .rows_c_empty_n(rows_c_empty_n));
endmodule

(* ORIG_REF_NAME = "arithm_accel_mul_mul_11s_11s_11_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_mul_11s_11s_11_4_1_38
   (P,
    D,
    p_reg_reg,
    ap_clk,
    in,
    p_reg_reg_0,
    Q,
    return_r_preg);
  output [10:0]P;
  output [10:0]D;
  input p_reg_reg;
  input ap_clk;
  input [10:0]in;
  input [10:0]p_reg_reg_0;
  input [0:0]Q;
  input [10:0]return_r_preg;

  wire [10:0]D;
  wire [10:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [10:0]in;
  wire p_reg_reg;
  wire [10:0]p_reg_reg_0;
  wire [10:0]return_r_preg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_mul_11s_11s_11_4_1_DSP48_0_39 arithm_accel_mul_mul_11s_11s_11_4_1_DSP48_0_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .in(in),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .return_r_preg(return_r_preg));
endmodule

(* ORIG_REF_NAME = "arithm_accel_mul_mul_11s_11s_11_4_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_mul_11s_11s_11_4_1_75
   (P,
    D,
    p_reg_reg,
    ap_clk,
    in,
    p_reg_reg_0,
    Q,
    return_r_preg);
  output [10:0]P;
  output [10:0]D;
  input p_reg_reg;
  input ap_clk;
  input [10:0]in;
  input [10:0]p_reg_reg_0;
  input [0:0]Q;
  input [10:0]return_r_preg;

  wire [10:0]D;
  wire [10:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [10:0]in;
  wire p_reg_reg;
  wire [10:0]p_reg_reg_0;
  wire [10:0]return_r_preg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_mul_11s_11s_11_4_1_DSP48_0_76 arithm_accel_mul_mul_11s_11s_11_4_1_DSP48_0_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_clk(ap_clk),
        .in(in),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .return_r_preg(return_r_preg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_mul_11s_11s_11_4_1_DSP48_0
   (P,
    D,
    ap_clk,
    B,
    A,
    cols_c_empty_n,
    p_reg_reg_0,
    addrbound_U0_ap_start,
    rows_c_empty_n,
    Q,
    \SRL_SIG_reg[0][10] ,
    \SRL_SIG_reg[0][9] ,
    \SRL_SIG_reg[0][8] ,
    \SRL_SIG_reg[0][7] ,
    \SRL_SIG_reg[0][6] ,
    \SRL_SIG_reg[0][5] ,
    \SRL_SIG_reg[0][4] ,
    \SRL_SIG_reg[0][3] ,
    \SRL_SIG_reg[0][2] ,
    \SRL_SIG_reg[0][1] ,
    \SRL_SIG_reg[0][0] );
  output [10:0]P;
  output [10:0]D;
  input ap_clk;
  input [10:0]B;
  input [10:0]A;
  input cols_c_empty_n;
  input p_reg_reg_0;
  input addrbound_U0_ap_start;
  input rows_c_empty_n;
  input [1:0]Q;
  input \SRL_SIG_reg[0][10] ;
  input \SRL_SIG_reg[0][9] ;
  input \SRL_SIG_reg[0][8] ;
  input \SRL_SIG_reg[0][7] ;
  input \SRL_SIG_reg[0][6] ;
  input \SRL_SIG_reg[0][5] ;
  input \SRL_SIG_reg[0][4] ;
  input \SRL_SIG_reg[0][3] ;
  input \SRL_SIG_reg[0][2] ;
  input \SRL_SIG_reg[0][1] ;
  input \SRL_SIG_reg[0][0] ;

  wire [10:0]A;
  wire [10:0]B;
  wire [10:0]D;
  wire [10:0]P;
  wire [1:0]Q;
  wire \SRL_SIG_reg[0][0] ;
  wire \SRL_SIG_reg[0][10] ;
  wire \SRL_SIG_reg[0][1] ;
  wire \SRL_SIG_reg[0][2] ;
  wire \SRL_SIG_reg[0][3] ;
  wire \SRL_SIG_reg[0][4] ;
  wire \SRL_SIG_reg[0][5] ;
  wire \SRL_SIG_reg[0][6] ;
  wire \SRL_SIG_reg[0][7] ;
  wire \SRL_SIG_reg[0][8] ;
  wire \SRL_SIG_reg[0][9] ;
  wire addrbound_U0_ap_start;
  wire ap_clk;
  wire cols_c_empty_n;
  wire p_reg_reg_0;
  wire p_reg_reg_i_1__1_n_0;
  wire rows_c_empty_n;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__13 
       (.I0(P[0]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0][0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_2__4 
       (.I0(P[10]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0][10] ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__14 
       (.I0(P[1]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0][1] ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair715" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__14 
       (.I0(P[2]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0][2] ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__14 
       (.I0(P[3]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0][3] ),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair714" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__14 
       (.I0(P[4]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0][4] ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__14 
       (.I0(P[5]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0][5] ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair713" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__14 
       (.I0(P[6]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0][6] ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__15 
       (.I0(P[7]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0][7] ),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair712" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__12 
       (.I0(P[8]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0][8] ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair711" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__12 
       (.I0(P[9]),
        .I1(Q[1]),
        .I2(\SRL_SIG_reg[0][9] ),
        .O(D[9]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A[10],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[10],B[10],B[10],B[10],B[10],B[10],B[10],B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_reg_reg_i_1__1_n_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_reg_reg_i_1__1_n_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_i_1__1_n_0),
        .CEP(p_reg_reg_i_1__1_n_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:11],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'h2000FFFF)) 
    p_reg_reg_i_1__1
       (.I0(cols_c_empty_n),
        .I1(p_reg_reg_0),
        .I2(addrbound_U0_ap_start),
        .I3(rows_c_empty_n),
        .I4(Q[0]),
        .O(p_reg_reg_i_1__1_n_0));
endmodule

(* ORIG_REF_NAME = "arithm_accel_mul_mul_11s_11s_11_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_mul_11s_11s_11_4_1_DSP48_0_39
   (P,
    D,
    p_reg_reg_0,
    ap_clk,
    in,
    p_reg_reg_1,
    Q,
    return_r_preg);
  output [10:0]P;
  output [10:0]D;
  input p_reg_reg_0;
  input ap_clk;
  input [10:0]in;
  input [10:0]p_reg_reg_1;
  input [0:0]Q;
  input [10:0]return_r_preg;

  wire [10:0]D;
  wire [10:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [10:0]in;
  wire p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [10:0]return_r_preg;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__6 
       (.I0(P[0]),
        .I1(Q),
        .I2(return_r_preg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_2__2 
       (.I0(P[10]),
        .I1(Q),
        .I2(return_r_preg[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__6 
       (.I0(P[1]),
        .I1(Q),
        .I2(return_r_preg[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__6 
       (.I0(P[2]),
        .I1(Q),
        .I2(return_r_preg[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__6 
       (.I0(P[3]),
        .I1(Q),
        .I2(return_r_preg[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__6 
       (.I0(P[4]),
        .I1(Q),
        .I2(return_r_preg[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__6 
       (.I0(P[5]),
        .I1(Q),
        .I2(return_r_preg[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__6 
       (.I0(P[6]),
        .I1(Q),
        .I2(return_r_preg[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__8 
       (.I0(P[7]),
        .I1(Q),
        .I2(return_r_preg[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__6 
       (.I0(P[8]),
        .I1(Q),
        .I2(return_r_preg[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__6 
       (.I0(P[9]),
        .I1(Q),
        .I2(return_r_preg[9]),
        .O(D[9]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in[10],in[10],in[10],in[10],in[10],in[10],in[10],in}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:11],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "arithm_accel_mul_mul_11s_11s_11_4_1_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_mul_mul_11s_11s_11_4_1_DSP48_0_76
   (P,
    D,
    p_reg_reg_0,
    ap_clk,
    in,
    p_reg_reg_1,
    Q,
    return_r_preg);
  output [10:0]P;
  output [10:0]D;
  input p_reg_reg_0;
  input ap_clk;
  input [10:0]in;
  input [10:0]p_reg_reg_1;
  input [0:0]Q;
  input [10:0]return_r_preg;

  wire [10:0]D;
  wire [10:0]P;
  wire [0:0]Q;
  wire ap_clk;
  wire [10:0]in;
  wire p_reg_reg_0;
  wire [10:0]p_reg_reg_1;
  wire [10:0]return_r_preg;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][0]_i_1__2 
       (.I0(P[0]),
        .I1(Q),
        .I2(return_r_preg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][10]_i_2__0 
       (.I0(P[10]),
        .I1(Q),
        .I2(return_r_preg[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][1]_i_1__2 
       (.I0(P[1]),
        .I1(Q),
        .I2(return_r_preg[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][2]_i_1__2 
       (.I0(P[2]),
        .I1(Q),
        .I2(return_r_preg[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][3]_i_1__2 
       (.I0(P[3]),
        .I1(Q),
        .I2(return_r_preg[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][4]_i_1__2 
       (.I0(P[4]),
        .I1(Q),
        .I2(return_r_preg[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][5]_i_1__2 
       (.I0(P[5]),
        .I1(Q),
        .I2(return_r_preg[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][6]_i_1__2 
       (.I0(P[6]),
        .I1(Q),
        .I2(return_r_preg[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(P[7]),
        .I1(Q),
        .I2(return_r_preg[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][8]_i_1__2 
       (.I0(P[8]),
        .I1(Q),
        .I2(return_r_preg[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \SRL_SIG[0][9]_i_1__2 
       (.I0(P[9]),
        .I1(Q),
        .I2(return_r_preg[9]),
        .O(D[9]));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1[10],p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({in[10],in[10],in[10],in[10],in[10],in[10],in[10],in}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(p_reg_reg_0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(p_reg_reg_0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(p_reg_reg_0),
        .CEP(p_reg_reg_0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:11],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_start_for_Axi2Mat_entry8_U0
   (Axi2Mat_entry8_U0_ap_start,
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg,
    shiftReg_ce,
    E,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    ap_clk,
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready,
    ap_rst_n,
    grp_Axi2Mat_fu_60_ap_ready,
    grp_Axi2Mat_fu_60_ap_start_reg,
    shiftReg_ce_0,
    cols_c3_full_n,
    din_c1_full_n,
    rows_c2_full_n,
    start_once_reg,
    start_for_addrbound4_U0_full_n,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output Axi2Mat_entry8_U0_ap_start;
  output ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg;
  output shiftReg_ce;
  output [0:0]E;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  input ap_clk;
  input ap_sync_reg_Axi2Mat_entry3_U0_ap_ready;
  input ap_rst_n;
  input grp_Axi2Mat_fu_60_ap_ready;
  input grp_Axi2Mat_fu_60_ap_start_reg;
  input shiftReg_ce_0;
  input cols_c3_full_n;
  input din_c1_full_n;
  input rows_c2_full_n;
  input start_once_reg;
  input start_for_addrbound4_U0_full_n;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire Axi2Mat_entry8_U0_ap_start;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Axi2Mat_entry3_U0_ap_ready;
  wire ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg;
  wire cols_c3_full_n;
  wire din_c1_full_n;
  wire grp_Axi2Mat_fu_60_ap_ready;
  wire grp_Axi2Mat_fu_60_ap_start_reg;
  wire internal_empty_n_i_1__17_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__17_n_0;
  wire internal_full_n_i_2__4_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_c2_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_Axi2Mat_entry8_U0_full_n;
  wire start_for_addrbound4_U0_full_n;
  wire start_once_reg;

  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][63]_i_1__0 
       (.I0(internal_full_n_reg_0),
        .I1(cols_c3_full_n),
        .I2(din_c1_full_n),
        .I3(rows_c2_full_n),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][63]_i_2__0 
       (.I0(start_for_Axi2Mat_entry8_U0_full_n),
        .I1(start_once_reg),
        .I2(grp_Axi2Mat_fu_60_ap_start_reg),
        .I3(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .O(internal_full_n_reg_0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_i_1__0
       (.I0(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .I1(shiftReg_ce),
        .I2(ap_rst_n),
        .I3(grp_Axi2Mat_fu_60_ap_ready),
        .I4(grp_Axi2Mat_fu_60_ap_start_reg),
        .O(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__17
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce_0),
        .I3(internal_full_n_i_2__4_n_0),
        .I4(Axi2Mat_entry8_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_0),
        .Q(Axi2Mat_entry8_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__17
       (.I0(ap_rst_n),
        .I1(start_for_Axi2Mat_entry8_U0_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(internal_full_n_i_2__4_n_0),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    internal_full_n_i_2__4
       (.I0(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .I1(grp_Axi2Mat_fu_60_ap_start_reg),
        .I2(start_for_Axi2Mat_entry8_U0_full_n),
        .I3(start_once_reg),
        .O(internal_full_n_i_2__4_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_0),
        .Q(start_for_Axi2Mat_entry8_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0040FFBFFFBF0040)) 
    \mOutPtr[0]_i_1__0 
       (.I0(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .I1(grp_Axi2Mat_fu_60_ap_start_reg),
        .I2(start_for_Axi2Mat_entry8_U0_full_n),
        .I3(start_once_reg),
        .I4(shiftReg_ce_0),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hBDBB4244)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce_0),
        .I2(start_once_reg),
        .I3(internal_full_n_reg_0),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__14 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .O(E));
  LUT3 #(
    .INIT(8'hA8)) 
    \mOutPtr[1]_i_2__4 
       (.I0(Axi2Mat_entry8_U0_ap_start),
        .I1(start_for_addrbound4_U0_full_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "arithm_accel_start_for_Axi2Mat_entry8_U0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_start_for_Axi2Mat_entry8_U0_60
   (Axi2Mat_entry8_U0_ap_start,
    E,
    shiftReg_ce,
    internal_full_n_reg_0,
    internal_empty_n_reg_0,
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg,
    ap_clk,
    shiftReg_ce_0,
    cols_c3_full_n,
    din_c1_full_n,
    rows_c2_full_n,
    ap_rst_n,
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready,
    grp_Axi2Mat_fu_82_ap_start_reg,
    start_once_reg,
    start_for_addrbound4_U0_full_n,
    \mOutPtr_reg[1]_0 ,
    grp_Axi2Mat_fu_82_ap_ready,
    ap_rst_n_inv);
  output Axi2Mat_entry8_U0_ap_start;
  output [0:0]E;
  output shiftReg_ce;
  output internal_full_n_reg_0;
  output internal_empty_n_reg_0;
  output ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg;
  input ap_clk;
  input shiftReg_ce_0;
  input cols_c3_full_n;
  input din_c1_full_n;
  input rows_c2_full_n;
  input ap_rst_n;
  input ap_sync_reg_Axi2Mat_entry3_U0_ap_ready;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input start_once_reg;
  input start_for_addrbound4_U0_full_n;
  input \mOutPtr_reg[1]_0 ;
  input grp_Axi2Mat_fu_82_ap_ready;
  input ap_rst_n_inv;

  wire Axi2Mat_entry8_U0_ap_start;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_Axi2Mat_entry3_U0_ap_ready;
  wire ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg;
  wire cols_c3_full_n;
  wire din_c1_full_n;
  wire grp_Axi2Mat_fu_82_ap_ready;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__2_n_0;
  wire internal_full_n_i_2_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_c2_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_Axi2Mat_entry8_U0_full_n;
  wire start_for_addrbound4_U0_full_n;
  wire start_once_reg;

  LUT4 #(
    .INIT(16'h8000)) 
    \SRL_SIG[0][63]_i_1 
       (.I0(internal_full_n_reg_0),
        .I1(cols_c3_full_n),
        .I2(din_c1_full_n),
        .I3(rows_c2_full_n),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \SRL_SIG[0][63]_i_2 
       (.I0(start_for_Axi2Mat_entry8_U0_full_n),
        .I1(start_once_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .O(internal_full_n_reg_0));
  LUT5 #(
    .INIT(32'h00E0E0E0)) 
    ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_i_1
       (.I0(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .I1(shiftReg_ce),
        .I2(ap_rst_n),
        .I3(grp_Axi2Mat_fu_82_ap_ready),
        .I4(grp_Axi2Mat_fu_82_ap_start_reg),
        .O(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready_reg));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__2
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce_0),
        .I3(internal_full_n_i_2_n_0),
        .I4(Axi2Mat_entry8_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(Axi2Mat_entry8_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFFDDD5DDDD)) 
    internal_full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(start_for_Axi2Mat_entry8_U0_full_n),
        .I2(\mOutPtr_reg_n_0_[1] ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .I4(internal_full_n_i_2_n_0),
        .I5(shiftReg_ce_0),
        .O(internal_full_n_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    internal_full_n_i_2
       (.I0(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .I1(grp_Axi2Mat_fu_82_ap_start_reg),
        .I2(start_for_Axi2Mat_entry8_U0_full_n),
        .I3(start_once_reg),
        .O(internal_full_n_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(start_for_Axi2Mat_entry8_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0040FFBFFFBF0040)) 
    \mOutPtr[0]_i_1 
       (.I0(ap_sync_reg_Axi2Mat_entry3_U0_ap_ready),
        .I1(grp_Axi2Mat_fu_82_ap_start_reg),
        .I2(start_for_Axi2Mat_entry8_U0_full_n),
        .I3(start_once_reg),
        .I4(shiftReg_ce_0),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBDBB4244)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce_0),
        .I2(start_once_reg),
        .I3(internal_full_n_reg_0),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__2 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .O(E));
  LUT3 #(
    .INIT(8'hA8)) 
    \mOutPtr[1]_i_2__1 
       (.I0(Axi2Mat_entry8_U0_ap_start),
        .I1(start_for_addrbound4_U0_full_n),
        .I2(\mOutPtr_reg[1]_0 ),
        .O(internal_empty_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_start_for_AxiStream2MatStream_U0
   (start_for_AxiStream2MatStream_U0_full_n,
    AxiStream2MatStream_U0_ap_start,
    internal_full_n_reg_0,
    E,
    internal_empty_n4_out,
    ap_clk,
    start_once_reg_reg,
    grp_Axi2Mat_fu_60_ap_start_reg,
    start_once_reg_reg_0,
    last_blk_width_c_full_n,
    ap_rst_n,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    AxiStream2MatStream_U0_last_blk_width_read,
    ap_rst_n_inv);
  output start_for_AxiStream2MatStream_U0_full_n;
  output AxiStream2MatStream_U0_ap_start;
  output internal_full_n_reg_0;
  output [0:0]E;
  output internal_empty_n4_out;
  input ap_clk;
  input start_once_reg_reg;
  input grp_Axi2Mat_fu_60_ap_start_reg;
  input start_once_reg_reg_0;
  input last_blk_width_c_full_n;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input [0:0]internal_full_n_reg_2;
  input AxiStream2MatStream_U0_last_blk_width_read;
  input ap_rst_n_inv;

  wire AxiStream2MatStream_U0_ap_start;
  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Axi2Mat_fu_60_ap_start_reg;
  wire internal_empty_n4_out;
  wire internal_empty_n4_out_0;
  wire internal_empty_n_i_1__22_n_0;
  wire internal_empty_n_i_2__5_n_0;
  wire internal_full_n_i_1__22_n_0;
  wire internal_full_n_i_2__8_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire [0:0]internal_full_n_reg_2;
  wire last_blk_width_c_full_n;
  wire \mOutPtr[0]_i_1__21_n_0 ;
  wire \mOutPtr[1]_i_1__19_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_2__1_n_0 ;
  wire \mOutPtr[3]_i_3__0_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_AxiStream2MatStream_U0_full_n;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;

  LUT6 #(
    .INIT(64'hFDFDFD0000000000)) 
    internal_empty_n_i_1__22
       (.I0(internal_empty_n_i_2__5_n_0),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(internal_empty_n4_out_0),
        .I4(AxiStream2MatStream_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_empty_n_i_2__5
       (.I0(\mOutPtr[3]_i_3__0_n_0 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .O(internal_empty_n_i_2__5_n_0));
  LUT6 #(
    .INIT(64'h0000002000200020)) 
    internal_empty_n_i_3__3
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_60_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(internal_full_n_reg_2),
        .I5(AxiStream2MatStream_U0_ap_start),
        .O(internal_empty_n4_out_0));
  LUT6 #(
    .INIT(64'h0000000000E00000)) 
    internal_empty_n_i_3__4
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_60_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(last_blk_width_c_full_n),
        .I5(AxiStream2MatStream_U0_last_blk_width_read),
        .O(internal_empty_n4_out));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_0),
        .Q(AxiStream2MatStream_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDFFD5DDD5DDD5DD)) 
    internal_full_n_i_1__22
       (.I0(ap_rst_n),
        .I1(start_for_AxiStream2MatStream_U0_full_n),
        .I2(internal_full_n_i_2__8_n_0),
        .I3(internal_full_n_reg_1),
        .I4(internal_full_n_reg_2),
        .I5(AxiStream2MatStream_U0_ap_start),
        .O(internal_full_n_i_1__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    internal_full_n_i_2__8
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[3]),
        .O(internal_full_n_i_2__8_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_0),
        .Q(start_for_AxiStream2MatStream_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__21 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__19 
       (.I0(\mOutPtr[3]_i_3__0_n_0 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \mOutPtr[2]_i_1__5 
       (.I0(mOutPtr_reg[2]),
        .I1(\mOutPtr[3]_i_3__0_n_0 ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF002000200020)) 
    \mOutPtr[3]_i_1__1 
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_60_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(internal_full_n_reg_2),
        .I5(AxiStream2MatStream_U0_ap_start),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFF1FFFFF00E00000)) 
    \mOutPtr[3]_i_1__2 
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_60_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(last_blk_width_c_full_n),
        .I5(AxiStream2MatStream_U0_last_blk_width_read),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(\mOutPtr[3]_i_3__0_n_0 ),
        .O(\mOutPtr[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \mOutPtr[3]_i_3__0 
       (.I0(internal_full_n_reg_2),
        .I1(AxiStream2MatStream_U0_ap_start),
        .I2(start_for_AxiStream2MatStream_U0_full_n),
        .I3(start_once_reg_reg),
        .I4(grp_Axi2Mat_fu_60_ap_start_reg),
        .I5(start_once_reg_reg_0),
        .O(\mOutPtr[3]_i_3__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__21_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__19_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_2__1_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hCC0CCCEC)) 
    start_once_reg_i_1__6
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_60_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(last_blk_width_c_full_n),
        .O(internal_full_n_reg_0));
endmodule

(* ORIG_REF_NAME = "arithm_accel_start_for_AxiStream2MatStream_U0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_start_for_AxiStream2MatStream_U0_61
   (start_for_AxiStream2MatStream_U0_full_n,
    AxiStream2MatStream_U0_ap_start,
    E,
    internal_empty_n4_out,
    internal_full_n_reg_0,
    ap_clk,
    ap_rst_n,
    internal_full_n_reg_1,
    Q,
    start_once_reg_reg,
    grp_Axi2Mat_fu_82_ap_start_reg,
    start_once_reg_reg_0,
    last_blk_width_c_full_n,
    AxiStream2MatStream_U0_last_blk_width_read,
    ap_rst_n_inv);
  output start_for_AxiStream2MatStream_U0_full_n;
  output AxiStream2MatStream_U0_ap_start;
  output [0:0]E;
  output internal_empty_n4_out;
  output internal_full_n_reg_0;
  input ap_clk;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input [0:0]Q;
  input start_once_reg_reg;
  input grp_Axi2Mat_fu_82_ap_start_reg;
  input start_once_reg_reg_0;
  input last_blk_width_c_full_n;
  input AxiStream2MatStream_U0_last_blk_width_read;
  input ap_rst_n_inv;

  wire AxiStream2MatStream_U0_ap_start;
  wire AxiStream2MatStream_U0_last_blk_width_read;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Axi2Mat_fu_82_ap_start_reg;
  wire internal_empty_n4_out;
  wire internal_empty_n4_out_0;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_empty_n_i_2__0_n_0;
  wire internal_full_n_i_1__7_n_0;
  wire internal_full_n_i_2__3_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire last_blk_width_c_full_n;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire \mOutPtr[3]_i_3_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire start_for_AxiStream2MatStream_U0_full_n;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;

  LUT6 #(
    .INIT(64'hFDFDFD0000000000)) 
    internal_empty_n_i_1__7
       (.I0(internal_empty_n_i_2__0_n_0),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(internal_empty_n4_out_0),
        .I4(AxiStream2MatStream_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h02)) 
    internal_empty_n_i_2__0
       (.I0(\mOutPtr[3]_i_3_n_0 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .O(internal_empty_n_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h0000002000200020)) 
    internal_empty_n_i_3__0
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(Q),
        .I5(AxiStream2MatStream_U0_ap_start),
        .O(internal_empty_n4_out_0));
  LUT6 #(
    .INIT(64'h0000000000E00000)) 
    internal_empty_n_i_3__1
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(last_blk_width_c_full_n),
        .I5(AxiStream2MatStream_U0_last_blk_width_read),
        .O(internal_empty_n4_out));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(AxiStream2MatStream_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDFFD5DDD5DDD5DD)) 
    internal_full_n_i_1__7
       (.I0(ap_rst_n),
        .I1(start_for_AxiStream2MatStream_U0_full_n),
        .I2(internal_full_n_i_2__3_n_0),
        .I3(internal_full_n_reg_1),
        .I4(Q),
        .I5(AxiStream2MatStream_U0_ap_start),
        .O(internal_full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    internal_full_n_i_2__3
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[3]),
        .O(internal_full_n_i_2__3_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(start_for_AxiStream2MatStream_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr[3]_i_3_n_0 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg[2]),
        .I1(\mOutPtr[3]_i_3_n_0 ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFDF002000200020)) 
    \mOutPtr[3]_i_1 
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(Q),
        .I5(AxiStream2MatStream_U0_ap_start),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF1FFFFF00E00000)) 
    \mOutPtr[3]_i_1__0 
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(last_blk_width_c_full_n),
        .I5(AxiStream2MatStream_U0_last_blk_width_read),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hAAA96AAA)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[0]),
        .I4(\mOutPtr[3]_i_3_n_0 ),
        .O(\mOutPtr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \mOutPtr[3]_i_3 
       (.I0(Q),
        .I1(AxiStream2MatStream_U0_ap_start),
        .I2(start_for_AxiStream2MatStream_U0_full_n),
        .I3(start_once_reg_reg),
        .I4(grp_Axi2Mat_fu_82_ap_start_reg),
        .I5(start_once_reg_reg_0),
        .O(\mOutPtr[3]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hCC0CCCEC)) 
    start_once_reg_i_1__2
       (.I0(start_for_AxiStream2MatStream_U0_full_n),
        .I1(start_once_reg_reg),
        .I2(grp_Axi2Mat_fu_82_ap_start_reg),
        .I3(start_once_reg_reg_0),
        .I4(last_blk_width_c_full_n),
        .O(internal_full_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_start_for_Mat2AxiStream_U0
   (start_for_Mat2AxiStream_U0_full_n,
    Mat2AxiStream_U0_ap_start,
    E,
    shiftReg_ce,
    \ap_CS_fsm_reg[1] ,
    ap_rst_n_0,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg,
    ap_clk,
    shiftReg_ce_0,
    cols_c_full_n,
    dout_c_full_n,
    rows_c_full_n,
    cols_c11_full_n,
    rows_c10_full_n,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    grp_Mat2Axi_fu_60_ap_start_reg,
    start_for_addrbound_U0_full_n,
    start_once_reg,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg,
    grp_Mat2Axi_fu_60_ap_start_reg_reg,
    xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done,
    grp_Mat2Axi_fu_60_ap_done,
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0,
    ap_rst_n_inv);
  output start_for_Mat2AxiStream_U0_full_n;
  output Mat2AxiStream_U0_ap_start;
  output [0:0]E;
  output shiftReg_ce;
  output \ap_CS_fsm_reg[1] ;
  output ap_rst_n_0;
  output ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg;
  input ap_clk;
  input shiftReg_ce_0;
  input cols_c_full_n;
  input dout_c_full_n;
  input rows_c_full_n;
  input cols_c11_full_n;
  input rows_c10_full_n;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input grp_Mat2Axi_fu_60_ap_start_reg;
  input start_for_addrbound_U0_full_n;
  input start_once_reg;
  input [0:0]ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg;
  input grp_Mat2Axi_fu_60_ap_start_reg_reg;
  input xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read;
  input ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  input grp_Mat2Axi_fu_60_ap_done;
  input ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0;
  input ap_rst_n_inv;

  wire [0:0]E;
  wire Mat2AxiStream_U0_ap_start;
  wire \SRL_SIG_reg[3][0]_srl4_i_4__1_n_0 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  wire [0:0]ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0;
  wire cols_c11_full_n;
  wire cols_c_full_n;
  wire dout_c_full_n;
  wire grp_Mat2Axi_fu_60_ap_done;
  wire grp_Mat2Axi_fu_60_ap_start_reg;
  wire grp_Mat2Axi_fu_60_ap_start_reg_reg;
  wire internal_empty_n_i_1__34_n_0;
  wire internal_full_n_i_1__34_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_c10_full_n;
  wire rows_c_full_n;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire start_for_Mat2AxiStream_U0_full_n;
  wire start_for_addrbound_U0_full_n;
  wire start_once_reg;
  wire xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__5 
       (.I0(\SRL_SIG_reg[3][0]_srl4_i_4__1_n_0 ),
        .I1(cols_c_full_n),
        .I2(dout_c_full_n),
        .I3(rows_c_full_n),
        .I4(cols_c11_full_n),
        .I5(rows_c10_full_n),
        .O(shiftReg_ce));
  LUT4 #(
    .INIT(16'hAA80)) 
    \SRL_SIG_reg[3][0]_srl4_i_4__1 
       (.I0(grp_Mat2Axi_fu_60_ap_start_reg),
        .I1(start_for_Mat2AxiStream_U0_full_n),
        .I2(start_for_addrbound_U0_full_n),
        .I3(start_once_reg),
        .O(\SRL_SIG_reg[3][0]_srl4_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h02020200AAAAAA00)) 
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_i_1
       (.I0(ap_rst_n),
        .I1(shiftReg_ce),
        .I2(grp_Mat2Axi_fu_60_ap_start_reg_reg),
        .I3(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done),
        .I4(grp_Mat2Axi_fu_60_ap_done),
        .I5(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_i_1
       (.I0(grp_Mat2Axi_fu_60_ap_start_reg_reg),
        .I1(shiftReg_ce),
        .I2(ap_rst_n),
        .I3(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0),
        .O(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg));
  LUT5 #(
    .INIT(32'hFF33FF02)) 
    grp_Mat2Axi_fu_60_ap_start_reg_i_1
       (.I0(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg),
        .I1(shiftReg_ce),
        .I2(grp_Mat2Axi_fu_60_ap_start_reg_reg),
        .I3(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .I4(grp_Mat2Axi_fu_60_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'hFFEF0F0000000000)) 
    internal_empty_n_i_1__34
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(shiftReg_ce_0),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(Mat2AxiStream_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__34_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__34_n_0),
        .Q(Mat2AxiStream_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__34
       (.I0(start_for_Mat2AxiStream_U0_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(\mOutPtr_reg[1]_0 ),
        .I4(shiftReg_ce_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__34_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__34_n_0),
        .Q(start_for_Mat2AxiStream_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0080FF7FFF7F0080)) 
    \mOutPtr[0]_i_1 
       (.I0(start_for_addrbound_U0_full_n),
        .I1(start_for_Mat2AxiStream_U0_full_n),
        .I2(grp_Mat2Axi_fu_60_ap_start_reg),
        .I3(start_once_reg),
        .I4(shiftReg_ce_0),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hDB24)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(shiftReg_ce_0),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair724" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[1]_i_1__24 
       (.I0(shiftReg_ce),
        .I1(shiftReg_ce_0),
        .O(E));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_start_for_absdiff_0_32_32_1_U0
   (start_for_absdiff_0_32_32_1_U0_full_n,
    absdiff_0_32_32_1_U0_ap_start,
    internal_full_n_reg_0,
    absdiff_0_32_32_1_U0_p_src1_cols_read,
    ap_clk,
    start_once_reg,
    ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready,
    ap_start,
    Q,
    imgInput1_cols_c12_empty_n,
    imgInput1_rows_c11_empty_n,
    ap_rst_n,
    CO,
    absdiff_0_32_32_1_U0_ap_ready,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n_inv);
  output start_for_absdiff_0_32_32_1_U0_full_n;
  output absdiff_0_32_32_1_U0_ap_start;
  output internal_full_n_reg_0;
  output absdiff_0_32_32_1_U0_p_src1_cols_read;
  input ap_clk;
  input start_once_reg;
  input ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready;
  input ap_start;
  input [1:0]Q;
  input imgInput1_cols_c12_empty_n;
  input imgInput1_rows_c11_empty_n;
  input ap_rst_n;
  input [0:0]CO;
  input absdiff_0_32_32_1_U0_ap_ready;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n_inv;

  wire [0:0]CO;
  wire [1:0]Q;
  wire absdiff_0_32_32_1_U0_ap_ready;
  wire absdiff_0_32_32_1_U0_ap_start;
  wire absdiff_0_32_32_1_U0_p_src1_cols_read;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready;
  wire imgInput1_cols_c12_empty_n;
  wire imgInput1_rows_c11_empty_n;
  wire internal_empty_n_i_1__57_n_0;
  wire internal_full_n_i_1__57_n_0;
  wire internal_full_n_i_2__26_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_absdiff_0_32_32_1_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__57
       (.I0(absdiff_0_32_32_1_U0_ap_start),
        .I1(internal_full_n_i_2__26_n_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__57_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__57_n_0),
        .Q(absdiff_0_32_32_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__57
       (.I0(internal_full_n_i_2__26_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(start_for_absdiff_0_32_32_1_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__57_n_0));
  LUT6 #(
    .INIT(64'h000000000000F700)) 
    internal_full_n_i_2__26
       (.I0(absdiff_0_32_32_1_U0_ap_start),
        .I1(Q[1]),
        .I2(CO),
        .I3(start_for_absdiff_0_32_32_1_U0_full_n),
        .I4(start_once_reg),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_2__26_n_0));
  LUT6 #(
    .INIT(64'h4040400040404040)) 
    internal_full_n_i_3__14
       (.I0(CO),
        .I1(Q[1]),
        .I2(absdiff_0_32_32_1_U0_ap_start),
        .I3(internal_full_n_reg_0),
        .I4(start_once_reg),
        .I5(start_for_absdiff_0_32_32_1_U0_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__57_n_0),
        .Q(start_for_absdiff_0_32_32_1_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777778788888878)) 
    \mOutPtr[0]_i_1 
       (.I0(absdiff_0_32_32_1_U0_ap_start),
        .I1(absdiff_0_32_32_1_U0_ap_ready),
        .I2(start_for_absdiff_0_32_32_1_U0_full_n),
        .I3(start_once_reg),
        .I4(internal_full_n_reg_0),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF1FF)) 
    \mOutPtr[0]_i_3 
       (.I0(start_for_absdiff_0_32_32_1_U0_full_n),
        .I1(start_once_reg),
        .I2(ap_sync_reg_Array2xfMat_8_0_32_32_1_5_U0_ap_ready),
        .I3(ap_start),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hDBDDDDDD24222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(CO),
        .I3(Q[1]),
        .I4(absdiff_0_32_32_1_U0_ap_start),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \mOutPtr[1]_i_2__5 
       (.I0(absdiff_0_32_32_1_U0_ap_start),
        .I1(Q[0]),
        .I2(imgInput1_cols_c12_empty_n),
        .I3(imgInput1_rows_c11_empty_n),
        .O(absdiff_0_32_32_1_U0_p_src1_cols_read));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_start_for_addrbound4_U0
   (start_for_addrbound4_U0_full_n,
    \ap_CS_fsm_reg[0] ,
    internal_empty_n_reg_0,
    ap_clk,
    Q,
    ap_rst_n,
    Axi2Mat_entry8_U0_ap_start,
    \mOutPtr_reg[1]_0 ,
    rows_c_empty_n,
    ap_done_reg,
    cols_c14_full_n,
    rows_c13_full_n,
    cols_c_empty_n,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output start_for_addrbound4_U0_full_n;
  output \ap_CS_fsm_reg[0] ;
  output internal_empty_n_reg_0;
  input ap_clk;
  input [1:0]Q;
  input ap_rst_n;
  input Axi2Mat_entry8_U0_ap_start;
  input \mOutPtr_reg[1]_0 ;
  input rows_c_empty_n;
  input ap_done_reg;
  input cols_c14_full_n;
  input rows_c13_full_n;
  input cols_c_empty_n;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire Axi2Mat_entry8_U0_ap_start;
  wire [1:0]Q;
  wire addrbound4_U0_ap_start;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c14_full_n;
  wire cols_c_empty_n;
  wire internal_empty_n_i_1__21_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__21_n_0;
  wire internal_full_n_i_2__5_n_0;
  wire internal_full_n_i_3__2_n_0;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_c13_full_n;
  wire rows_c_empty_n;
  wire start_for_addrbound4_U0_full_n;

  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(addrbound4_U0_ap_start),
        .I1(rows_c_empty_n),
        .I2(ap_done_reg),
        .I3(cols_c14_full_n),
        .I4(rows_c13_full_n),
        .I5(cols_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__21
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(Q[1]),
        .I3(internal_full_n_i_2__5_n_0),
        .I4(addrbound4_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__21_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_0),
        .Q(addrbound4_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__21
       (.I0(start_for_addrbound4_U0_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(internal_full_n_i_2__5_n_0),
        .I4(internal_full_n_i_3__2_n_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__21_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    internal_full_n_i_2__5
       (.I0(start_for_addrbound4_U0_full_n),
        .I1(Axi2Mat_entry8_U0_ap_start),
        .I2(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_3__2
       (.I0(addrbound4_U0_ap_start),
        .I1(Q[1]),
        .O(internal_full_n_i_3__2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_0),
        .Q(start_for_addrbound4_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1__0 
       (.I0(addrbound4_U0_ap_start),
        .I1(Q[1]),
        .I2(start_for_addrbound4_U0_full_n),
        .I3(Axi2Mat_entry8_U0_ap_start),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(Q[1]),
        .I4(addrbound4_U0_ap_start),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_1__0
       (.I0(internal_empty_n_reg_0),
        .I1(Q[0]),
        .O(\ap_CS_fsm_reg[0] ));
endmodule

(* ORIG_REF_NAME = "arithm_accel_start_for_addrbound4_U0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_start_for_addrbound4_U0_62
   (start_for_addrbound4_U0_full_n,
    \ap_CS_fsm_reg[0] ,
    internal_empty_n_reg_0,
    ap_clk,
    Q,
    ap_rst_n,
    Axi2Mat_entry8_U0_ap_start,
    \mOutPtr_reg[1]_0 ,
    rows_c_empty_n,
    ap_done_reg,
    cols_c14_full_n,
    rows_c13_full_n,
    cols_c_empty_n,
    \mOutPtr_reg[1]_1 ,
    ap_rst_n_inv);
  output start_for_addrbound4_U0_full_n;
  output \ap_CS_fsm_reg[0] ;
  output internal_empty_n_reg_0;
  input ap_clk;
  input [1:0]Q;
  input ap_rst_n;
  input Axi2Mat_entry8_U0_ap_start;
  input \mOutPtr_reg[1]_0 ;
  input rows_c_empty_n;
  input ap_done_reg;
  input cols_c14_full_n;
  input rows_c13_full_n;
  input cols_c_empty_n;
  input \mOutPtr_reg[1]_1 ;
  input ap_rst_n_inv;

  wire Axi2Mat_entry8_U0_ap_start;
  wire [1:0]Q;
  wire addrbound4_U0_ap_start;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire cols_c14_full_n;
  wire cols_c_empty_n;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__6_n_0;
  wire internal_full_n_i_2__0_n_0;
  wire internal_full_n_i_3__0_n_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg[1]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire rows_c13_full_n;
  wire rows_c_empty_n;
  wire start_for_addrbound4_U0_full_n;

  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(addrbound4_U0_ap_start),
        .I1(rows_c_empty_n),
        .I2(ap_done_reg),
        .I3(cols_c14_full_n),
        .I4(rows_c13_full_n),
        .I5(cols_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__6
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(Q[1]),
        .I3(internal_full_n_i_2__0_n_0),
        .I4(addrbound4_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(addrbound4_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__6
       (.I0(start_for_addrbound4_U0_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(internal_full_n_i_2__0_n_0),
        .I4(internal_full_n_i_3__0_n_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__6_n_0));
  LUT3 #(
    .INIT(8'h08)) 
    internal_full_n_i_2__0
       (.I0(start_for_addrbound4_U0_full_n),
        .I1(Axi2Mat_entry8_U0_ap_start),
        .I2(\mOutPtr_reg[1]_0 ),
        .O(internal_full_n_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_3__0
       (.I0(addrbound4_U0_ap_start),
        .I1(Q[1]),
        .O(internal_full_n_i_3__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(start_for_addrbound4_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(addrbound4_U0_ap_start),
        .I1(Q[1]),
        .I2(start_for_addrbound4_U0_full_n),
        .I3(Axi2Mat_entry8_U0_ap_start),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(\mOutPtr_reg[1]_1 ),
        .I3(Q[1]),
        .I4(addrbound4_U0_ap_start),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h7)) 
    p_reg_reg_i_1
       (.I0(internal_empty_n_reg_0),
        .I1(Q[0]),
        .O(\ap_CS_fsm_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_start_for_addrbound_U0
   (start_for_addrbound_U0_full_n,
    addrbound_U0_ap_start,
    internal_full_n_reg_0,
    ap_clk,
    Q,
    ap_rst_n,
    start_for_Mat2AxiStream_U0_full_n,
    grp_Mat2Axi_fu_60_ap_start_reg,
    start_once_reg,
    ap_rst_n_inv);
  output start_for_addrbound_U0_full_n;
  output addrbound_U0_ap_start;
  output internal_full_n_reg_0;
  input ap_clk;
  input [0:0]Q;
  input ap_rst_n;
  input start_for_Mat2AxiStream_U0_full_n;
  input grp_Mat2Axi_fu_60_ap_start_reg;
  input start_once_reg;
  input ap_rst_n_inv;

  wire [0:0]Q;
  wire addrbound_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_Mat2Axi_fu_60_ap_start_reg;
  wire internal_empty_n_i_1__35_n_0;
  wire internal_full_n_i_1__35_n_0;
  wire internal_full_n_i_2__12_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire start_for_Mat2AxiStream_U0_full_n;
  wire start_for_addrbound_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hFFEFFF0000000000)) 
    internal_empty_n_i_1__35
       (.I0(\mOutPtr_reg_n_0_[1] ),
        .I1(\mOutPtr_reg_n_0_[0] ),
        .I2(Q),
        .I3(internal_full_n_reg_0),
        .I4(addrbound_U0_ap_start),
        .I5(ap_rst_n),
        .O(internal_empty_n_i_1__35_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__35_n_0),
        .Q(addrbound_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAFFA8AAFFFFFFFF)) 
    internal_full_n_i_1__35
       (.I0(start_for_addrbound_U0_full_n),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(internal_full_n_reg_0),
        .I4(internal_full_n_i_2__12_n_0),
        .I5(ap_rst_n),
        .O(internal_full_n_i_1__35_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_2__12
       (.I0(addrbound_U0_ap_start),
        .I1(Q),
        .O(internal_full_n_i_2__12_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__35_n_0),
        .Q(start_for_addrbound_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(addrbound_U0_ap_start),
        .I1(Q),
        .I2(internal_full_n_reg_0),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair725" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(internal_full_n_reg_0),
        .I2(Q),
        .I3(addrbound_U0_ap_start),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \mOutPtr[1]_i_2__8 
       (.I0(start_for_addrbound_U0_full_n),
        .I1(start_for_Mat2AxiStream_U0_full_n),
        .I2(grp_Mat2Axi_fu_60_ap_start_reg),
        .I3(start_once_reg),
        .O(internal_full_n_reg_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_start_for_xfMat2Array_8_0_32_32_1_1_U0
   (start_for_xfMat2Array_8_0_32_32_1_1_U0_full_n,
    xfMat2Array_8_0_32_32_1_1_U0_ap_start,
    ap_idle,
    ap_clk,
    imgInput2_rows_channel_empty_n,
    imgInput2_cols_channel_empty_n,
    Block_split1_proc22_U0_ap_idle,
    absdiff_0_32_32_1_U0_ap_start,
    Q,
    ap_start,
    \mOutPtr_reg[2]_0 ,
    start_once_reg,
    xfMat2Array_8_0_32_32_1_1_U0_ap_done,
    ap_rst_n,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    Array2xfMat_8_0_32_32_1_U0_ap_start,
    int_ap_idle_reg_1,
    int_ap_idle_reg_2,
    ap_rst_n_inv);
  output start_for_xfMat2Array_8_0_32_32_1_1_U0_full_n;
  output xfMat2Array_8_0_32_32_1_1_U0_ap_start;
  output ap_idle;
  input ap_clk;
  input imgInput2_rows_channel_empty_n;
  input imgInput2_cols_channel_empty_n;
  input Block_split1_proc22_U0_ap_idle;
  input absdiff_0_32_32_1_U0_ap_start;
  input [0:0]Q;
  input ap_start;
  input \mOutPtr_reg[2]_0 ;
  input start_once_reg;
  input xfMat2Array_8_0_32_32_1_1_U0_ap_done;
  input ap_rst_n;
  input [0:0]int_ap_idle_reg;
  input [0:0]int_ap_idle_reg_0;
  input Array2xfMat_8_0_32_32_1_U0_ap_start;
  input int_ap_idle_reg_1;
  input [0:0]int_ap_idle_reg_2;
  input ap_rst_n_inv;

  wire Array2xfMat_8_0_32_32_1_U0_ap_start;
  wire Block_split1_proc22_U0_ap_idle;
  wire [0:0]Q;
  wire absdiff_0_32_32_1_U0_ap_start;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire imgInput2_cols_channel_empty_n;
  wire imgInput2_rows_channel_empty_n;
  wire int_ap_idle_i_2_n_0;
  wire [0:0]int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire [0:0]int_ap_idle_reg_2;
  wire internal_empty_n_i_1__56_n_0;
  wire internal_full_n_i_1__56_n_0;
  wire internal_full_n_i_2__22_n_0;
  wire internal_full_n_i_3__18_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_3_n_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire start_for_xfMat2Array_8_0_32_32_1_1_U0_full_n;
  wire start_once_reg;
  wire xfMat2Array_8_0_32_32_1_1_U0_ap_done;
  wire xfMat2Array_8_0_32_32_1_1_U0_ap_start;

  LUT6 #(
    .INIT(64'h0000010000000000)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_0),
        .I1(imgInput2_rows_channel_empty_n),
        .I2(imgInput2_cols_channel_empty_n),
        .I3(Block_split1_proc22_U0_ap_idle),
        .I4(absdiff_0_32_32_1_U0_ap_start),
        .I5(Q),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'hFFBFFFFFFFFFFFFF)) 
    int_ap_idle_i_2
       (.I0(xfMat2Array_8_0_32_32_1_1_U0_ap_start),
        .I1(int_ap_idle_reg),
        .I2(int_ap_idle_reg_0),
        .I3(Array2xfMat_8_0_32_32_1_U0_ap_start),
        .I4(int_ap_idle_reg_1),
        .I5(int_ap_idle_reg_2),
        .O(int_ap_idle_i_2_n_0));
  LUT6 #(
    .INIT(64'hA0E000E0A0E0A0E0)) 
    internal_empty_n_i_1__56
       (.I0(xfMat2Array_8_0_32_32_1_1_U0_ap_start),
        .I1(internal_full_n_i_2__22_n_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__18_n_0),
        .O(internal_empty_n_i_1__56_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__56_n_0),
        .Q(xfMat2Array_8_0_32_32_1_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__56
       (.I0(internal_full_n_i_2__22_n_0),
        .I1(internal_full_n_i_3__18_n_0),
        .I2(mOutPtr[1]),
        .I3(start_for_xfMat2Array_8_0_32_32_1_1_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__56_n_0));
  LUT6 #(
    .INIT(64'h0000007000000000)) 
    internal_full_n_i_2__22
       (.I0(xfMat2Array_8_0_32_32_1_1_U0_ap_start),
        .I1(xfMat2Array_8_0_32_32_1_1_U0_ap_done),
        .I2(start_for_xfMat2Array_8_0_32_32_1_1_U0_full_n),
        .I3(start_once_reg),
        .I4(\mOutPtr_reg[2]_0 ),
        .I5(ap_start),
        .O(internal_full_n_i_2__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__18
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__18_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__56_n_0),
        .Q(start_for_xfMat2Array_8_0_32_32_1_1_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair684" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr[2]_i_3_n_0 ),
        .I1(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT4 #(
    .INIT(16'h9F60)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr[2]_i_3_n_0 ),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair683" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3_n_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888880888888888)) 
    \mOutPtr[2]_i_2__1 
       (.I0(xfMat2Array_8_0_32_32_1_1_U0_ap_done),
        .I1(xfMat2Array_8_0_32_32_1_1_U0_ap_start),
        .I2(ap_start),
        .I3(\mOutPtr_reg[2]_0 ),
        .I4(start_once_reg),
        .I5(start_for_xfMat2Array_8_0_32_32_1_1_U0_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hFDFF020002000200)) 
    \mOutPtr[2]_i_3 
       (.I0(ap_start),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(start_once_reg),
        .I3(start_for_xfMat2Array_8_0_32_32_1_1_U0_full_n),
        .I4(xfMat2Array_8_0_32_32_1_1_U0_ap_done),
        .I5(xfMat2Array_8_0_32_32_1_1_U0_ap_start),
        .O(\mOutPtr[2]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_xfMat2Array_8_0_32_32_1_1_s
   (full_n_reg,
    push,
    DI,
    E,
    Q,
    p_10_in,
    \data_p2_reg[74] ,
    data_vld_reg,
    xfMat2Array_8_0_32_32_1_1_U0_ap_done,
    ap_enable_reg_pp0_iter1_reg,
    \filled_V_reg_133_reg[2] ,
    \filled_V_reg_133_reg[3] ,
    \filled_V_reg_133_reg[3]_0 ,
    \filled_V_1_reg_436_reg[1] ,
    \filled_V_1_reg_436_reg[3] ,
    \filled_V_1_reg_436_reg[2] ,
    \SRL_SIG_reg[0][10] ,
    xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID,
    WEA,
    internal_empty_n_reg,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    \filled_V_reg_133_reg[1] ,
    \filled_V_1_reg_436_reg[2]_0 ,
    \tmp_reg_164_reg[7] ,
    ap_clk,
    ap_rst_n_inv,
    pop,
    gmem2_AWREADY,
    gmem2_WREADY,
    empty_n_reg,
    gmem2_BVALID,
    \data_p1_reg[74] ,
    load_p1_from_p2,
    ap_rst_n,
    img_out_c_empty_n,
    xfMat2Array_8_0_32_32_1_1_U0_ap_start,
    imgOutput_rows_c_empty_n,
    imgOutput_cols_c_empty_n,
    imgOutput_data_empty_n,
    D,
    \r_reg_431_reg[6] ,
    \r_reg_431_reg[6]_0 ,
    \r_reg_431_reg[1] ,
    \r_reg_431_reg[0] ,
    \r_reg_431_reg[0]_0 ,
    \r_reg_431_reg[0]_1 ,
    \tmp_reg_422_reg[7] ,
    xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \srcMat_cols_read_reg_84_reg[31]_0 ,
    \srcMat_rows_read_reg_79_reg[31]_0 ,
    \dstPtr_read_reg_74_reg[63]_0 );
  output [0:0]full_n_reg;
  output push;
  output [0:0]DI;
  output [0:0]E;
  output [1:0]Q;
  output p_10_in;
  output [10:0]\data_p2_reg[74] ;
  output data_vld_reg;
  output xfMat2Array_8_0_32_32_1_1_U0_ap_done;
  output [0:0]ap_enable_reg_pp0_iter1_reg;
  output [1:0]\filled_V_reg_133_reg[2] ;
  output \filled_V_reg_133_reg[3] ;
  output \filled_V_reg_133_reg[3]_0 ;
  output \filled_V_1_reg_436_reg[1] ;
  output \filled_V_1_reg_436_reg[3] ;
  output \filled_V_1_reg_436_reg[2] ;
  output [74:0]\SRL_SIG_reg[0][10] ;
  output xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;
  output [0:0]WEA;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output internal_empty_n_reg_0;
  output \filled_V_reg_133_reg[1] ;
  output \filled_V_1_reg_436_reg[2]_0 ;
  output [7:0]\tmp_reg_164_reg[7] ;
  input ap_clk;
  input ap_rst_n_inv;
  input pop;
  input gmem2_AWREADY;
  input gmem2_WREADY;
  input empty_n_reg;
  input gmem2_BVALID;
  input [10:0]\data_p1_reg[74] ;
  input load_p1_from_p2;
  input ap_rst_n;
  input img_out_c_empty_n;
  input xfMat2Array_8_0_32_32_1_1_U0_ap_start;
  input imgOutput_rows_c_empty_n;
  input imgOutput_cols_c_empty_n;
  input imgOutput_data_empty_n;
  input [4:0]D;
  input \r_reg_431_reg[6] ;
  input \r_reg_431_reg[6]_0 ;
  input \r_reg_431_reg[1] ;
  input \r_reg_431_reg[0] ;
  input \r_reg_431_reg[0]_0 ;
  input \r_reg_431_reg[0]_1 ;
  input [7:0]\tmp_reg_422_reg[7] ;
  input xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input [31:0]\srcMat_cols_read_reg_84_reg[31]_0 ;
  input [31:0]\srcMat_rows_read_reg_79_reg[31]_0 ;
  input [63:0]\dstPtr_read_reg_74_reg[63]_0 ;

  wire [4:0]D;
  wire [0:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [74:0]\SRL_SIG_reg[0][10] ;
  wire [0:0]WEA;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire [0:0]ap_enable_reg_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_done;
  wire ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_n_0;
  wire [10:0]\data_p1_reg[74] ;
  wire [10:0]\data_p2_reg[74] ;
  wire data_vld_reg;
  wire [63:0]dstPtr_read_reg_74;
  wire [63:0]\dstPtr_read_reg_74_reg[63]_0 ;
  wire empty_n_reg;
  wire \filled_V_1_reg_436_reg[1] ;
  wire \filled_V_1_reg_436_reg[2] ;
  wire \filled_V_1_reg_436_reg[2]_0 ;
  wire \filled_V_1_reg_436_reg[3] ;
  wire \filled_V_reg_133_reg[1] ;
  wire [1:0]\filled_V_reg_133_reg[2] ;
  wire \filled_V_reg_133_reg[3] ;
  wire \filled_V_reg_133_reg[3]_0 ;
  wire [0:0]full_n_reg;
  wire gmem2_AWREADY;
  wire gmem2_BVALID;
  wire gmem2_WREADY;
  wire grp_Mat2Axi_fu_60_ap_start_reg;
  wire grp_Mat2Axi_fu_60_n_105;
  wire grp_Mat2Axi_fu_60_n_111;
  wire grp_Mat2Axi_fu_60_n_112;
  wire imgOutput_cols_c_empty_n;
  wire imgOutput_data_empty_n;
  wire imgOutput_rows_c_empty_n;
  wire img_out_c_empty_n;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire load_p1_from_p2;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire p_10_in;
  wire pop;
  wire push;
  wire \r_reg_431_reg[0] ;
  wire \r_reg_431_reg[0]_0 ;
  wire \r_reg_431_reg[0]_1 ;
  wire \r_reg_431_reg[1] ;
  wire \r_reg_431_reg[6] ;
  wire \r_reg_431_reg[6]_0 ;
  wire [31:0]srcMat_cols_read_reg_84;
  wire [31:0]\srcMat_cols_read_reg_84_reg[31]_0 ;
  wire [31:0]srcMat_rows_read_reg_79;
  wire [31:0]\srcMat_rows_read_reg_79_reg[31]_0 ;
  wire [7:0]\tmp_reg_164_reg[7] ;
  wire [7:0]\tmp_reg_422_reg[7] ;
  wire xfMat2Array_8_0_32_32_1_1_U0_ap_done;
  wire xfMat2Array_8_0_32_32_1_1_U0_ap_start;
  wire xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read;
  wire xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2Axi_fu_60_n_111),
        .Q(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2Axi_fu_60_n_112),
        .Q(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_n_0),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [0]),
        .Q(dstPtr_read_reg_74[0]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [10]),
        .Q(dstPtr_read_reg_74[10]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [11]),
        .Q(dstPtr_read_reg_74[11]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [12]),
        .Q(dstPtr_read_reg_74[12]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [13]),
        .Q(dstPtr_read_reg_74[13]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [14]),
        .Q(dstPtr_read_reg_74[14]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [15]),
        .Q(dstPtr_read_reg_74[15]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [16]),
        .Q(dstPtr_read_reg_74[16]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [17]),
        .Q(dstPtr_read_reg_74[17]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [18]),
        .Q(dstPtr_read_reg_74[18]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [19]),
        .Q(dstPtr_read_reg_74[19]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [1]),
        .Q(dstPtr_read_reg_74[1]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [20]),
        .Q(dstPtr_read_reg_74[20]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [21]),
        .Q(dstPtr_read_reg_74[21]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [22]),
        .Q(dstPtr_read_reg_74[22]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [23]),
        .Q(dstPtr_read_reg_74[23]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [24]),
        .Q(dstPtr_read_reg_74[24]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [25]),
        .Q(dstPtr_read_reg_74[25]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [26]),
        .Q(dstPtr_read_reg_74[26]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [27]),
        .Q(dstPtr_read_reg_74[27]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [28]),
        .Q(dstPtr_read_reg_74[28]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [29]),
        .Q(dstPtr_read_reg_74[29]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [2]),
        .Q(dstPtr_read_reg_74[2]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [30]),
        .Q(dstPtr_read_reg_74[30]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [31]),
        .Q(dstPtr_read_reg_74[31]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[32] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [32]),
        .Q(dstPtr_read_reg_74[32]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[33] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [33]),
        .Q(dstPtr_read_reg_74[33]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[34] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [34]),
        .Q(dstPtr_read_reg_74[34]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[35] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [35]),
        .Q(dstPtr_read_reg_74[35]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[36] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [36]),
        .Q(dstPtr_read_reg_74[36]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[37] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [37]),
        .Q(dstPtr_read_reg_74[37]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[38] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [38]),
        .Q(dstPtr_read_reg_74[38]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[39] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [39]),
        .Q(dstPtr_read_reg_74[39]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [3]),
        .Q(dstPtr_read_reg_74[3]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[40] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [40]),
        .Q(dstPtr_read_reg_74[40]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[41] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [41]),
        .Q(dstPtr_read_reg_74[41]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[42] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [42]),
        .Q(dstPtr_read_reg_74[42]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[43] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [43]),
        .Q(dstPtr_read_reg_74[43]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[44] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [44]),
        .Q(dstPtr_read_reg_74[44]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[45] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [45]),
        .Q(dstPtr_read_reg_74[45]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[46] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [46]),
        .Q(dstPtr_read_reg_74[46]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[47] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [47]),
        .Q(dstPtr_read_reg_74[47]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[48] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [48]),
        .Q(dstPtr_read_reg_74[48]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[49] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [49]),
        .Q(dstPtr_read_reg_74[49]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [4]),
        .Q(dstPtr_read_reg_74[4]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[50] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [50]),
        .Q(dstPtr_read_reg_74[50]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[51] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [51]),
        .Q(dstPtr_read_reg_74[51]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[52] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [52]),
        .Q(dstPtr_read_reg_74[52]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[53] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [53]),
        .Q(dstPtr_read_reg_74[53]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[54] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [54]),
        .Q(dstPtr_read_reg_74[54]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[55] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [55]),
        .Q(dstPtr_read_reg_74[55]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[56] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [56]),
        .Q(dstPtr_read_reg_74[56]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[57] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [57]),
        .Q(dstPtr_read_reg_74[57]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[58] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [58]),
        .Q(dstPtr_read_reg_74[58]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[59] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [59]),
        .Q(dstPtr_read_reg_74[59]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [5]),
        .Q(dstPtr_read_reg_74[5]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[60] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [60]),
        .Q(dstPtr_read_reg_74[60]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[61] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [61]),
        .Q(dstPtr_read_reg_74[61]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[62] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [62]),
        .Q(dstPtr_read_reg_74[62]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[63] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [63]),
        .Q(dstPtr_read_reg_74[63]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [6]),
        .Q(dstPtr_read_reg_74[6]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [7]),
        .Q(dstPtr_read_reg_74[7]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [8]),
        .Q(dstPtr_read_reg_74[8]),
        .R(1'b0));
  FDRE \dstPtr_read_reg_74_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\dstPtr_read_reg_74_reg[63]_0 [9]),
        .Q(dstPtr_read_reg_74[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel_Mat2Axi grp_Mat2Axi_fu_60
       (.D(ap_NS_fsm),
        .DI(DI),
        .E(E),
        .Q(srcMat_cols_read_reg_84),
        .\SRL_SIG_reg[0][10] (\SRL_SIG_reg[0][10] ),
        .\SRL_SIG_reg[0][31] (srcMat_rows_read_reg_79),
        .WEA(WEA),
        .\ap_CS_fsm_reg[1] (grp_Mat2Axi_fu_60_n_105),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(grp_Mat2Axi_fu_60_n_111),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_done(ap_sync_reg_grp_Mat2Axi_fu_60_ap_done),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_done_reg(Q),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg(xfMat2Array_8_0_32_32_1_1_U0_ap_done),
        .ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_0(grp_Mat2Axi_fu_60_n_112),
        .\data_p1_reg[74] (\data_p1_reg[74] ),
        .\data_p2_reg[74] (\data_p2_reg[74] ),
        .data_vld_reg(data_vld_reg),
        .empty_n_reg(empty_n_reg),
        .\filled_V_1_reg_436_reg[1] (\filled_V_1_reg_436_reg[1] ),
        .\filled_V_1_reg_436_reg[2] (\filled_V_1_reg_436_reg[2] ),
        .\filled_V_1_reg_436_reg[2]_0 (\filled_V_1_reg_436_reg[2]_0 ),
        .\filled_V_1_reg_436_reg[3] (\filled_V_1_reg_436_reg[3] ),
        .\filled_V_reg_133_reg[1] (\filled_V_reg_133_reg[1] ),
        .\filled_V_reg_133_reg[2] (\filled_V_reg_133_reg[2] ),
        .\filled_V_reg_133_reg[3] (\filled_V_reg_133_reg[3] ),
        .\filled_V_reg_133_reg[3]_0 (\filled_V_reg_133_reg[3]_0 ),
        .full_n_reg(full_n_reg),
        .gmem2_AWREADY(gmem2_AWREADY),
        .gmem2_BVALID(gmem2_BVALID),
        .gmem2_WREADY(gmem2_WREADY),
        .\gmem2_addr_reg_149_reg[63] (dstPtr_read_reg_74),
        .grp_Mat2Axi_fu_60_ap_start_reg(grp_Mat2Axi_fu_60_ap_start_reg),
        .grp_Mat2Axi_fu_60_ap_start_reg_reg(ap_sync_reg_grp_Mat2Axi_fu_60_ap_ready_reg_n_0),
        .imgOutput_cols_c_empty_n(imgOutput_cols_c_empty_n),
        .imgOutput_data_empty_n(imgOutput_data_empty_n),
        .imgOutput_rows_c_empty_n(imgOutput_rows_c_empty_n),
        .img_out_c_empty_n(img_out_c_empty_n),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .load_p1_from_p2(load_p1_from_p2),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .p_10_in(p_10_in),
        .pop(pop),
        .push(push),
        .\r_reg_431_reg[0] (\r_reg_431_reg[0] ),
        .\r_reg_431_reg[0]_0 (\r_reg_431_reg[0]_0 ),
        .\r_reg_431_reg[0]_1 (\r_reg_431_reg[0]_1 ),
        .\r_reg_431_reg[1] (\r_reg_431_reg[1] ),
        .\r_reg_431_reg[6] (\r_reg_431_reg[6] ),
        .\r_reg_431_reg[6]_0 (\r_reg_431_reg[6]_0 ),
        .\r_reg_431_reg[7] (D),
        .\tmp_reg_164_reg[7] (\tmp_reg_164_reg[7] ),
        .\tmp_reg_422_reg[7] (\tmp_reg_422_reg[7] ),
        .xfMat2Array_8_0_32_32_1_1_U0_ap_start(xfMat2Array_8_0_32_32_1_1_U0_ap_start),
        .xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read(xfMat2Array_8_0_32_32_1_1_U0_dstPtr_read),
        .xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID(xfMat2Array_8_0_32_32_1_1_U0_m_axi_gmem2_AWVALID));
  FDRE #(
    .INIT(1'b0)) 
    grp_Mat2Axi_fu_60_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Mat2Axi_fu_60_n_105),
        .Q(grp_Mat2Axi_fu_60_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \srcMat_cols_read_reg_84_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [0]),
        .Q(srcMat_cols_read_reg_84[0]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [10]),
        .Q(srcMat_cols_read_reg_84[10]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [11]),
        .Q(srcMat_cols_read_reg_84[11]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [12]),
        .Q(srcMat_cols_read_reg_84[12]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [13]),
        .Q(srcMat_cols_read_reg_84[13]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [14]),
        .Q(srcMat_cols_read_reg_84[14]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [15]),
        .Q(srcMat_cols_read_reg_84[15]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [16]),
        .Q(srcMat_cols_read_reg_84[16]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [17]),
        .Q(srcMat_cols_read_reg_84[17]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [18]),
        .Q(srcMat_cols_read_reg_84[18]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [19]),
        .Q(srcMat_cols_read_reg_84[19]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [1]),
        .Q(srcMat_cols_read_reg_84[1]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [20]),
        .Q(srcMat_cols_read_reg_84[20]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [21]),
        .Q(srcMat_cols_read_reg_84[21]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [22]),
        .Q(srcMat_cols_read_reg_84[22]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [23]),
        .Q(srcMat_cols_read_reg_84[23]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [24]),
        .Q(srcMat_cols_read_reg_84[24]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [25]),
        .Q(srcMat_cols_read_reg_84[25]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [26]),
        .Q(srcMat_cols_read_reg_84[26]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [27]),
        .Q(srcMat_cols_read_reg_84[27]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [28]),
        .Q(srcMat_cols_read_reg_84[28]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [29]),
        .Q(srcMat_cols_read_reg_84[29]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [2]),
        .Q(srcMat_cols_read_reg_84[2]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [30]),
        .Q(srcMat_cols_read_reg_84[30]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [31]),
        .Q(srcMat_cols_read_reg_84[31]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [3]),
        .Q(srcMat_cols_read_reg_84[3]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [4]),
        .Q(srcMat_cols_read_reg_84[4]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [5]),
        .Q(srcMat_cols_read_reg_84[5]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [6]),
        .Q(srcMat_cols_read_reg_84[6]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [7]),
        .Q(srcMat_cols_read_reg_84[7]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [8]),
        .Q(srcMat_cols_read_reg_84[8]),
        .R(1'b0));
  FDRE \srcMat_cols_read_reg_84_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_cols_read_reg_84_reg[31]_0 [9]),
        .Q(srcMat_cols_read_reg_84[9]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[0] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [0]),
        .Q(srcMat_rows_read_reg_79[0]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[10] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [10]),
        .Q(srcMat_rows_read_reg_79[10]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[11] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [11]),
        .Q(srcMat_rows_read_reg_79[11]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[12] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [12]),
        .Q(srcMat_rows_read_reg_79[12]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[13] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [13]),
        .Q(srcMat_rows_read_reg_79[13]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[14] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [14]),
        .Q(srcMat_rows_read_reg_79[14]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[15] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [15]),
        .Q(srcMat_rows_read_reg_79[15]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[16] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [16]),
        .Q(srcMat_rows_read_reg_79[16]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[17] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [17]),
        .Q(srcMat_rows_read_reg_79[17]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[18] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [18]),
        .Q(srcMat_rows_read_reg_79[18]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[19] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [19]),
        .Q(srcMat_rows_read_reg_79[19]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[1] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [1]),
        .Q(srcMat_rows_read_reg_79[1]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[20] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [20]),
        .Q(srcMat_rows_read_reg_79[20]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[21] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [21]),
        .Q(srcMat_rows_read_reg_79[21]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[22] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [22]),
        .Q(srcMat_rows_read_reg_79[22]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[23] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [23]),
        .Q(srcMat_rows_read_reg_79[23]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[24] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [24]),
        .Q(srcMat_rows_read_reg_79[24]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[25] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [25]),
        .Q(srcMat_rows_read_reg_79[25]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[26] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [26]),
        .Q(srcMat_rows_read_reg_79[26]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[27] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [27]),
        .Q(srcMat_rows_read_reg_79[27]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[28] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [28]),
        .Q(srcMat_rows_read_reg_79[28]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[29] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [29]),
        .Q(srcMat_rows_read_reg_79[29]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[2] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [2]),
        .Q(srcMat_rows_read_reg_79[2]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[30] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [30]),
        .Q(srcMat_rows_read_reg_79[30]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[31] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [31]),
        .Q(srcMat_rows_read_reg_79[31]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[3] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [3]),
        .Q(srcMat_rows_read_reg_79[3]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[4] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [4]),
        .Q(srcMat_rows_read_reg_79[4]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[5] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [5]),
        .Q(srcMat_rows_read_reg_79[5]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[6] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [6]),
        .Q(srcMat_rows_read_reg_79[6]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[7] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [7]),
        .Q(srcMat_rows_read_reg_79[7]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[8] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [8]),
        .Q(srcMat_rows_read_reg_79[8]),
        .R(1'b0));
  FDRE \srcMat_rows_read_reg_79_reg[9] 
       (.C(ap_clk),
        .CE(Q[0]),
        .D(\srcMat_rows_read_reg_79_reg[31]_0 [9]),
        .Q(srcMat_rows_read_reg_79[9]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "base_arithm_accel_0_0,arithm_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "arithm_accel,Vivado 2020.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_r_AWADDR,
    s_axi_control_r_AWVALID,
    s_axi_control_r_AWREADY,
    s_axi_control_r_WDATA,
    s_axi_control_r_WSTRB,
    s_axi_control_r_WVALID,
    s_axi_control_r_WREADY,
    s_axi_control_r_BRESP,
    s_axi_control_r_BVALID,
    s_axi_control_r_BREADY,
    s_axi_control_r_ARADDR,
    s_axi_control_r_ARVALID,
    s_axi_control_r_ARREADY,
    s_axi_control_r_RDATA,
    s_axi_control_r_RRESP,
    s_axi_control_r_RVALID,
    s_axi_control_r_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem2_AWADDR,
    m_axi_gmem2_AWLEN,
    m_axi_gmem2_AWSIZE,
    m_axi_gmem2_AWBURST,
    m_axi_gmem2_AWLOCK,
    m_axi_gmem2_AWREGION,
    m_axi_gmem2_AWCACHE,
    m_axi_gmem2_AWPROT,
    m_axi_gmem2_AWQOS,
    m_axi_gmem2_AWVALID,
    m_axi_gmem2_AWREADY,
    m_axi_gmem2_WDATA,
    m_axi_gmem2_WSTRB,
    m_axi_gmem2_WLAST,
    m_axi_gmem2_WVALID,
    m_axi_gmem2_WREADY,
    m_axi_gmem2_BRESP,
    m_axi_gmem2_BVALID,
    m_axi_gmem2_BREADY,
    m_axi_gmem2_ARADDR,
    m_axi_gmem2_ARLEN,
    m_axi_gmem2_ARSIZE,
    m_axi_gmem2_ARBURST,
    m_axi_gmem2_ARLOCK,
    m_axi_gmem2_ARREGION,
    m_axi_gmem2_ARCACHE,
    m_axi_gmem2_ARPROT,
    m_axi_gmem2_ARQOS,
    m_axi_gmem2_ARVALID,
    m_axi_gmem2_ARREADY,
    m_axi_gmem2_RDATA,
    m_axi_gmem2_RRESP,
    m_axi_gmem2_RLAST,
    m_axi_gmem2_RVALID,
    m_axi_gmem2_RREADY,
    height,
    width);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [3:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [3:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 4, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 1e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r AWADDR" *) input [5:0]s_axi_control_r_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r AWVALID" *) input s_axi_control_r_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r AWREADY" *) output s_axi_control_r_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WDATA" *) input [31:0]s_axi_control_r_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WSTRB" *) input [3:0]s_axi_control_r_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WVALID" *) input s_axi_control_r_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r WREADY" *) output s_axi_control_r_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r BRESP" *) output [1:0]s_axi_control_r_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r BVALID" *) output s_axi_control_r_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r BREADY" *) input s_axi_control_r_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r ARADDR" *) input [5:0]s_axi_control_r_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r ARVALID" *) input s_axi_control_r_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r ARREADY" *) output s_axi_control_r_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RDATA" *) output [31:0]s_axi_control_r_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RRESP" *) output [1:0]s_axi_control_r_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RVALID" *) output s_axi_control_r_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control_r RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control_r, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 1e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_r_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:s_axi_control_r:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 1e+08, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR" *) output [63:0]m_axi_gmem0_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN" *) output [7:0]m_axi_gmem0_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE" *) output [2:0]m_axi_gmem0_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST" *) output [1:0]m_axi_gmem0_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK" *) output [1:0]m_axi_gmem0_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION" *) output [3:0]m_axi_gmem0_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE" *) output [3:0]m_axi_gmem0_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT" *) output [2:0]m_axi_gmem0_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS" *) output [3:0]m_axi_gmem0_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID" *) output m_axi_gmem0_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY" *) input m_axi_gmem0_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA" *) output [31:0]m_axi_gmem0_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB" *) output [3:0]m_axi_gmem0_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST" *) output m_axi_gmem0_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID" *) output m_axi_gmem0_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY" *) input m_axi_gmem0_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP" *) input [1:0]m_axi_gmem0_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID" *) input m_axi_gmem0_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY" *) output m_axi_gmem0_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR" *) output [63:0]m_axi_gmem0_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN" *) output [7:0]m_axi_gmem0_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE" *) output [2:0]m_axi_gmem0_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST" *) output [1:0]m_axi_gmem0_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK" *) output [1:0]m_axi_gmem0_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION" *) output [3:0]m_axi_gmem0_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE" *) output [3:0]m_axi_gmem0_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT" *) output [2:0]m_axi_gmem0_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS" *) output [3:0]m_axi_gmem0_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID" *) output m_axi_gmem0_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY" *) input m_axi_gmem0_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA" *) input [31:0]m_axi_gmem0_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP" *) input [1:0]m_axi_gmem0_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST" *) input m_axi_gmem0_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID" *) input m_axi_gmem0_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem0, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 1e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem0_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR" *) output [63:0]m_axi_gmem1_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN" *) output [7:0]m_axi_gmem1_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE" *) output [2:0]m_axi_gmem1_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST" *) output [1:0]m_axi_gmem1_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK" *) output [1:0]m_axi_gmem1_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION" *) output [3:0]m_axi_gmem1_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE" *) output [3:0]m_axi_gmem1_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT" *) output [2:0]m_axi_gmem1_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS" *) output [3:0]m_axi_gmem1_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID" *) output m_axi_gmem1_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY" *) input m_axi_gmem1_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA" *) output [31:0]m_axi_gmem1_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB" *) output [3:0]m_axi_gmem1_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST" *) output m_axi_gmem1_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID" *) output m_axi_gmem1_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY" *) input m_axi_gmem1_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP" *) input [1:0]m_axi_gmem1_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID" *) input m_axi_gmem1_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY" *) output m_axi_gmem1_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR" *) output [63:0]m_axi_gmem1_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN" *) output [7:0]m_axi_gmem1_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE" *) output [2:0]m_axi_gmem1_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST" *) output [1:0]m_axi_gmem1_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK" *) output [1:0]m_axi_gmem1_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION" *) output [3:0]m_axi_gmem1_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE" *) output [3:0]m_axi_gmem1_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT" *) output [2:0]m_axi_gmem1_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS" *) output [3:0]m_axi_gmem1_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID" *) output m_axi_gmem1_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY" *) input m_axi_gmem1_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA" *) input [31:0]m_axi_gmem1_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP" *) input [1:0]m_axi_gmem1_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST" *) input m_axi_gmem1_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID" *) input m_axi_gmem1_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem1, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 1e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem1_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWADDR" *) output [63:0]m_axi_gmem2_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLEN" *) output [7:0]m_axi_gmem2_AWLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWSIZE" *) output [2:0]m_axi_gmem2_AWSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWBURST" *) output [1:0]m_axi_gmem2_AWBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWLOCK" *) output [1:0]m_axi_gmem2_AWLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREGION" *) output [3:0]m_axi_gmem2_AWREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWCACHE" *) output [3:0]m_axi_gmem2_AWCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWPROT" *) output [2:0]m_axi_gmem2_AWPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWQOS" *) output [3:0]m_axi_gmem2_AWQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWVALID" *) output m_axi_gmem2_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 AWREADY" *) input m_axi_gmem2_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WDATA" *) output [31:0]m_axi_gmem2_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WSTRB" *) output [3:0]m_axi_gmem2_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WLAST" *) output m_axi_gmem2_WLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WVALID" *) output m_axi_gmem2_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 WREADY" *) input m_axi_gmem2_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BRESP" *) input [1:0]m_axi_gmem2_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BVALID" *) input m_axi_gmem2_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 BREADY" *) output m_axi_gmem2_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARADDR" *) output [63:0]m_axi_gmem2_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLEN" *) output [7:0]m_axi_gmem2_ARLEN;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARSIZE" *) output [2:0]m_axi_gmem2_ARSIZE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARBURST" *) output [1:0]m_axi_gmem2_ARBURST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARLOCK" *) output [1:0]m_axi_gmem2_ARLOCK;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREGION" *) output [3:0]m_axi_gmem2_ARREGION;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARCACHE" *) output [3:0]m_axi_gmem2_ARCACHE;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARPROT" *) output [2:0]m_axi_gmem2_ARPROT;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARQOS" *) output [3:0]m_axi_gmem2_ARQOS;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARVALID" *) output m_axi_gmem2_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 ARREADY" *) input m_axi_gmem2_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RDATA" *) input [31:0]m_axi_gmem2_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RRESP" *) input [1:0]m_axi_gmem2_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RLAST" *) input m_axi_gmem2_RLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RVALID" *) input m_axi_gmem2_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 m_axi_gmem2 RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axi_gmem2, ADDR_WIDTH 64, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 1e+08, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output m_axi_gmem2_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 height DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME height, LAYERED_METADATA undef" *) input [31:0]height;
  (* X_INTERFACE_INFO = "xilinx.com:signal:data:1.0 width DATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME width, LAYERED_METADATA undef" *) input [31:0]width;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]height;
  wire interrupt;
  wire [63:2]\^m_axi_gmem0_ARADDR ;
  wire [3:0]\^m_axi_gmem0_ARLEN ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire [1:0]m_axi_gmem0_RRESP;
  wire m_axi_gmem0_RVALID;
  wire [63:2]\^m_axi_gmem1_ARADDR ;
  wire [3:0]\^m_axi_gmem1_ARLEN ;
  wire m_axi_gmem1_ARREADY;
  wire m_axi_gmem1_ARVALID;
  wire [31:0]m_axi_gmem1_RDATA;
  wire m_axi_gmem1_RLAST;
  wire m_axi_gmem1_RREADY;
  wire [1:0]m_axi_gmem1_RRESP;
  wire m_axi_gmem1_RVALID;
  wire [63:2]\^m_axi_gmem2_AWADDR ;
  wire [3:0]\^m_axi_gmem2_AWLEN ;
  wire m_axi_gmem2_AWREADY;
  wire m_axi_gmem2_AWVALID;
  wire m_axi_gmem2_BREADY;
  wire m_axi_gmem2_BVALID;
  wire m_axi_gmem2_RREADY;
  wire m_axi_gmem2_RVALID;
  wire [31:0]m_axi_gmem2_WDATA;
  wire m_axi_gmem2_WLAST;
  wire m_axi_gmem2_WREADY;
  wire [3:0]m_axi_gmem2_WSTRB;
  wire m_axi_gmem2_WVALID;
  wire [3:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [7:0]\^s_axi_control_RDATA ;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [5:0]s_axi_control_r_ARADDR;
  wire s_axi_control_r_ARREADY;
  wire s_axi_control_r_ARVALID;
  wire [5:0]s_axi_control_r_AWADDR;
  wire s_axi_control_r_AWREADY;
  wire s_axi_control_r_AWVALID;
  wire s_axi_control_r_BREADY;
  wire s_axi_control_r_BVALID;
  wire [31:0]s_axi_control_r_RDATA;
  wire s_axi_control_r_RREADY;
  wire s_axi_control_r_RVALID;
  wire [31:0]s_axi_control_r_WDATA;
  wire s_axi_control_r_WREADY;
  wire [3:0]s_axi_control_r_WSTRB;
  wire s_axi_control_r_WVALID;
  wire [31:0]width;
  wire NLW_inst_m_axi_gmem0_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem0_BREADY_UNCONNECTED;
  wire NLW_inst_m_axi_gmem0_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_gmem0_WVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_BREADY_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED;
  wire NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED;
  wire NLW_inst_m_axi_gmem2_ARVALID_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem0_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem0_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem0_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem0_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem0_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_gmem0_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem0_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED;
  wire [31:0]NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WID_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED;
  wire [63:0]NLW_inst_m_axi_gmem2_ARADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_ARBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_ARID_UNCONNECTED;
  wire [7:0]NLW_inst_m_axi_gmem2_ARLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem2_ARPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_ARQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_ARREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem2_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_ARUSER_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_AWADDR_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_AWBURST_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_AWID_UNCONNECTED;
  wire [7:4]NLW_inst_m_axi_gmem2_AWLEN_UNCONNECTED;
  wire [1:0]NLW_inst_m_axi_gmem2_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem2_AWPROT_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_AWQOS_UNCONNECTED;
  wire [3:0]NLW_inst_m_axi_gmem2_AWREGION_UNCONNECTED;
  wire [2:0]NLW_inst_m_axi_gmem2_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_AWUSER_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_WID_UNCONNECTED;
  wire [0:0]NLW_inst_m_axi_gmem2_WUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [31:4]NLW_inst_s_axi_control_RDATA_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_r_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_r_RRESP_UNCONNECTED;

  assign m_axi_gmem0_ARADDR[63:2] = \^m_axi_gmem0_ARADDR [63:2];
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3:0] = \^m_axi_gmem0_ARLEN [3:0];
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWADDR[63] = \<const0> ;
  assign m_axi_gmem0_AWADDR[62] = \<const0> ;
  assign m_axi_gmem0_AWADDR[61] = \<const0> ;
  assign m_axi_gmem0_AWADDR[60] = \<const0> ;
  assign m_axi_gmem0_AWADDR[59] = \<const0> ;
  assign m_axi_gmem0_AWADDR[58] = \<const0> ;
  assign m_axi_gmem0_AWADDR[57] = \<const0> ;
  assign m_axi_gmem0_AWADDR[56] = \<const0> ;
  assign m_axi_gmem0_AWADDR[55] = \<const0> ;
  assign m_axi_gmem0_AWADDR[54] = \<const0> ;
  assign m_axi_gmem0_AWADDR[53] = \<const0> ;
  assign m_axi_gmem0_AWADDR[52] = \<const0> ;
  assign m_axi_gmem0_AWADDR[51] = \<const0> ;
  assign m_axi_gmem0_AWADDR[50] = \<const0> ;
  assign m_axi_gmem0_AWADDR[49] = \<const0> ;
  assign m_axi_gmem0_AWADDR[48] = \<const0> ;
  assign m_axi_gmem0_AWADDR[47] = \<const0> ;
  assign m_axi_gmem0_AWADDR[46] = \<const0> ;
  assign m_axi_gmem0_AWADDR[45] = \<const0> ;
  assign m_axi_gmem0_AWADDR[44] = \<const0> ;
  assign m_axi_gmem0_AWADDR[43] = \<const0> ;
  assign m_axi_gmem0_AWADDR[42] = \<const0> ;
  assign m_axi_gmem0_AWADDR[41] = \<const0> ;
  assign m_axi_gmem0_AWADDR[40] = \<const0> ;
  assign m_axi_gmem0_AWADDR[39] = \<const0> ;
  assign m_axi_gmem0_AWADDR[38] = \<const0> ;
  assign m_axi_gmem0_AWADDR[37] = \<const0> ;
  assign m_axi_gmem0_AWADDR[36] = \<const0> ;
  assign m_axi_gmem0_AWADDR[35] = \<const0> ;
  assign m_axi_gmem0_AWADDR[34] = \<const0> ;
  assign m_axi_gmem0_AWADDR[33] = \<const0> ;
  assign m_axi_gmem0_AWADDR[32] = \<const0> ;
  assign m_axi_gmem0_AWADDR[31] = \<const0> ;
  assign m_axi_gmem0_AWADDR[30] = \<const0> ;
  assign m_axi_gmem0_AWADDR[29] = \<const0> ;
  assign m_axi_gmem0_AWADDR[28] = \<const0> ;
  assign m_axi_gmem0_AWADDR[27] = \<const0> ;
  assign m_axi_gmem0_AWADDR[26] = \<const0> ;
  assign m_axi_gmem0_AWADDR[25] = \<const0> ;
  assign m_axi_gmem0_AWADDR[24] = \<const0> ;
  assign m_axi_gmem0_AWADDR[23] = \<const0> ;
  assign m_axi_gmem0_AWADDR[22] = \<const0> ;
  assign m_axi_gmem0_AWADDR[21] = \<const0> ;
  assign m_axi_gmem0_AWADDR[20] = \<const0> ;
  assign m_axi_gmem0_AWADDR[19] = \<const0> ;
  assign m_axi_gmem0_AWADDR[18] = \<const0> ;
  assign m_axi_gmem0_AWADDR[17] = \<const0> ;
  assign m_axi_gmem0_AWADDR[16] = \<const0> ;
  assign m_axi_gmem0_AWADDR[15] = \<const0> ;
  assign m_axi_gmem0_AWADDR[14] = \<const0> ;
  assign m_axi_gmem0_AWADDR[13] = \<const0> ;
  assign m_axi_gmem0_AWADDR[12] = \<const0> ;
  assign m_axi_gmem0_AWADDR[11] = \<const0> ;
  assign m_axi_gmem0_AWADDR[10] = \<const0> ;
  assign m_axi_gmem0_AWADDR[9] = \<const0> ;
  assign m_axi_gmem0_AWADDR[8] = \<const0> ;
  assign m_axi_gmem0_AWADDR[7] = \<const0> ;
  assign m_axi_gmem0_AWADDR[6] = \<const0> ;
  assign m_axi_gmem0_AWADDR[5] = \<const0> ;
  assign m_axi_gmem0_AWADDR[4] = \<const0> ;
  assign m_axi_gmem0_AWADDR[3] = \<const0> ;
  assign m_axi_gmem0_AWADDR[2] = \<const0> ;
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5] = \<const0> ;
  assign m_axi_gmem0_AWLEN[4] = \<const0> ;
  assign m_axi_gmem0_AWLEN[3] = \<const0> ;
  assign m_axi_gmem0_AWLEN[2] = \<const0> ;
  assign m_axi_gmem0_AWLEN[1] = \<const0> ;
  assign m_axi_gmem0_AWLEN[0] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWVALID = \<const0> ;
  assign m_axi_gmem0_BREADY = \<const1> ;
  assign m_axi_gmem0_WDATA[31] = \<const0> ;
  assign m_axi_gmem0_WDATA[30] = \<const0> ;
  assign m_axi_gmem0_WDATA[29] = \<const0> ;
  assign m_axi_gmem0_WDATA[28] = \<const0> ;
  assign m_axi_gmem0_WDATA[27] = \<const0> ;
  assign m_axi_gmem0_WDATA[26] = \<const0> ;
  assign m_axi_gmem0_WDATA[25] = \<const0> ;
  assign m_axi_gmem0_WDATA[24] = \<const0> ;
  assign m_axi_gmem0_WDATA[23] = \<const0> ;
  assign m_axi_gmem0_WDATA[22] = \<const0> ;
  assign m_axi_gmem0_WDATA[21] = \<const0> ;
  assign m_axi_gmem0_WDATA[20] = \<const0> ;
  assign m_axi_gmem0_WDATA[19] = \<const0> ;
  assign m_axi_gmem0_WDATA[18] = \<const0> ;
  assign m_axi_gmem0_WDATA[17] = \<const0> ;
  assign m_axi_gmem0_WDATA[16] = \<const0> ;
  assign m_axi_gmem0_WDATA[15] = \<const0> ;
  assign m_axi_gmem0_WDATA[14] = \<const0> ;
  assign m_axi_gmem0_WDATA[13] = \<const0> ;
  assign m_axi_gmem0_WDATA[12] = \<const0> ;
  assign m_axi_gmem0_WDATA[11] = \<const0> ;
  assign m_axi_gmem0_WDATA[10] = \<const0> ;
  assign m_axi_gmem0_WDATA[9] = \<const0> ;
  assign m_axi_gmem0_WDATA[8] = \<const0> ;
  assign m_axi_gmem0_WDATA[7] = \<const0> ;
  assign m_axi_gmem0_WDATA[6] = \<const0> ;
  assign m_axi_gmem0_WDATA[5] = \<const0> ;
  assign m_axi_gmem0_WDATA[4] = \<const0> ;
  assign m_axi_gmem0_WDATA[3] = \<const0> ;
  assign m_axi_gmem0_WDATA[2] = \<const0> ;
  assign m_axi_gmem0_WDATA[1] = \<const0> ;
  assign m_axi_gmem0_WDATA[0] = \<const0> ;
  assign m_axi_gmem0_WLAST = \<const0> ;
  assign m_axi_gmem0_WSTRB[3] = \<const0> ;
  assign m_axi_gmem0_WSTRB[2] = \<const0> ;
  assign m_axi_gmem0_WSTRB[1] = \<const0> ;
  assign m_axi_gmem0_WSTRB[0] = \<const0> ;
  assign m_axi_gmem0_WVALID = \<const0> ;
  assign m_axi_gmem1_ARADDR[63:2] = \^m_axi_gmem1_ARADDR [63:2];
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3:0] = \^m_axi_gmem1_ARLEN [3:0];
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWADDR[63] = \<const0> ;
  assign m_axi_gmem1_AWADDR[62] = \<const0> ;
  assign m_axi_gmem1_AWADDR[61] = \<const0> ;
  assign m_axi_gmem1_AWADDR[60] = \<const0> ;
  assign m_axi_gmem1_AWADDR[59] = \<const0> ;
  assign m_axi_gmem1_AWADDR[58] = \<const0> ;
  assign m_axi_gmem1_AWADDR[57] = \<const0> ;
  assign m_axi_gmem1_AWADDR[56] = \<const0> ;
  assign m_axi_gmem1_AWADDR[55] = \<const0> ;
  assign m_axi_gmem1_AWADDR[54] = \<const0> ;
  assign m_axi_gmem1_AWADDR[53] = \<const0> ;
  assign m_axi_gmem1_AWADDR[52] = \<const0> ;
  assign m_axi_gmem1_AWADDR[51] = \<const0> ;
  assign m_axi_gmem1_AWADDR[50] = \<const0> ;
  assign m_axi_gmem1_AWADDR[49] = \<const0> ;
  assign m_axi_gmem1_AWADDR[48] = \<const0> ;
  assign m_axi_gmem1_AWADDR[47] = \<const0> ;
  assign m_axi_gmem1_AWADDR[46] = \<const0> ;
  assign m_axi_gmem1_AWADDR[45] = \<const0> ;
  assign m_axi_gmem1_AWADDR[44] = \<const0> ;
  assign m_axi_gmem1_AWADDR[43] = \<const0> ;
  assign m_axi_gmem1_AWADDR[42] = \<const0> ;
  assign m_axi_gmem1_AWADDR[41] = \<const0> ;
  assign m_axi_gmem1_AWADDR[40] = \<const0> ;
  assign m_axi_gmem1_AWADDR[39] = \<const0> ;
  assign m_axi_gmem1_AWADDR[38] = \<const0> ;
  assign m_axi_gmem1_AWADDR[37] = \<const0> ;
  assign m_axi_gmem1_AWADDR[36] = \<const0> ;
  assign m_axi_gmem1_AWADDR[35] = \<const0> ;
  assign m_axi_gmem1_AWADDR[34] = \<const0> ;
  assign m_axi_gmem1_AWADDR[33] = \<const0> ;
  assign m_axi_gmem1_AWADDR[32] = \<const0> ;
  assign m_axi_gmem1_AWADDR[31] = \<const0> ;
  assign m_axi_gmem1_AWADDR[30] = \<const0> ;
  assign m_axi_gmem1_AWADDR[29] = \<const0> ;
  assign m_axi_gmem1_AWADDR[28] = \<const0> ;
  assign m_axi_gmem1_AWADDR[27] = \<const0> ;
  assign m_axi_gmem1_AWADDR[26] = \<const0> ;
  assign m_axi_gmem1_AWADDR[25] = \<const0> ;
  assign m_axi_gmem1_AWADDR[24] = \<const0> ;
  assign m_axi_gmem1_AWADDR[23] = \<const0> ;
  assign m_axi_gmem1_AWADDR[22] = \<const0> ;
  assign m_axi_gmem1_AWADDR[21] = \<const0> ;
  assign m_axi_gmem1_AWADDR[20] = \<const0> ;
  assign m_axi_gmem1_AWADDR[19] = \<const0> ;
  assign m_axi_gmem1_AWADDR[18] = \<const0> ;
  assign m_axi_gmem1_AWADDR[17] = \<const0> ;
  assign m_axi_gmem1_AWADDR[16] = \<const0> ;
  assign m_axi_gmem1_AWADDR[15] = \<const0> ;
  assign m_axi_gmem1_AWADDR[14] = \<const0> ;
  assign m_axi_gmem1_AWADDR[13] = \<const0> ;
  assign m_axi_gmem1_AWADDR[12] = \<const0> ;
  assign m_axi_gmem1_AWADDR[11] = \<const0> ;
  assign m_axi_gmem1_AWADDR[10] = \<const0> ;
  assign m_axi_gmem1_AWADDR[9] = \<const0> ;
  assign m_axi_gmem1_AWADDR[8] = \<const0> ;
  assign m_axi_gmem1_AWADDR[7] = \<const0> ;
  assign m_axi_gmem1_AWADDR[6] = \<const0> ;
  assign m_axi_gmem1_AWADDR[5] = \<const0> ;
  assign m_axi_gmem1_AWADDR[4] = \<const0> ;
  assign m_axi_gmem1_AWADDR[3] = \<const0> ;
  assign m_axi_gmem1_AWADDR[2] = \<const0> ;
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3] = \<const0> ;
  assign m_axi_gmem1_AWLEN[2] = \<const0> ;
  assign m_axi_gmem1_AWLEN[1] = \<const0> ;
  assign m_axi_gmem1_AWLEN[0] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWVALID = \<const0> ;
  assign m_axi_gmem1_BREADY = \<const1> ;
  assign m_axi_gmem1_WDATA[31] = \<const0> ;
  assign m_axi_gmem1_WDATA[30] = \<const0> ;
  assign m_axi_gmem1_WDATA[29] = \<const0> ;
  assign m_axi_gmem1_WDATA[28] = \<const0> ;
  assign m_axi_gmem1_WDATA[27] = \<const0> ;
  assign m_axi_gmem1_WDATA[26] = \<const0> ;
  assign m_axi_gmem1_WDATA[25] = \<const0> ;
  assign m_axi_gmem1_WDATA[24] = \<const0> ;
  assign m_axi_gmem1_WDATA[23] = \<const0> ;
  assign m_axi_gmem1_WDATA[22] = \<const0> ;
  assign m_axi_gmem1_WDATA[21] = \<const0> ;
  assign m_axi_gmem1_WDATA[20] = \<const0> ;
  assign m_axi_gmem1_WDATA[19] = \<const0> ;
  assign m_axi_gmem1_WDATA[18] = \<const0> ;
  assign m_axi_gmem1_WDATA[17] = \<const0> ;
  assign m_axi_gmem1_WDATA[16] = \<const0> ;
  assign m_axi_gmem1_WDATA[15] = \<const0> ;
  assign m_axi_gmem1_WDATA[14] = \<const0> ;
  assign m_axi_gmem1_WDATA[13] = \<const0> ;
  assign m_axi_gmem1_WDATA[12] = \<const0> ;
  assign m_axi_gmem1_WDATA[11] = \<const0> ;
  assign m_axi_gmem1_WDATA[10] = \<const0> ;
  assign m_axi_gmem1_WDATA[9] = \<const0> ;
  assign m_axi_gmem1_WDATA[8] = \<const0> ;
  assign m_axi_gmem1_WDATA[7] = \<const0> ;
  assign m_axi_gmem1_WDATA[6] = \<const0> ;
  assign m_axi_gmem1_WDATA[5] = \<const0> ;
  assign m_axi_gmem1_WDATA[4] = \<const0> ;
  assign m_axi_gmem1_WDATA[3] = \<const0> ;
  assign m_axi_gmem1_WDATA[2] = \<const0> ;
  assign m_axi_gmem1_WDATA[1] = \<const0> ;
  assign m_axi_gmem1_WDATA[0] = \<const0> ;
  assign m_axi_gmem1_WLAST = \<const0> ;
  assign m_axi_gmem1_WSTRB[3] = \<const0> ;
  assign m_axi_gmem1_WSTRB[2] = \<const0> ;
  assign m_axi_gmem1_WSTRB[1] = \<const0> ;
  assign m_axi_gmem1_WSTRB[0] = \<const0> ;
  assign m_axi_gmem1_WVALID = \<const0> ;
  assign m_axi_gmem2_ARADDR[63] = \<const0> ;
  assign m_axi_gmem2_ARADDR[62] = \<const0> ;
  assign m_axi_gmem2_ARADDR[61] = \<const0> ;
  assign m_axi_gmem2_ARADDR[60] = \<const0> ;
  assign m_axi_gmem2_ARADDR[59] = \<const0> ;
  assign m_axi_gmem2_ARADDR[58] = \<const0> ;
  assign m_axi_gmem2_ARADDR[57] = \<const0> ;
  assign m_axi_gmem2_ARADDR[56] = \<const0> ;
  assign m_axi_gmem2_ARADDR[55] = \<const0> ;
  assign m_axi_gmem2_ARADDR[54] = \<const0> ;
  assign m_axi_gmem2_ARADDR[53] = \<const0> ;
  assign m_axi_gmem2_ARADDR[52] = \<const0> ;
  assign m_axi_gmem2_ARADDR[51] = \<const0> ;
  assign m_axi_gmem2_ARADDR[50] = \<const0> ;
  assign m_axi_gmem2_ARADDR[49] = \<const0> ;
  assign m_axi_gmem2_ARADDR[48] = \<const0> ;
  assign m_axi_gmem2_ARADDR[47] = \<const0> ;
  assign m_axi_gmem2_ARADDR[46] = \<const0> ;
  assign m_axi_gmem2_ARADDR[45] = \<const0> ;
  assign m_axi_gmem2_ARADDR[44] = \<const0> ;
  assign m_axi_gmem2_ARADDR[43] = \<const0> ;
  assign m_axi_gmem2_ARADDR[42] = \<const0> ;
  assign m_axi_gmem2_ARADDR[41] = \<const0> ;
  assign m_axi_gmem2_ARADDR[40] = \<const0> ;
  assign m_axi_gmem2_ARADDR[39] = \<const0> ;
  assign m_axi_gmem2_ARADDR[38] = \<const0> ;
  assign m_axi_gmem2_ARADDR[37] = \<const0> ;
  assign m_axi_gmem2_ARADDR[36] = \<const0> ;
  assign m_axi_gmem2_ARADDR[35] = \<const0> ;
  assign m_axi_gmem2_ARADDR[34] = \<const0> ;
  assign m_axi_gmem2_ARADDR[33] = \<const0> ;
  assign m_axi_gmem2_ARADDR[32] = \<const0> ;
  assign m_axi_gmem2_ARADDR[31] = \<const0> ;
  assign m_axi_gmem2_ARADDR[30] = \<const0> ;
  assign m_axi_gmem2_ARADDR[29] = \<const0> ;
  assign m_axi_gmem2_ARADDR[28] = \<const0> ;
  assign m_axi_gmem2_ARADDR[27] = \<const0> ;
  assign m_axi_gmem2_ARADDR[26] = \<const0> ;
  assign m_axi_gmem2_ARADDR[25] = \<const0> ;
  assign m_axi_gmem2_ARADDR[24] = \<const0> ;
  assign m_axi_gmem2_ARADDR[23] = \<const0> ;
  assign m_axi_gmem2_ARADDR[22] = \<const0> ;
  assign m_axi_gmem2_ARADDR[21] = \<const0> ;
  assign m_axi_gmem2_ARADDR[20] = \<const0> ;
  assign m_axi_gmem2_ARADDR[19] = \<const0> ;
  assign m_axi_gmem2_ARADDR[18] = \<const0> ;
  assign m_axi_gmem2_ARADDR[17] = \<const0> ;
  assign m_axi_gmem2_ARADDR[16] = \<const0> ;
  assign m_axi_gmem2_ARADDR[15] = \<const0> ;
  assign m_axi_gmem2_ARADDR[14] = \<const0> ;
  assign m_axi_gmem2_ARADDR[13] = \<const0> ;
  assign m_axi_gmem2_ARADDR[12] = \<const0> ;
  assign m_axi_gmem2_ARADDR[11] = \<const0> ;
  assign m_axi_gmem2_ARADDR[10] = \<const0> ;
  assign m_axi_gmem2_ARADDR[9] = \<const0> ;
  assign m_axi_gmem2_ARADDR[8] = \<const0> ;
  assign m_axi_gmem2_ARADDR[7] = \<const0> ;
  assign m_axi_gmem2_ARADDR[6] = \<const0> ;
  assign m_axi_gmem2_ARADDR[5] = \<const0> ;
  assign m_axi_gmem2_ARADDR[4] = \<const0> ;
  assign m_axi_gmem2_ARADDR[3] = \<const0> ;
  assign m_axi_gmem2_ARADDR[2] = \<const0> ;
  assign m_axi_gmem2_ARADDR[1] = \<const0> ;
  assign m_axi_gmem2_ARADDR[0] = \<const0> ;
  assign m_axi_gmem2_ARBURST[1] = \<const0> ;
  assign m_axi_gmem2_ARBURST[0] = \<const1> ;
  assign m_axi_gmem2_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem2_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem2_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem2_ARLEN[7] = \<const0> ;
  assign m_axi_gmem2_ARLEN[6] = \<const0> ;
  assign m_axi_gmem2_ARLEN[5] = \<const0> ;
  assign m_axi_gmem2_ARLEN[4] = \<const0> ;
  assign m_axi_gmem2_ARLEN[3] = \<const0> ;
  assign m_axi_gmem2_ARLEN[2] = \<const0> ;
  assign m_axi_gmem2_ARLEN[1] = \<const0> ;
  assign m_axi_gmem2_ARLEN[0] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem2_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem2_ARPROT[2] = \<const0> ;
  assign m_axi_gmem2_ARPROT[1] = \<const0> ;
  assign m_axi_gmem2_ARPROT[0] = \<const0> ;
  assign m_axi_gmem2_ARQOS[3] = \<const0> ;
  assign m_axi_gmem2_ARQOS[2] = \<const0> ;
  assign m_axi_gmem2_ARQOS[1] = \<const0> ;
  assign m_axi_gmem2_ARQOS[0] = \<const0> ;
  assign m_axi_gmem2_ARREGION[3] = \<const0> ;
  assign m_axi_gmem2_ARREGION[2] = \<const0> ;
  assign m_axi_gmem2_ARREGION[1] = \<const0> ;
  assign m_axi_gmem2_ARREGION[0] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem2_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem2_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem2_ARVALID = \<const0> ;
  assign m_axi_gmem2_AWADDR[63:2] = \^m_axi_gmem2_AWADDR [63:2];
  assign m_axi_gmem2_AWADDR[1] = \<const0> ;
  assign m_axi_gmem2_AWADDR[0] = \<const0> ;
  assign m_axi_gmem2_AWBURST[1] = \<const0> ;
  assign m_axi_gmem2_AWBURST[0] = \<const1> ;
  assign m_axi_gmem2_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem2_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem2_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem2_AWLEN[7] = \<const0> ;
  assign m_axi_gmem2_AWLEN[6] = \<const0> ;
  assign m_axi_gmem2_AWLEN[5] = \<const0> ;
  assign m_axi_gmem2_AWLEN[4] = \<const0> ;
  assign m_axi_gmem2_AWLEN[3:0] = \^m_axi_gmem2_AWLEN [3:0];
  assign m_axi_gmem2_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem2_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem2_AWPROT[2] = \<const0> ;
  assign m_axi_gmem2_AWPROT[1] = \<const0> ;
  assign m_axi_gmem2_AWPROT[0] = \<const0> ;
  assign m_axi_gmem2_AWQOS[3] = \<const0> ;
  assign m_axi_gmem2_AWQOS[2] = \<const0> ;
  assign m_axi_gmem2_AWQOS[1] = \<const0> ;
  assign m_axi_gmem2_AWQOS[0] = \<const0> ;
  assign m_axi_gmem2_AWREGION[3] = \<const0> ;
  assign m_axi_gmem2_AWREGION[2] = \<const0> ;
  assign m_axi_gmem2_AWREGION[1] = \<const0> ;
  assign m_axi_gmem2_AWREGION[0] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem2_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem2_AWSIZE[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RDATA[31] = \<const0> ;
  assign s_axi_control_RDATA[30] = \<const0> ;
  assign s_axi_control_RDATA[29] = \<const0> ;
  assign s_axi_control_RDATA[28] = \<const0> ;
  assign s_axi_control_RDATA[27] = \<const0> ;
  assign s_axi_control_RDATA[26] = \<const0> ;
  assign s_axi_control_RDATA[25] = \<const0> ;
  assign s_axi_control_RDATA[24] = \<const0> ;
  assign s_axi_control_RDATA[23] = \<const0> ;
  assign s_axi_control_RDATA[22] = \<const0> ;
  assign s_axi_control_RDATA[21] = \<const0> ;
  assign s_axi_control_RDATA[20] = \<const0> ;
  assign s_axi_control_RDATA[19] = \<const0> ;
  assign s_axi_control_RDATA[18] = \<const0> ;
  assign s_axi_control_RDATA[17] = \<const0> ;
  assign s_axi_control_RDATA[16] = \<const0> ;
  assign s_axi_control_RDATA[15] = \<const0> ;
  assign s_axi_control_RDATA[14] = \<const0> ;
  assign s_axi_control_RDATA[13] = \<const0> ;
  assign s_axi_control_RDATA[12] = \<const0> ;
  assign s_axi_control_RDATA[11] = \<const0> ;
  assign s_axi_control_RDATA[10] = \<const0> ;
  assign s_axi_control_RDATA[9] = \<const0> ;
  assign s_axi_control_RDATA[8] = \<const0> ;
  assign s_axi_control_RDATA[7] = \^s_axi_control_RDATA [7];
  assign s_axi_control_RDATA[6] = \<const0> ;
  assign s_axi_control_RDATA[5] = \<const0> ;
  assign s_axi_control_RDATA[4] = \<const0> ;
  assign s_axi_control_RDATA[3:0] = \^s_axi_control_RDATA [3:0];
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  assign s_axi_control_r_BRESP[1] = \<const0> ;
  assign s_axi_control_r_BRESP[0] = \<const0> ;
  assign s_axi_control_r_RRESP[1] = \<const0> ;
  assign s_axi_control_r_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_M_AXI_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM0_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM2_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_CACHE_VALUE = "4'b0011" *) 
  (* C_M_AXI_GMEM2_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM2_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_PROT_VALUE = "3'b000" *) 
  (* C_M_AXI_GMEM2_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM2_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM2_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_GMEM2_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_ID_WIDTH = "1" *) 
  (* C_M_AXI_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_WSTRB_WIDTH = "4" *) 
  (* C_M_AXI_WUSER_WIDTH = "1" *) 
  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_R_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_R_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_R_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_arithm_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .height(height),
        .interrupt(interrupt),
        .m_axi_gmem0_ARADDR({\^m_axi_gmem0_ARADDR ,NLW_inst_m_axi_gmem0_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem0_ARBURST(NLW_inst_m_axi_gmem0_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem0_ARCACHE(NLW_inst_m_axi_gmem0_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARID(NLW_inst_m_axi_gmem0_ARID_UNCONNECTED[0]),
        .m_axi_gmem0_ARLEN({NLW_inst_m_axi_gmem0_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem0_ARLEN }),
        .m_axi_gmem0_ARLOCK(NLW_inst_m_axi_gmem0_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem0_ARPROT(NLW_inst_m_axi_gmem0_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem0_ARQOS(NLW_inst_m_axi_gmem0_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARREGION(NLW_inst_m_axi_gmem0_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARSIZE(NLW_inst_m_axi_gmem0_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem0_ARUSER(NLW_inst_m_axi_gmem0_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_AWADDR(NLW_inst_m_axi_gmem0_AWADDR_UNCONNECTED[63:0]),
        .m_axi_gmem0_AWBURST(NLW_inst_m_axi_gmem0_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem0_AWCACHE(NLW_inst_m_axi_gmem0_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWID(NLW_inst_m_axi_gmem0_AWID_UNCONNECTED[0]),
        .m_axi_gmem0_AWLEN(NLW_inst_m_axi_gmem0_AWLEN_UNCONNECTED[7:0]),
        .m_axi_gmem0_AWLOCK(NLW_inst_m_axi_gmem0_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem0_AWPROT(NLW_inst_m_axi_gmem0_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem0_AWQOS(NLW_inst_m_axi_gmem0_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWREADY(1'b0),
        .m_axi_gmem0_AWREGION(NLW_inst_m_axi_gmem0_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWSIZE(NLW_inst_m_axi_gmem0_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem0_AWUSER(NLW_inst_m_axi_gmem0_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem0_AWVALID(NLW_inst_m_axi_gmem0_AWVALID_UNCONNECTED),
        .m_axi_gmem0_BID(1'b0),
        .m_axi_gmem0_BREADY(NLW_inst_m_axi_gmem0_BREADY_UNCONNECTED),
        .m_axi_gmem0_BRESP({1'b0,1'b0}),
        .m_axi_gmem0_BUSER(1'b0),
        .m_axi_gmem0_BVALID(1'b0),
        .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
        .m_axi_gmem0_RID(1'b0),
        .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP(m_axi_gmem0_RRESP),
        .m_axi_gmem0_RUSER(1'b0),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .m_axi_gmem0_WDATA(NLW_inst_m_axi_gmem0_WDATA_UNCONNECTED[31:0]),
        .m_axi_gmem0_WID(NLW_inst_m_axi_gmem0_WID_UNCONNECTED[0]),
        .m_axi_gmem0_WLAST(NLW_inst_m_axi_gmem0_WLAST_UNCONNECTED),
        .m_axi_gmem0_WREADY(1'b0),
        .m_axi_gmem0_WSTRB(NLW_inst_m_axi_gmem0_WSTRB_UNCONNECTED[3:0]),
        .m_axi_gmem0_WUSER(NLW_inst_m_axi_gmem0_WUSER_UNCONNECTED[0]),
        .m_axi_gmem0_WVALID(NLW_inst_m_axi_gmem0_WVALID_UNCONNECTED),
        .m_axi_gmem1_ARADDR({\^m_axi_gmem1_ARADDR ,NLW_inst_m_axi_gmem1_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem1_ARBURST(NLW_inst_m_axi_gmem1_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARCACHE(NLW_inst_m_axi_gmem1_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARID(NLW_inst_m_axi_gmem1_ARID_UNCONNECTED[0]),
        .m_axi_gmem1_ARLEN({NLW_inst_m_axi_gmem1_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem1_ARLEN }),
        .m_axi_gmem1_ARLOCK(NLW_inst_m_axi_gmem1_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARPROT(NLW_inst_m_axi_gmem1_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARQOS(NLW_inst_m_axi_gmem1_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARREADY(m_axi_gmem1_ARREADY),
        .m_axi_gmem1_ARREGION(NLW_inst_m_axi_gmem1_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARSIZE(NLW_inst_m_axi_gmem1_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARUSER(NLW_inst_m_axi_gmem1_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem1_ARVALID(m_axi_gmem1_ARVALID),
        .m_axi_gmem1_AWADDR(NLW_inst_m_axi_gmem1_AWADDR_UNCONNECTED[63:0]),
        .m_axi_gmem1_AWBURST(NLW_inst_m_axi_gmem1_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWCACHE(NLW_inst_m_axi_gmem1_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWID(NLW_inst_m_axi_gmem1_AWID_UNCONNECTED[0]),
        .m_axi_gmem1_AWLEN(NLW_inst_m_axi_gmem1_AWLEN_UNCONNECTED[7:0]),
        .m_axi_gmem1_AWLOCK(NLW_inst_m_axi_gmem1_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWPROT(NLW_inst_m_axi_gmem1_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWQOS(NLW_inst_m_axi_gmem1_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWREADY(1'b0),
        .m_axi_gmem1_AWREGION(NLW_inst_m_axi_gmem1_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWSIZE(NLW_inst_m_axi_gmem1_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWUSER(NLW_inst_m_axi_gmem1_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem1_AWVALID(NLW_inst_m_axi_gmem1_AWVALID_UNCONNECTED),
        .m_axi_gmem1_BID(1'b0),
        .m_axi_gmem1_BREADY(NLW_inst_m_axi_gmem1_BREADY_UNCONNECTED),
        .m_axi_gmem1_BRESP({1'b0,1'b0}),
        .m_axi_gmem1_BUSER(1'b0),
        .m_axi_gmem1_BVALID(1'b0),
        .m_axi_gmem1_RDATA(m_axi_gmem1_RDATA),
        .m_axi_gmem1_RID(1'b0),
        .m_axi_gmem1_RLAST(m_axi_gmem1_RLAST),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP(m_axi_gmem1_RRESP),
        .m_axi_gmem1_RUSER(1'b0),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(NLW_inst_m_axi_gmem1_WDATA_UNCONNECTED[31:0]),
        .m_axi_gmem1_WID(NLW_inst_m_axi_gmem1_WID_UNCONNECTED[0]),
        .m_axi_gmem1_WLAST(NLW_inst_m_axi_gmem1_WLAST_UNCONNECTED),
        .m_axi_gmem1_WREADY(1'b0),
        .m_axi_gmem1_WSTRB(NLW_inst_m_axi_gmem1_WSTRB_UNCONNECTED[3:0]),
        .m_axi_gmem1_WUSER(NLW_inst_m_axi_gmem1_WUSER_UNCONNECTED[0]),
        .m_axi_gmem1_WVALID(NLW_inst_m_axi_gmem1_WVALID_UNCONNECTED),
        .m_axi_gmem2_ARADDR(NLW_inst_m_axi_gmem2_ARADDR_UNCONNECTED[63:0]),
        .m_axi_gmem2_ARBURST(NLW_inst_m_axi_gmem2_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem2_ARCACHE(NLW_inst_m_axi_gmem2_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem2_ARID(NLW_inst_m_axi_gmem2_ARID_UNCONNECTED[0]),
        .m_axi_gmem2_ARLEN(NLW_inst_m_axi_gmem2_ARLEN_UNCONNECTED[7:0]),
        .m_axi_gmem2_ARLOCK(NLW_inst_m_axi_gmem2_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem2_ARPROT(NLW_inst_m_axi_gmem2_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem2_ARQOS(NLW_inst_m_axi_gmem2_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem2_ARREADY(1'b0),
        .m_axi_gmem2_ARREGION(NLW_inst_m_axi_gmem2_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem2_ARSIZE(NLW_inst_m_axi_gmem2_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem2_ARUSER(NLW_inst_m_axi_gmem2_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem2_ARVALID(NLW_inst_m_axi_gmem2_ARVALID_UNCONNECTED),
        .m_axi_gmem2_AWADDR({\^m_axi_gmem2_AWADDR ,NLW_inst_m_axi_gmem2_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem2_AWBURST(NLW_inst_m_axi_gmem2_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem2_AWCACHE(NLW_inst_m_axi_gmem2_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem2_AWID(NLW_inst_m_axi_gmem2_AWID_UNCONNECTED[0]),
        .m_axi_gmem2_AWLEN({NLW_inst_m_axi_gmem2_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem2_AWLEN }),
        .m_axi_gmem2_AWLOCK(NLW_inst_m_axi_gmem2_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem2_AWPROT(NLW_inst_m_axi_gmem2_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem2_AWQOS(NLW_inst_m_axi_gmem2_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem2_AWREADY(m_axi_gmem2_AWREADY),
        .m_axi_gmem2_AWREGION(NLW_inst_m_axi_gmem2_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem2_AWSIZE(NLW_inst_m_axi_gmem2_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem2_AWUSER(NLW_inst_m_axi_gmem2_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem2_AWVALID(m_axi_gmem2_AWVALID),
        .m_axi_gmem2_BID(1'b0),
        .m_axi_gmem2_BREADY(m_axi_gmem2_BREADY),
        .m_axi_gmem2_BRESP({1'b0,1'b0}),
        .m_axi_gmem2_BUSER(1'b0),
        .m_axi_gmem2_BVALID(m_axi_gmem2_BVALID),
        .m_axi_gmem2_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_gmem2_RID(1'b0),
        .m_axi_gmem2_RLAST(1'b0),
        .m_axi_gmem2_RREADY(m_axi_gmem2_RREADY),
        .m_axi_gmem2_RRESP({1'b0,1'b0}),
        .m_axi_gmem2_RUSER(1'b0),
        .m_axi_gmem2_RVALID(m_axi_gmem2_RVALID),
        .m_axi_gmem2_WDATA(m_axi_gmem2_WDATA),
        .m_axi_gmem2_WID(NLW_inst_m_axi_gmem2_WID_UNCONNECTED[0]),
        .m_axi_gmem2_WLAST(m_axi_gmem2_WLAST),
        .m_axi_gmem2_WREADY(m_axi_gmem2_WREADY),
        .m_axi_gmem2_WSTRB(m_axi_gmem2_WSTRB),
        .m_axi_gmem2_WUSER(NLW_inst_m_axi_gmem2_WUSER_UNCONNECTED[0]),
        .m_axi_gmem2_WVALID(m_axi_gmem2_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA({NLW_inst_s_axi_control_RDATA_UNCONNECTED[31:8],\^s_axi_control_RDATA }),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[7],1'b0,1'b0,1'b0,1'b0,1'b0,s_axi_control_WDATA[1:0]}),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB({1'b0,1'b0,1'b0,s_axi_control_WSTRB[0]}),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .s_axi_control_r_ARADDR(s_axi_control_r_ARADDR),
        .s_axi_control_r_ARREADY(s_axi_control_r_ARREADY),
        .s_axi_control_r_ARVALID(s_axi_control_r_ARVALID),
        .s_axi_control_r_AWADDR(s_axi_control_r_AWADDR),
        .s_axi_control_r_AWREADY(s_axi_control_r_AWREADY),
        .s_axi_control_r_AWVALID(s_axi_control_r_AWVALID),
        .s_axi_control_r_BREADY(s_axi_control_r_BREADY),
        .s_axi_control_r_BRESP(NLW_inst_s_axi_control_r_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_r_BVALID(s_axi_control_r_BVALID),
        .s_axi_control_r_RDATA(s_axi_control_r_RDATA),
        .s_axi_control_r_RREADY(s_axi_control_r_RREADY),
        .s_axi_control_r_RRESP(NLW_inst_s_axi_control_r_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_r_RVALID(s_axi_control_r_RVALID),
        .s_axi_control_r_WDATA(s_axi_control_r_WDATA),
        .s_axi_control_r_WREADY(s_axi_control_r_WREADY),
        .s_axi_control_r_WSTRB(s_axi_control_r_WSTRB),
        .s_axi_control_r_WVALID(s_axi_control_r_WVALID),
        .width(width));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
