
centos-preinstalled/xrandr:     file format elf32-littlearm


Disassembly of section .init:

000116f0 <_init@@Base>:
   116f0:	push	{r3, lr}
   116f4:	bl	178ac <ceil@plt+0x5d64>
   116f8:	pop	{r3, pc}

Disassembly of section .plt:

000116fc <XRRFreeScreenConfigInfo@plt-0x14>:
   116fc:	push	{lr}		; (str lr, [sp, #-4]!)
   11700:	ldr	lr, [pc, #4]	; 1170c <_init@@Base+0x1c>
   11704:	add	lr, pc, lr
   11708:	ldr	pc, [lr, #8]!
   1170c:	strdeq	fp, [r1], -r4

00011710 <XRRFreeScreenConfigInfo@plt>:
   11710:	add	ip, pc, #0, 12
   11714:	add	ip, ip, #110592	; 0x1b000
   11718:	ldr	pc, [ip, #2292]!	; 0x8f4

0001171c <XRRGetOutputProperty@plt>:
   1171c:	add	ip, pc, #0, 12
   11720:	add	ip, ip, #110592	; 0x1b000
   11724:	ldr	pc, [ip, #2284]!	; 0x8ec

00011728 <XFree@plt>:
   11728:	add	ip, pc, #0, 12
   1172c:	add	ip, ip, #110592	; 0x1b000
   11730:	ldr	pc, [ip, #2276]!	; 0x8e4

00011734 <XRRGetProviderResources@plt>:
   11734:	add	ip, pc, #0, 12
   11738:	add	ip, ip, #110592	; 0x1b000
   1173c:	ldr	pc, [ip, #2268]!	; 0x8dc

00011740 <XRRSetCrtcConfig@plt>:
   11740:	add	ip, pc, #0, 12
   11744:	add	ip, ip, #110592	; 0x1b000
   11748:	ldr	pc, [ip, #2260]!	; 0x8d4

0001174c <abort@plt>:
   1174c:	add	ip, pc, #0, 12
   11750:	add	ip, ip, #110592	; 0x1b000
   11754:	ldr	pc, [ip, #2252]!	; 0x8cc

00011758 <XRRAllocGamma@plt>:
   11758:	add	ip, pc, #0, 12
   1175c:	add	ip, ip, #110592	; 0x1b000
   11760:	ldr	pc, [ip, #2244]!	; 0x8c4

00011764 <XRRListOutputProperties@plt>:
   11764:	add	ip, pc, #0, 12
   11768:	add	ip, ip, #110592	; 0x1b000
   1176c:	ldr	pc, [ip, #2236]!	; 0x8bc

00011770 <XRRAllocateMonitor@plt>:
   11770:	add	ip, pc, #0, 12
   11774:	add	ip, ip, #110592	; 0x1b000
   11778:	ldr	pc, [ip, #2228]!	; 0x8b4

0001177c <memcmp@plt>:
   1177c:	add	ip, pc, #0, 12
   11780:	add	ip, ip, #110592	; 0x1b000
   11784:	ldr	pc, [ip, #2220]!	; 0x8ac

00011788 <__libc_start_main@plt>:
   11788:	add	ip, pc, #0, 12
   1178c:	add	ip, ip, #110592	; 0x1b000
   11790:	ldr	pc, [ip, #2212]!	; 0x8a4

00011794 <XRRGetOutputInfo@plt>:
   11794:	add	ip, pc, #0, 12
   11798:	add	ip, ip, #110592	; 0x1b000
   1179c:	ldr	pc, [ip, #2204]!	; 0x89c

000117a0 <XRRSetScreenConfigAndRate@plt>:
   117a0:	add	ip, pc, #0, 12
   117a4:	add	ip, ip, #110592	; 0x1b000
   117a8:	ldr	pc, [ip, #2196]!	; 0x894

000117ac <XGrabServer@plt>:
   117ac:	add	ip, pc, #0, 12
   117b0:	add	ip, ip, #110592	; 0x1b000
   117b4:	ldr	pc, [ip, #2188]!	; 0x88c

000117b8 <__gmon_start__@plt>:
   117b8:	add	ip, pc, #0, 12
   117bc:	add	ip, ip, #110592	; 0x1b000
   117c0:	ldr	pc, [ip, #2180]!	; 0x884

000117c4 <__isoc99_sscanf@plt>:
   117c4:	add	ip, pc, #0, 12
   117c8:	add	ip, ip, #110592	; 0x1b000
   117cc:	ldr	pc, [ip, #2172]!	; 0x87c

000117d0 <XRRSetProviderOutputSource@plt>:
   117d0:	add	ip, pc, #0, 12
   117d4:	add	ip, ip, #110592	; 0x1b000
   117d8:	ldr	pc, [ip, #2164]!	; 0x874

000117dc <pow@plt>:
   117dc:	add	ip, pc, #0, 12
   117e0:	add	ip, ip, #110592	; 0x1b000
   117e4:	ldr	pc, [ip, #2156]!	; 0x86c

000117e8 <XRRGetMonitors@plt>:
   117e8:	add	ip, pc, #0, 12
   117ec:	add	ip, ip, #110592	; 0x1b000
   117f0:	ldr	pc, [ip, #2148]!	; 0x864

000117f4 <__printf_chk@plt>:
   117f4:	add	ip, pc, #0, 12
   117f8:	add	ip, ip, #110592	; 0x1b000
   117fc:	ldr	pc, [ip, #2140]!	; 0x85c

00011800 <strtod@plt>:
   11800:	add	ip, pc, #0, 12
   11804:	add	ip, ip, #110592	; 0x1b000
   11808:	ldr	pc, [ip, #2132]!	; 0x854

0001180c <XRRSetCrtcGamma@plt>:
   1180c:	add	ip, pc, #0, 12
   11810:	add	ip, ip, #110592	; 0x1b000
   11814:	ldr	pc, [ip, #2124]!	; 0x84c

00011818 <putchar@plt>:
   11818:	add	ip, pc, #0, 12
   1181c:	add	ip, ip, #110592	; 0x1b000
   11820:	ldr	pc, [ip, #2116]!	; 0x844

00011824 <strcasecmp@plt>:
   11824:	add	ip, pc, #0, 12
   11828:	add	ip, ip, #110592	; 0x1b000
   1182c:	ldr	pc, [ip, #2108]!	; 0x83c

00011830 <calloc@plt>:
   11830:	add	ip, pc, #0, 12
   11834:	add	ip, ip, #110592	; 0x1b000
   11838:	ldr	pc, [ip, #2100]!	; 0x834

0001183c <XRRQueryExtension@plt>:
   1183c:	add	ip, pc, #0, 12
   11840:	add	ip, ip, #110592	; 0x1b000
   11844:	ldr	pc, [ip, #2092]!	; 0x82c

00011848 <XRRGetCrtcGamma@plt>:
   11848:	add	ip, pc, #0, 12
   1184c:	add	ip, ip, #110592	; 0x1b000
   11850:	ldr	pc, [ip, #2084]!	; 0x824

00011854 <memset@plt>:
   11854:	add	ip, pc, #0, 12
   11858:	add	ip, ip, #110592	; 0x1b000
   1185c:	ldr	pc, [ip, #2076]!	; 0x81c

00011860 <XRRQueryVersion@plt>:
   11860:	add	ip, pc, #0, 12
   11864:	add	ip, ip, #110592	; 0x1b000
   11868:	ldr	pc, [ip, #2068]!	; 0x814

0001186c <floor@plt>:
   1186c:	add	ip, pc, #0, 12
   11870:	add	ip, ip, #110592	; 0x1b000
   11874:	ldr	pc, [ip, #2060]!	; 0x80c

00011878 <exp@plt>:
   11878:	add	ip, pc, #0, 12
   1187c:	add	ip, ip, #110592	; 0x1b000
   11880:	ldr	pc, [ip, #2052]!	; 0x804

00011884 <XRRConfigRates@plt>:
   11884:	add	ip, pc, #0, 12
   11888:	add	ip, ip, #110592	; 0x1b000
   1188c:	ldr	pc, [ip, #2044]!	; 0x7fc

00011890 <XOpenDisplay@plt>:
   11890:	add	ip, pc, #0, 12
   11894:	add	ip, ip, #110592	; 0x1b000
   11898:	ldr	pc, [ip, #2036]!	; 0x7f4

0001189c <XRRSetMonitor@plt>:
   1189c:	add	ip, pc, #0, 12
   118a0:	add	ip, ip, #110592	; 0x1b000
   118a4:	ldr	pc, [ip, #2028]!	; 0x7ec

000118a8 <free@plt>:
   118a8:	add	ip, pc, #0, 12
   118ac:	add	ip, ip, #110592	; 0x1b000
   118b0:	ldr	pc, [ip, #2020]!	; 0x7e4

000118b4 <XRRSelectInput@plt>:
   118b4:	add	ip, pc, #0, 12
   118b8:	add	ip, ip, #110592	; 0x1b000
   118bc:	ldr	pc, [ip, #2012]!	; 0x7dc

000118c0 <XRRGetScreenSizeRange@plt>:
   118c0:	add	ip, pc, #0, 12
   118c4:	add	ip, ip, #110592	; 0x1b000
   118c8:	ldr	pc, [ip, #2004]!	; 0x7d4

000118cc <XRRDestroyMode@plt>:
   118cc:	add	ip, pc, #0, 12
   118d0:	add	ip, ip, #110592	; 0x1b000
   118d4:	ldr	pc, [ip, #1996]!	; 0x7cc

000118d8 <XRRGetOutputPrimary@plt>:
   118d8:	add	ip, pc, #0, 12
   118dc:	add	ip, ip, #110592	; 0x1b000
   118e0:	ldr	pc, [ip, #1988]!	; 0x7c4

000118e4 <XRRFreeMonitors@plt>:
   118e4:	add	ip, pc, #0, 12
   118e8:	add	ip, ip, #110592	; 0x1b000
   118ec:	ldr	pc, [ip, #1980]!	; 0x7bc

000118f0 <XRRConfigCurrentRate@plt>:
   118f0:	add	ip, pc, #0, 12
   118f4:	add	ip, ip, #110592	; 0x1b000
   118f8:	ldr	pc, [ip, #1972]!	; 0x7b4

000118fc <strlen@plt>:
   118fc:	add	ip, pc, #0, 12
   11900:	add	ip, ip, #110592	; 0x1b000
   11904:	ldr	pc, [ip, #1964]!	; 0x7ac

00011908 <XUngrabServer@plt>:
   11908:	add	ip, pc, #0, 12
   1190c:	add	ip, ip, #110592	; 0x1b000
   11910:	ldr	pc, [ip, #1956]!	; 0x7a4

00011914 <XDisplayName@plt>:
   11914:	add	ip, pc, #0, 12
   11918:	add	ip, ip, #110592	; 0x1b000
   1191c:	ldr	pc, [ip, #1948]!	; 0x79c

00011920 <XRRSetPanning@plt>:
   11920:	add	ip, pc, #0, 12
   11924:	add	ip, ip, #110592	; 0x1b000
   11928:	ldr	pc, [ip, #1940]!	; 0x794

0001192c <XRRGetScreenResources@plt>:
   1192c:	add	ip, pc, #0, 12
   11930:	add	ip, ip, #110592	; 0x1b000
   11934:	ldr	pc, [ip, #1932]!	; 0x78c

00011938 <memcpy@plt>:
   11938:	add	ip, pc, #0, 12
   1193c:	add	ip, ip, #110592	; 0x1b000
   11940:	ldr	pc, [ip, #1924]!	; 0x784

00011944 <XNextEvent@plt>:
   11944:	add	ip, pc, #0, 12
   11948:	add	ip, ip, #110592	; 0x1b000
   1194c:	ldr	pc, [ip, #1916]!	; 0x77c

00011950 <XRRSetProviderOffloadSink@plt>:
   11950:	add	ip, pc, #0, 12
   11954:	add	ip, ip, #110592	; 0x1b000
   11958:	ldr	pc, [ip, #1908]!	; 0x774

0001195c <strtol@plt>:
   1195c:	add	ip, pc, #0, 12
   11960:	add	ip, ip, #110592	; 0x1b000
   11964:	ldr	pc, [ip, #1900]!	; 0x76c

00011968 <__vfprintf_chk@plt>:
   11968:	add	ip, pc, #0, 12
   1196c:	add	ip, ip, #110592	; 0x1b000
   11970:	ldr	pc, [ip, #1892]!	; 0x764

00011974 <raise@plt>:
   11974:	add	ip, pc, #0, 12
   11978:	add	ip, ip, #110592	; 0x1b000
   1197c:	ldr	pc, [ip, #1884]!	; 0x75c

00011980 <XRRSetScreenSize@plt>:
   11980:	add	ip, pc, #0, 12
   11984:	add	ip, ip, #110592	; 0x1b000
   11988:	ldr	pc, [ip, #1876]!	; 0x754

0001198c <XRRFreeGamma@plt>:
   1198c:	add	ip, pc, #0, 12
   11990:	add	ip, ip, #110592	; 0x1b000
   11994:	ldr	pc, [ip, #1868]!	; 0x74c

00011998 <fwrite@plt>:
   11998:	add	ip, pc, #0, 12
   1199c:	add	ip, ip, #110592	; 0x1b000
   119a0:	ldr	pc, [ip, #1860]!	; 0x744

000119a4 <XSelectInput@plt>:
   119a4:	add	ip, pc, #0, 12
   119a8:	add	ip, ip, #110592	; 0x1b000
   119ac:	ldr	pc, [ip, #1852]!	; 0x73c

000119b0 <XRRGetProviderInfo@plt>:
   119b0:	add	ip, pc, #0, 12
   119b4:	add	ip, ip, #110592	; 0x1b000
   119b8:	ldr	pc, [ip, #1844]!	; 0x734

000119bc <XRRUpdateConfiguration@plt>:
   119bc:	add	ip, pc, #0, 12
   119c0:	add	ip, ip, #110592	; 0x1b000
   119c4:	ldr	pc, [ip, #1836]!	; 0x72c

000119c8 <XSync@plt>:
   119c8:	add	ip, pc, #0, 12
   119cc:	add	ip, ip, #110592	; 0x1b000
   119d0:	ldr	pc, [ip, #1828]!	; 0x724

000119d4 <malloc@plt>:
   119d4:	add	ip, pc, #0, 12
   119d8:	add	ip, ip, #110592	; 0x1b000
   119dc:	ldr	pc, [ip, #1820]!	; 0x71c

000119e0 <XRRSetOutputPrimary@plt>:
   119e0:	add	ip, pc, #0, 12
   119e4:	add	ip, ip, #110592	; 0x1b000
   119e8:	ldr	pc, [ip, #1812]!	; 0x714

000119ec <__stack_chk_fail@plt>:
   119ec:	add	ip, pc, #0, 12
   119f0:	add	ip, ip, #110592	; 0x1b000
   119f4:	ldr	pc, [ip, #1804]!	; 0x70c

000119f8 <XGetAtomName@plt>:
   119f8:	add	ip, pc, #0, 12
   119fc:	add	ip, ip, #110592	; 0x1b000
   11a00:	ldr	pc, [ip, #1796]!	; 0x704

00011a04 <XRRConfigSizes@plt>:
   11a04:	add	ip, pc, #0, 12
   11a08:	add	ip, ip, #110592	; 0x1b000
   11a0c:	ldr	pc, [ip, #1788]!	; 0x6fc

00011a10 <__fprintf_chk@plt>:
   11a10:	add	ip, pc, #0, 12
   11a14:	add	ip, ip, #110592	; 0x1b000
   11a18:	ldr	pc, [ip, #1780]!	; 0x6f4

00011a1c <strtok@plt>:
   11a1c:	add	ip, pc, #0, 12
   11a20:	add	ip, ip, #110592	; 0x1b000
   11a24:	ldr	pc, [ip, #1772]!	; 0x6ec

00011a28 <XRRGetPanning@plt>:
   11a28:	add	ip, pc, #0, 12
   11a2c:	add	ip, ip, #110592	; 0x1b000
   11a30:	ldr	pc, [ip, #1764]!	; 0x6e4

00011a34 <XRRConfigCurrentConfiguration@plt>:
   11a34:	add	ip, pc, #0, 12
   11a38:	add	ip, ip, #110592	; 0x1b000
   11a3c:	ldr	pc, [ip, #1756]!	; 0x6dc

00011a40 <XRRQueryOutputProperty@plt>:
   11a40:	add	ip, pc, #0, 12
   11a44:	add	ip, ip, #110592	; 0x1b000
   11a48:	ldr	pc, [ip, #1748]!	; 0x6d4

00011a4c <puts@plt>:
   11a4c:	add	ip, pc, #0, 12
   11a50:	add	ip, ip, #110592	; 0x1b000
   11a54:	ldr	pc, [ip, #1740]!	; 0x6cc

00011a58 <log@plt>:
   11a58:	add	ip, pc, #0, 12
   11a5c:	add	ip, ip, #110592	; 0x1b000
   11a60:	ldr	pc, [ip, #1732]!	; 0x6c4

00011a64 <XInternAtom@plt>:
   11a64:	add	ip, pc, #0, 12
   11a68:	add	ip, ip, #110592	; 0x1b000
   11a6c:	ldr	pc, [ip, #1724]!	; 0x6bc

00011a70 <XRRGetCrtcInfo@plt>:
   11a70:	add	ip, pc, #0, 12
   11a74:	add	ip, ip, #110592	; 0x1b000
   11a78:	ldr	pc, [ip, #1716]!	; 0x6b4

00011a7c <XRRDeleteMonitor@plt>:
   11a7c:	add	ip, pc, #0, 12
   11a80:	add	ip, ip, #110592	; 0x1b000
   11a84:	ldr	pc, [ip, #1708]!	; 0x6ac

00011a88 <XRRFreeProviderResources@plt>:
   11a88:	add	ip, pc, #0, 12
   11a8c:	add	ip, ip, #110592	; 0x1b000
   11a90:	ldr	pc, [ip, #1700]!	; 0x6a4

00011a94 <XRRGetScreenInfo@plt>:
   11a94:	add	ip, pc, #0, 12
   11a98:	add	ip, ip, #110592	; 0x1b000
   11a9c:	ldr	pc, [ip, #1692]!	; 0x69c

00011aa0 <XRRGetCrtcGammaSize@plt>:
   11aa0:	add	ip, pc, #0, 12
   11aa4:	add	ip, ip, #110592	; 0x1b000
   11aa8:	ldr	pc, [ip, #1684]!	; 0x694

00011aac <XRRConfigRotations@plt>:
   11aac:	add	ip, pc, #0, 12
   11ab0:	add	ip, ip, #110592	; 0x1b000
   11ab4:	ldr	pc, [ip, #1676]!	; 0x68c

00011ab8 <XRRCreateMode@plt>:
   11ab8:	add	ip, pc, #0, 12
   11abc:	add	ip, ip, #110592	; 0x1b000
   11ac0:	ldr	pc, [ip, #1668]!	; 0x684

00011ac4 <XRRGetCrtcTransform@plt>:
   11ac4:	add	ip, pc, #0, 12
   11ac8:	add	ip, ip, #110592	; 0x1b000
   11acc:	ldr	pc, [ip, #1660]!	; 0x67c

00011ad0 <strncmp@plt>:
   11ad0:	add	ip, pc, #0, 12
   11ad4:	add	ip, ip, #110592	; 0x1b000
   11ad8:	ldr	pc, [ip, #1652]!	; 0x674

00011adc <realloc@plt>:
   11adc:	add	ip, pc, #0, 12
   11ae0:	add	ip, ip, #110592	; 0x1b000
   11ae4:	ldr	pc, [ip, #1644]!	; 0x66c

00011ae8 <XRRSetCrtcTransform@plt>:
   11ae8:	add	ip, pc, #0, 12
   11aec:	add	ip, ip, #110592	; 0x1b000
   11af0:	ldr	pc, [ip, #1636]!	; 0x664

00011af4 <__strdup@plt>:
   11af4:	add	ip, pc, #0, 12
   11af8:	add	ip, ip, #110592	; 0x1b000
   11afc:	ldr	pc, [ip, #1628]!	; 0x65c

00011b00 <XRRChangeOutputProperty@plt>:
   11b00:	add	ip, pc, #0, 12
   11b04:	add	ip, ip, #110592	; 0x1b000
   11b08:	ldr	pc, [ip, #1620]!	; 0x654

00011b0c <XRRAddOutputMode@plt>:
   11b0c:	add	ip, pc, #0, 12
   11b10:	add	ip, ip, #110592	; 0x1b000
   11b14:	ldr	pc, [ip, #1612]!	; 0x64c

00011b18 <strcmp@plt>:
   11b18:	add	ip, pc, #0, 12
   11b1c:	add	ip, ip, #110592	; 0x1b000
   11b20:	ldr	pc, [ip, #1604]!	; 0x644

00011b24 <exit@plt>:
   11b24:	add	ip, pc, #0, 12
   11b28:	add	ip, ip, #110592	; 0x1b000
   11b2c:	ldr	pc, [ip, #1596]!	; 0x63c

00011b30 <XRRDeleteOutputMode@plt>:
   11b30:	add	ip, pc, #0, 12
   11b34:	add	ip, ip, #110592	; 0x1b000
   11b38:	ldr	pc, [ip, #1588]!	; 0x634

00011b3c <XRRGetScreenResourcesCurrent@plt>:
   11b3c:	add	ip, pc, #0, 12
   11b40:	add	ip, ip, #110592	; 0x1b000
   11b44:	ldr	pc, [ip, #1580]!	; 0x62c

00011b48 <ceil@plt>:
   11b48:	add	ip, pc, #0, 12
   11b4c:	add	ip, ip, #110592	; 0x1b000
   11b50:	ldr	pc, [ip, #1572]!	; 0x624

Disassembly of section .text:

00011b58 <.text>:
   11b58:	push	{r4, r5, lr}
   11b5c:	movw	r4, #53648	; 0xd190
   11b60:	movt	r4, #2
   11b64:	sub	sp, sp, #12
   11b68:	mov	r2, #10
   11b6c:	mov	r5, r0
   11b70:	ldr	r3, [r4]
   11b74:	mov	r1, sp
   11b78:	str	r3, [sp, #4]
   11b7c:	bl	1195c <strtol@plt>
   11b80:	ldr	r3, [sp]
   11b84:	cmp	r5, r3
   11b88:	bne	11b9c <ceil@plt+0x54>
   11b8c:	movw	r0, #41376	; 0xa1a0
   11b90:	mov	r1, r5
   11b94:	movt	r0, #1
   11b98:	bl	17bd8 <ceil@plt+0x6090>
   11b9c:	ldr	r2, [sp, #4]
   11ba0:	ldr	r3, [r4]
   11ba4:	cmp	r2, r3
   11ba8:	beq	11bb0 <ceil@plt+0x68>
   11bac:	bl	119ec <__stack_chk_fail@plt>
   11bb0:	add	sp, sp, #12
   11bb4:	pop	{r4, r5, pc}
   11bb8:	movw	r3, #53648	; 0xd190
   11bbc:	movt	r3, #2
   11bc0:	push	{r4, r5, r6, r7, lr}
   11bc4:	tst	r2, #2
   11bc8:	mov	r5, r2
   11bcc:	ldr	r2, [r3]
   11bd0:	sub	sp, sp, #20
   11bd4:	mov	r4, r0
   11bd8:	mov	r6, r1
   11bdc:	mov	r7, r3
   11be0:	str	r2, [sp, #12]
   11be4:	beq	11c1c <ceil@plt+0xd4>
   11be8:	movw	r1, #41684	; 0xa2d4
   11bec:	mov	r0, r6
   11bf0:	movt	r1, #1
   11bf4:	add	r2, sp, #4
   11bf8:	bl	117c4 <__isoc99_sscanf@plt>
   11bfc:	cmp	r0, #1
   11c00:	bne	11c1c <ceil@plt+0xd4>
   11c04:	ldr	r2, [sp, #4]
   11c08:	ldr	r3, [r4]
   11c0c:	str	r2, [r4, #8]
   11c10:	orr	r3, r3, #2
   11c14:	str	r3, [r4]
   11c18:	b	11c84 <ceil@plt+0x13c>
   11c1c:	tst	r5, #4
   11c20:	beq	11c58 <ceil@plt+0x110>
   11c24:	movw	r1, #46756	; 0xb6a4
   11c28:	mov	r0, r6
   11c2c:	movt	r1, #1
   11c30:	add	r2, sp, #8
   11c34:	bl	117c4 <__isoc99_sscanf@plt>
   11c38:	cmp	r0, #1
   11c3c:	bne	11c58 <ceil@plt+0x110>
   11c40:	ldr	r2, [sp, #8]
   11c44:	ldr	r3, [r4]
   11c48:	str	r2, [r4, #12]
   11c4c:	orr	r3, r3, #4
   11c50:	str	r3, [r4]
   11c54:	b	11c84 <ceil@plt+0x13c>
   11c58:	tst	r5, #1
   11c5c:	beq	11c74 <ceil@plt+0x12c>
   11c60:	ldr	r3, [r4]
   11c64:	str	r6, [r4, #4]
   11c68:	orr	r3, r3, #1
   11c6c:	str	r3, [r4]
   11c70:	b	11c84 <ceil@plt+0x13c>
   11c74:	movw	r0, #41412	; 0xa1c4
   11c78:	mov	r1, r6
   11c7c:	movt	r0, #1
   11c80:	bl	17bd8 <ceil@plt+0x6090>
   11c84:	ldr	r2, [sp, #12]
   11c88:	ldr	r3, [r7]
   11c8c:	cmp	r2, r3
   11c90:	beq	11c98 <ceil@plt+0x150>
   11c94:	bl	119ec <__stack_chk_fail@plt>
   11c98:	add	sp, sp, #20
   11c9c:	pop	{r4, r5, r6, r7, pc}
   11ca0:	movw	r3, #53664	; 0xd1a0
   11ca4:	movt	r3, #2
   11ca8:	push	{r4, r5, lr}
   11cac:	mov	r5, r0
   11cb0:	ldr	r2, [r3, #28]
   11cb4:	sub	sp, sp, #28
   11cb8:	mov	r4, r3
   11cbc:	cmp	r2, #0
   11cc0:	beq	11cd8 <ceil@plt+0x190>
   11cc4:	ldr	r2, [r1]
   11cc8:	mov	r0, #1
   11ccc:	movw	r1, #41760	; 0xa320
   11cd0:	movt	r1, #1
   11cd4:	bl	117f4 <__printf_chk@plt>
   11cd8:	ldr	r2, [r4, #32]
   11cdc:	movw	r1, #53664	; 0xd1a0
   11ce0:	movt	r1, #2
   11ce4:	cmp	r2, #0
   11ce8:	movne	r0, #0
   11cec:	bne	11d20 <ceil@plt+0x1d8>
   11cf0:	str	r2, [sp]
   11cf4:	mov	r0, #1
   11cf8:	str	r2, [sp, #4]
   11cfc:	mov	r3, r2
   11d00:	str	r2, [sp, #8]
   11d04:	str	r2, [sp, #16]
   11d08:	str	r2, [sp, #20]
   11d0c:	ldr	r2, [r5]
   11d10:	str	r0, [sp, #12]
   11d14:	ldr	r0, [r1, #24]
   11d18:	ldr	r1, [r1, #36]	; 0x24
   11d1c:	bl	11740 <XRRSetCrtcConfig@plt>
   11d20:	add	sp, sp, #28
   11d24:	pop	{r4, r5, pc}
   11d28:	push	{r4, r5, r6, r7, lr}
   11d2c:	movw	r5, #53648	; 0xd190
   11d30:	movt	r5, #2
   11d34:	movw	r4, #53664	; 0xd1a0
   11d38:	movt	r4, #2
   11d3c:	sub	sp, sp, #28
   11d40:	ldr	r3, [r5]
   11d44:	mov	r7, r0
   11d48:	mov	r6, r1
   11d4c:	ldr	r0, [r4, #24]
   11d50:	add	r1, sp, #12
   11d54:	add	r2, sp, #16
   11d58:	str	r3, [sp, #20]
   11d5c:	bl	11860 <XRRQueryVersion@plt>
   11d60:	ldr	r3, [sp, #12]
   11d64:	cmp	r3, #1
   11d68:	bgt	11d7c <ceil@plt+0x234>
   11d6c:	bne	11da0 <ceil@plt+0x258>
   11d70:	ldr	r3, [sp, #16]
   11d74:	cmp	r3, #2
   11d78:	ble	11da0 <ceil@plt+0x258>
   11d7c:	ldr	r3, [r6, #44]	; 0x2c
   11d80:	mov	r2, r6
   11d84:	ldr	r1, [r7]
   11d88:	ldr	r0, [r4, #24]
   11d8c:	str	r3, [sp]
   11d90:	ldr	r3, [r6, #40]	; 0x28
   11d94:	str	r3, [sp, #4]
   11d98:	ldr	r3, [r6, #36]	; 0x24
   11d9c:	bl	11ae8 <XRRSetCrtcTransform@plt>
   11da0:	ldr	r2, [sp, #20]
   11da4:	ldr	r3, [r5]
   11da8:	cmp	r2, r3
   11dac:	beq	11db4 <ceil@plt+0x26c>
   11db0:	bl	119ec <__stack_chk_fail@plt>
   11db4:	add	sp, sp, #28
   11db8:	pop	{r4, r5, r6, r7, pc}
   11dbc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11dc0:	vpush	{d8-d13}
   11dc4:	movw	r6, #53648	; 0xd190
   11dc8:	movt	r6, #2
   11dcc:	sub	sp, sp, #92	; 0x5c
   11dd0:	and	r1, r1, #15
   11dd4:	mov	r9, r2
   11dd8:	ldr	ip, [r6]
   11ddc:	sub	r1, r1, #1
   11de0:	mov	r7, r3
   11de4:	str	ip, [sp, #84]	; 0x54
   11de8:	cmp	r1, #7
   11dec:	ldrls	pc, [pc, r1, lsl #2]
   11df0:	b	11e24 <ceil@plt+0x2dc>
   11df4:	andeq	r1, r1, r4, lsl lr
   11df8:	andeq	r1, r1, ip, lsl lr
   11dfc:	andeq	r1, r1, r4, lsr #28
   11e00:	andeq	r1, r1, r4, lsl lr
   11e04:	andeq	r1, r1, r4, lsr #28
   11e08:	andeq	r1, r1, r4, lsr #28
   11e0c:	andeq	r1, r1, r4, lsr #28
   11e10:	andeq	r1, r1, ip, lsl lr
   11e14:	ldr	ip, [r0, #4]
   11e18:	b	11e28 <ceil@plt+0x2e0>
   11e1c:	ldr	ip, [r0, #8]
   11e20:	b	11e28 <ceil@plt+0x2e0>
   11e24:	mov	ip, #0
   11e28:	cmp	r1, #7
   11e2c:	ldrls	pc, [pc, r1, lsl #2]
   11e30:	b	11e64 <ceil@plt+0x31c>
   11e34:	andeq	r1, r1, r4, asr lr
   11e38:	andeq	r1, r1, ip, asr lr
   11e3c:	andeq	r1, r1, r4, ror #28
   11e40:	andeq	r1, r1, r4, asr lr
   11e44:	andeq	r1, r1, r4, ror #28
   11e48:	andeq	r1, r1, r4, ror #28
   11e4c:	andeq	r1, r1, r4, ror #28
   11e50:	andeq	r1, r1, ip, asr lr
   11e54:	ldr	r2, [r0, #8]
   11e58:	b	11e68 <ceil@plt+0x320>
   11e5c:	ldr	r2, [r0, #4]
   11e60:	b	11e68 <ceil@plt+0x320>
   11e64:	mov	r2, #0
   11e68:	mov	r3, #0
   11e6c:	mov	r5, #0
   11e70:	add	sl, sp, #52	; 0x34
   11e74:	movt	r5, #16368	; 0x3ff0
   11e78:	mov	r4, #0
   11e7c:	mov	r8, r3
   11e80:	str	ip, [sp, #60]	; 0x3c
   11e84:	vldr	d8, [pc, #428]	; 12038 <ceil@plt+0x4f0>
   11e88:	str	ip, [sp, #68]	; 0x44
   11e8c:	vldr	d11, [pc, #428]	; 12040 <ceil@plt+0x4f8>
   11e90:	str	r2, [sp, #72]	; 0x48
   11e94:	vldr	d12, [pc, #428]	; 12048 <ceil@plt+0x500>
   11e98:	str	r2, [sp, #80]	; 0x50
   11e9c:	str	r3, [sp, #52]	; 0x34
   11ea0:	str	r3, [sp, #56]	; 0x38
   11ea4:	str	r3, [sp, #64]	; 0x40
   11ea8:	str	r3, [sp, #76]	; 0x4c
   11eac:	ldr	r1, [sl, r8, lsl #3]
   11eb0:	add	r3, sl, r8, lsl #3
   11eb4:	vldr	s18, [r3, #4]
   11eb8:	vcvt.f64.s32	d9, s18
   11ebc:	mov	ip, #0
   11ec0:	mov	r2, #12
   11ec4:	vmov	s15, r1
   11ec8:	strd	r4, [sp, #16]
   11ecc:	vcvt.f64.s32	d10, s15
   11ed0:	vstr	d9, [sp, #8]
   11ed4:	vstr	d10, [sp]
   11ed8:	mla	lr, r2, ip, r9
   11edc:	vldr	d7, [pc, #364]	; 12050 <ceil@plt+0x508>
   11ee0:	mov	r1, #0
   11ee4:	ldr	r3, [lr, r1]
   11ee8:	vmov	s10, r3
   11eec:	add	r3, sp, #0
   11ef0:	add	r0, r3, r1, lsl #1
   11ef4:	add	r1, r1, #4
   11ef8:	vcvt.f64.s32	d5, s10
   11efc:	cmp	r1, #12
   11f00:	vldr	d6, [r0]
   11f04:	vmul.f64	d5, d5, d8
   11f08:	vmla.f64	d7, d5, d6
   11f0c:	bne	11ee4 <ceil@plt+0x39c>
   11f10:	add	r1, sp, #24
   11f14:	add	r3, r1, ip, lsl #3
   11f18:	add	ip, ip, #1
   11f1c:	cmp	ip, #3
   11f20:	vstr	d7, [r3]
   11f24:	bne	11ed8 <ceil@plt+0x390>
   11f28:	vldr	d7, [sp, #40]	; 0x28
   11f2c:	vcmp.f64	d7, #0.0
   11f30:	vmrs	APSR_nzcv, fpscr
   11f34:	beq	11f80 <ceil@plt+0x438>
   11f38:	vldr	d6, [sp, #24]
   11f3c:	vdiv.f64	d6, d6, d7
   11f40:	vcmpe.f64	d6, d11
   11f44:	vstr	d6, [sp]
   11f48:	vmrs	APSR_nzcv, fpscr
   11f4c:	bgt	11f80 <ceil@plt+0x438>
   11f50:	vcmpe.f64	d6, d12
   11f54:	vmrs	APSR_nzcv, fpscr
   11f58:	bmi	11f80 <ceil@plt+0x438>
   11f5c:	vldr	d5, [sp, #32]
   11f60:	vdiv.f64	d7, d5, d7
   11f64:	vcmpe.f64	d7, d11
   11f68:	vmrs	APSR_nzcv, fpscr
   11f6c:	bgt	11f80 <ceil@plt+0x438>
   11f70:	vcmpe.f64	d7, d12
   11f74:	vmrs	APSR_nzcv, fpscr
   11f78:	vmovpl.f64	d10, d6
   11f7c:	vmovpl.f64	d9, d7
   11f80:	vmov.f64	d0, d10
   11f84:	bl	1186c <floor@plt>
   11f88:	vcvt.s32.f64	s27, d0
   11f8c:	vmov.f64	d0, d9
   11f90:	bl	1186c <floor@plt>
   11f94:	vcvt.s32.f64	s0, d0
   11f98:	vmov	r6, s0
   11f9c:	vmov.f64	d0, d10
   11fa0:	bl	11b48 <ceil@plt>
   11fa4:	vcvt.s32.f64	s0, d0
   11fa8:	vmov	fp, s0
   11fac:	vmov.f64	d0, d9
   11fb0:	bl	11b48 <ceil@plt>
   11fb4:	cmp	r8, #0
   11fb8:	vcvt.s32.f64	s0, d0
   11fbc:	vmov	r3, s0
   11fc0:	vstreq	s27, [r7]
   11fc4:	stmibeq	r7, {r6, fp}
   11fc8:	vstreq	s0, [r7, #12]
   11fcc:	beq	12004 <ceil@plt+0x4bc>
   11fd0:	vmov	r1, s27
   11fd4:	ldr	r2, [r7]
   11fd8:	cmp	r1, r2
   11fdc:	ldr	r2, [r7, #4]
   11fe0:	vstrlt	s27, [r7]
   11fe4:	cmp	r6, r2
   11fe8:	ldr	r2, [r7, #8]
   11fec:	strlt	r6, [r7, #4]
   11ff0:	cmp	fp, r2
   11ff4:	ldr	r2, [r7, #12]
   11ff8:	strgt	fp, [r7, #8]
   11ffc:	cmp	r3, r2
   12000:	strgt	r3, [r7, #12]
   12004:	add	r8, r8, #1
   12008:	cmp	r8, #4
   1200c:	bne	11eac <ceil@plt+0x364>
   12010:	movw	r1, #53648	; 0xd190
   12014:	movt	r1, #2
   12018:	ldr	r2, [sp, #84]	; 0x54
   1201c:	ldr	r3, [r1]
   12020:	cmp	r2, r3
   12024:	beq	1202c <ceil@plt+0x4e4>
   12028:	bl	119ec <__stack_chk_fail@plt>
   1202c:	add	sp, sp, #92	; 0x5c
   12030:	vpop	{d8-d13}
   12034:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12038:	andeq	r0, r0, r0
   1203c:	cdpcc	0, 15, cr0, cr0, cr0, {0}
   12040:	andeq	r0, r0, r0
   12044:	sbcsmi	pc, pc, r0, asr #31
   12048:	andeq	r0, r0, r0
   1204c:	sbcsgt	pc, pc, r0, asr #31
	...
   12058:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1205c:	vpush	{d8-d13}
   12060:	add	fp, sp, #80	; 0x50
   12064:	sub	sp, sp, #356	; 0x164
   12068:	movw	r4, #53648	; 0xd190
   1206c:	movt	r4, #2
   12070:	mov	r7, r1
   12074:	movw	ip, #53664	; 0xd1a0
   12078:	ldr	r1, [r4]
   1207c:	movt	ip, #2
   12080:	ldr	r2, [r7]
   12084:	cmp	r0, #1
   12088:	mov	r3, #0
   1208c:	str	r4, [fp, #-368]	; 0xfffffe90
   12090:	mov	sl, r0
   12094:	str	ip, [fp, #-268]	; 0xfffffef4
   12098:	str	r1, [fp, #-88]	; 0xffffffa8
   1209c:	str	r2, [ip, #12]
   120a0:	str	r3, [fp, #-248]	; 0xffffff08
   120a4:	str	r3, [fp, #-244]	; 0xffffff0c
   120a8:	ble	13728 <ceil@plt+0x1be0>
   120ac:	mvn	r4, #0
   120b0:	vmov.f64	d8, #240	; 0xbf800000 -1.0
   120b4:	str	r4, [fp, #-276]	; 0xfffffeec
   120b8:	mov	r5, r3
   120bc:	str	r4, [fp, #-284]	; 0xfffffee4
   120c0:	mov	r9, r3
   120c4:	str	r3, [fp, #-272]	; 0xfffffef0
   120c8:	mov	r4, #1
   120cc:	str	r3, [fp, #-340]	; 0xfffffeac
   120d0:	vldr	d10, [pc, #80]	; 12128 <ceil@plt+0x5e0>
   120d4:	str	r3, [fp, #-356]	; 0xfffffe9c
   120d8:	vldr	d11, [pc, #80]	; 12130 <ceil@plt+0x5e8>
   120dc:	str	r3, [fp, #-352]	; 0xfffffea0
   120e0:	vldr	d9, [pc, #80]	; 12138 <ceil@plt+0x5f0>
   120e4:	str	r3, [fp, #-364]	; 0xfffffe94
   120e8:	str	r3, [fp, #-292]	; 0xfffffedc
   120ec:	str	r3, [fp, #-336]	; 0xfffffeb0
   120f0:	str	r3, [fp, #-332]	; 0xfffffeb4
   120f4:	str	r3, [fp, #-360]	; 0xfffffe98
   120f8:	str	r3, [fp, #-328]	; 0xfffffeb8
   120fc:	str	r3, [fp, #-304]	; 0xfffffed0
   12100:	str	r3, [fp, #-288]	; 0xfffffee0
   12104:	str	r3, [fp, #-348]	; 0xfffffea4
   12108:	str	r3, [fp, #-264]	; 0xfffffef8
   1210c:	str	r3, [fp, #-344]	; 0xfffffea8
   12110:	str	r3, [fp, #-316]	; 0xfffffec4
   12114:	str	r3, [fp, #-280]	; 0xfffffee8
   12118:	str	r3, [fp, #-296]	; 0xfffffed8
   1211c:	str	r3, [fp, #-312]	; 0xfffffec8
   12120:	b	12184 <ceil@plt+0x63c>
   12124:	nop	{0}
   12128:	andeq	r0, r0, r0
   1212c:	smlawbmi	lr, r0, r4, r8
	...
   1213c:	rscsmi	r0, r0, r0
   12140:	andeq	r0, r0, r0
   12144:	cdpcc	0, 15, cr0, cr0, cr0, {0}
   12148:	ldrdeq	sl, [r1], -r4
   1214c:	ldrb	r3, [r6, #1]
   12150:	cmp	r3, #100	; 0x64
   12154:	bne	121cc <ceil@plt+0x684>
   12158:	ldrb	r3, [r6, #2]
   1215c:	cmp	r3, #0
   12160:	bne	121cc <ceil@plt+0x684>
   12164:	add	r4, r4, #1
   12168:	cmp	sl, r4
   1216c:	ble	13784 <ceil@plt+0x1c3c>
   12170:	ldr	ip, [r7, r4, lsl #2]
   12174:	str	ip, [fp, #-296]	; 0xfffffed8
   12178:	add	r4, r4, #1
   1217c:	cmp	sl, r4
   12180:	ble	1222c <ceil@plt+0x6e4>
   12184:	ldr	r6, [r7, r4, lsl #2]
   12188:	movw	r0, #42624	; 0xa680
   1218c:	movt	r0, #1
   12190:	lsl	r8, r4, #2
   12194:	mov	r1, r6
   12198:	bl	11b18 <strcmp@plt>
   1219c:	cmp	r0, #0
   121a0:	beq	12164 <ceil@plt+0x61c>
   121a4:	movw	r0, #42636	; 0xa68c
   121a8:	mov	r1, r6
   121ac:	movt	r0, #1
   121b0:	bl	11b18 <strcmp@plt>
   121b4:	cmp	r0, #0
   121b8:	beq	12164 <ceil@plt+0x61c>
   121bc:	ldrb	r3, [r6]
   121c0:	rsbs	r3, r3, #45	; 0x2d
   121c4:	str	r3, [fp, #-300]	; 0xfffffed4
   121c8:	beq	1214c <ceil@plt+0x604>
   121cc:	movw	r0, #42676	; 0xa6b4
   121d0:	mov	r1, r6
   121d4:	movt	r0, #1
   121d8:	bl	11b18 <strcmp@plt>
   121dc:	cmp	r0, #0
   121e0:	beq	13700 <ceil@plt+0x1bb8>
   121e4:	movw	r0, #42684	; 0xa6bc
   121e8:	mov	r1, r6
   121ec:	movt	r0, #1
   121f0:	bl	11b18 <strcmp@plt>
   121f4:	cmp	r0, #0
   121f8:	beq	13700 <ceil@plt+0x1bb8>
   121fc:	movw	r0, #44552	; 0xae08
   12200:	mov	r1, r6
   12204:	movt	r0, #1
   12208:	bl	11b18 <strcmp@plt>
   1220c:	cmp	r0, #0
   12210:	bne	1293c <ceil@plt+0xdf4>
   12214:	ldr	ip, [fp, #-268]	; 0xfffffef4
   12218:	add	r4, r4, #1
   1221c:	cmp	sl, r4
   12220:	mov	r3, #1
   12224:	str	r3, [ip, #28]
   12228:	bgt	12184 <ceil@plt+0x63c>
   1222c:	cmp	r9, #0
   12230:	bne	1223c <ceil@plt+0x6f4>
   12234:	mov	ip, #1
   12238:	str	ip, [fp, #-312]	; 0xfffffec8
   1223c:	ldr	r4, [fp, #-268]	; 0xfffffef4
   12240:	ldr	r3, [r4, #28]
   12244:	cmp	r3, #0
   12248:	beq	12278 <ceil@plt+0x730>
   1224c:	ldr	ip, [fp, #-264]	; 0xfffffef8
   12250:	ldr	r3, [fp, #-280]	; 0xfffffee8
   12254:	cmp	ip, #0
   12258:	movne	r3, #0
   1225c:	andeq	r3, r3, #1
   12260:	cmp	r3, #0
   12264:	movne	r4, #1
   12268:	moveq	ip, #1
   1226c:	strne	r4, [fp, #-328]	; 0xfffffeb8
   12270:	strne	r4, [fp, #-312]	; 0xfffffec8
   12274:	streq	ip, [fp, #-312]	; 0xfffffec8
   12278:	ldr	r4, [fp, #-316]	; 0xfffffec4
   1227c:	cmp	r4, #0
   12280:	bne	153a8 <ceil@plt+0x3860>
   12284:	ldr	r0, [fp, #-296]	; 0xfffffed8
   12288:	bl	11890 <XOpenDisplay@plt>
   1228c:	ldr	ip, [fp, #-268]	; 0xfffffef4
   12290:	cmp	r0, #0
   12294:	str	r0, [ip, #24]
   12298:	beq	15374 <ceil@plt+0x382c>
   1229c:	movw	r4, #53632	; 0xd180
   122a0:	movt	r4, #2
   122a4:	ldr	ip, [r0, #136]	; 0x88
   122a8:	ldr	r3, [r4, #4]
   122ac:	str	r4, [fp, #-300]	; 0xfffffed4
   122b0:	cmp	r3, #0
   122b4:	ldrlt	r3, [r0, #132]	; 0x84
   122b8:	strlt	r3, [r4, #4]
   122bc:	cmp	ip, r3
   122c0:	ble	15044 <ceil@plt+0x34fc>
   122c4:	ldr	r2, [r0, #140]	; 0x8c
   122c8:	add	r3, r3, r3, lsl #2
   122cc:	ldr	ip, [fp, #-268]	; 0xfffffef4
   122d0:	sub	r1, fp, #256	; 0x100
   122d4:	add	r3, r2, r3, lsl #4
   122d8:	sub	r2, fp, #252	; 0xfc
   122dc:	movw	r4, #53664	; 0xd1a0
   122e0:	movt	r4, #2
   122e4:	ldr	r3, [r3, #8]
   122e8:	str	r3, [ip, #40]	; 0x28
   122ec:	bl	1183c <XRRQueryExtension@plt>
   122f0:	cmp	r0, #0
   122f4:	beq	14fcc <ceil@plt+0x3484>
   122f8:	ldr	r0, [r4, #24]
   122fc:	sub	r1, fp, #240	; 0xf0
   12300:	sub	r2, fp, #236	; 0xec
   12304:	bl	11860 <XRRQueryVersion@plt>
   12308:	cmp	r0, #0
   1230c:	beq	14fcc <ceil@plt+0x3484>
   12310:	ldr	r3, [fp, #-240]	; 0xffffff10
   12314:	cmp	r3, #1
   12318:	ble	14ff4 <ceil@plt+0x34ac>
   1231c:	mov	r2, #1
   12320:	str	r2, [r4, #48]	; 0x30
   12324:	mov	r3, r2
   12328:	str	r2, [r4, #76]	; 0x4c
   1232c:	str	r2, [r4, #44]	; 0x2c
   12330:	ldr	ip, [fp, #-268]	; 0xfffffef4
   12334:	mov	r2, #1
   12338:	str	r2, [ip, #68]	; 0x44
   1233c:	cmp	r3, #0
   12340:	beq	1235c <ceil@plt+0x814>
   12344:	ldr	r4, [fp, #-288]	; 0xfffffee0
   12348:	cmp	r4, #0
   1234c:	bne	157b8 <ceil@plt+0x3c70>
   12350:	ldr	ip, [fp, #-304]	; 0xfffffed0
   12354:	cmp	ip, #0
   12358:	bne	153b8 <ceil@plt+0x3870>
   1235c:	ldr	ip, [fp, #-332]	; 0xfffffeb4
   12360:	cmp	ip, #0
   12364:	beq	123bc <ceil@plt+0x874>
   12368:	ldr	r4, [fp, #-268]	; 0xfffffef4
   1236c:	ldr	r3, [r4, #44]	; 0x2c
   12370:	movw	r4, #53664	; 0xd1a0
   12374:	movt	r4, #2
   12378:	cmp	r3, #0
   1237c:	beq	15038 <ceil@plt+0x34f0>
   12380:	mov	r0, #1
   12384:	bl	184e8 <ceil@plt+0x69a0>
   12388:	bl	18410 <ceil@plt+0x68c8>
   1238c:	add	r0, r4, #128	; 0x80
   12390:	bl	17f24 <ceil@plt+0x63dc>
   12394:	mov	r5, r0
   12398:	add	r0, r4, #144	; 0x90
   1239c:	bl	17f24 <ceil@plt+0x63dc>
   123a0:	ldr	r3, [r4, #24]
   123a4:	ldr	r1, [r5, #8]
   123a8:	cmp	r0, #0
   123ac:	ldrne	r2, [r0, #8]
   123b0:	moveq	r2, r0
   123b4:	mov	r0, r3
   123b8:	bl	117d0 <XRRSetProviderOutputSource@plt>
   123bc:	ldr	ip, [fp, #-336]	; 0xfffffeb0
   123c0:	cmp	ip, #0
   123c4:	beq	1241c <ceil@plt+0x8d4>
   123c8:	ldr	r4, [fp, #-268]	; 0xfffffef4
   123cc:	ldr	r3, [r4, #44]	; 0x2c
   123d0:	movw	r4, #53664	; 0xd1a0
   123d4:	movt	r4, #2
   123d8:	cmp	r3, #0
   123dc:	beq	14c54 <ceil@plt+0x310c>
   123e0:	mov	r0, #1
   123e4:	bl	184e8 <ceil@plt+0x69a0>
   123e8:	bl	18410 <ceil@plt+0x68c8>
   123ec:	add	r0, r4, #128	; 0x80
   123f0:	bl	17f24 <ceil@plt+0x63dc>
   123f4:	mov	r5, r0
   123f8:	add	r0, r4, #160	; 0xa0
   123fc:	bl	17f24 <ceil@plt+0x63dc>
   12400:	ldr	r3, [r4, #24]
   12404:	ldr	r1, [r5, #8]
   12408:	cmp	r0, #0
   1240c:	ldrne	r2, [r0, #8]
   12410:	moveq	r2, r0
   12414:	mov	r0, r3
   12418:	bl	11950 <XRRSetProviderOffloadSink@plt>
   1241c:	ldr	ip, [fp, #-264]	; 0xfffffef8
   12420:	cmp	ip, #0
   12424:	bne	13c1c <ceil@plt+0x20d4>
   12428:	ldr	r4, [fp, #-292]	; 0xfffffedc
   1242c:	cmp	r4, #0
   12430:	bne	13484 <ceil@plt+0x193c>
   12434:	ldr	r4, [fp, #-348]	; 0xfffffea4
   12438:	cmp	r4, #0
   1243c:	bne	12468 <ceil@plt+0x920>
   12440:	ldr	ip, [fp, #-312]	; 0xfffffec8
   12444:	cmp	ip, #0
   12448:	beq	14c60 <ceil@plt+0x3118>
   1244c:	ldr	r4, [fp, #-268]	; 0xfffffef4
   12450:	ldr	r3, [r4, #48]	; 0x30
   12454:	cmp	r3, #0
   12458:	beq	14c60 <ceil@plt+0x3118>
   1245c:	ldr	ip, [fp, #-328]	; 0xfffffeb8
   12460:	cmp	ip, #0
   12464:	bne	14c60 <ceil@plt+0x3118>
   12468:	ldr	r0, [fp, #-356]	; 0xfffffe9c
   1246c:	bl	184e8 <ceil@plt+0x69a0>
   12470:	bl	18628 <ceil@plt+0x6ae0>
   12474:	bl	18c3c <ceil@plt+0x70f4>
   12478:	ldr	r4, [fp, #-300]	; 0xfffffed4
   1247c:	movw	r1, #46876	; 0xb71c
   12480:	movt	r1, #1
   12484:	ldr	r2, [r4, #4]
   12488:	ldr	r4, [fp, #-268]	; 0xfffffef4
   1248c:	add	lr, r2, r2, lsl #2
   12490:	ldr	ip, [r4, #24]
   12494:	ldr	r0, [r4, #56]	; 0x38
   12498:	ldr	r3, [r4, #52]	; 0x34
   1249c:	ldr	ip, [ip, #140]	; 0x8c
   124a0:	str	r0, [sp]
   124a4:	mov	r0, #1
   124a8:	add	ip, ip, lr, lsl #4
   124ac:	ldr	lr, [ip, #12]
   124b0:	str	lr, [sp, #4]
   124b4:	ldr	ip, [ip, #16]
   124b8:	str	ip, [sp, #8]
   124bc:	ldr	ip, [r4, #60]	; 0x3c
   124c0:	str	ip, [sp, #12]
   124c4:	ldr	ip, [r4, #64]	; 0x40
   124c8:	str	ip, [sp, #16]
   124cc:	bl	117f4 <__printf_chk@plt>
   124d0:	ldr	ip, [r4]
   124d4:	cmp	ip, #0
   124d8:	str	ip, [fp, #-272]	; 0xfffffef0
   124dc:	beq	12ed8 <ceil@plt+0x1390>
   124e0:	movw	ip, #41092	; 0xa084
   124e4:	vldr	d8, [pc, #-940]	; 12140 <ceil@plt+0x5f8>
   124e8:	movt	ip, #1
   124ec:	str	ip, [fp, #-296]	; 0xfffffed8
   124f0:	ldr	r4, [fp, #-272]	; 0xfffffef0
   124f4:	ldr	ip, [fp, #-272]	; 0xfffffef0
   124f8:	ldr	r4, [r4, #48]	; 0x30
   124fc:	ldr	r8, [ip, #28]
   12500:	cmp	r4, #0
   12504:	str	r4, [fp, #-264]	; 0xfffffef8
   12508:	ldrne	r9, [r4, #20]
   1250c:	ldr	r4, [fp, #-272]	; 0xfffffef0
   12510:	ldr	r7, [r8, #28]
   12514:	ldreq	r9, [fp, #-264]	; 0xfffffef8
   12518:	ldr	r4, [r4, #80]	; 0x50
   1251c:	cmp	r7, #0
   12520:	str	r4, [fp, #-276]	; 0xfffffeec
   12524:	ble	13348 <ceil@plt+0x1800>
   12528:	ldr	sl, [r8, #32]
   1252c:	sub	ip, fp, #204	; 0xcc
   12530:	str	r8, [fp, #-284]	; 0xfffffee4
   12534:	mov	r4, #1
   12538:	add	r7, sl, r7, lsl #2
   1253c:	mov	r5, #0
   12540:	mov	r8, sl
   12544:	mov	r6, #2
   12548:	mov	sl, ip
   1254c:	str	ip, [fp, #-280]	; 0xfffffee8
   12550:	ldr	r2, [r8], #4
   12554:	mov	r0, sl
   12558:	str	r6, [fp, #-204]	; 0xffffff34
   1255c:	str	r2, [fp, #-196]	; 0xffffff3c
   12560:	bl	17a98 <ceil@plt+0x5f50>
   12564:	cmp	r0, #0
   12568:	beq	12584 <ceil@plt+0xa3c>
   1256c:	ldr	r2, [r0, #20]
   12570:	cmp	r5, #0
   12574:	mov	r5, #1
   12578:	ldrhne	r2, [r2, #36]	; 0x24
   1257c:	ldrheq	r4, [r2, #36]	; 0x24
   12580:	andne	r4, r4, r2
   12584:	cmp	r8, r7
   12588:	bne	12550 <ceil@plt+0xa08>
   1258c:	ldr	r8, [fp, #-284]	; 0xfffffee4
   12590:	ldrh	r3, [r8, #24]
   12594:	movw	r1, #46940	; 0xb75c
   12598:	ldr	ip, [fp, #-296]	; 0xfffffed8
   1259c:	mov	r0, #1
   125a0:	movt	r1, #1
   125a4:	ldr	r2, [r8, #8]
   125a8:	add	r3, ip, r3, lsl #2
   125ac:	ldr	r3, [r3, #168]	; 0xa8
   125b0:	bl	117f4 <__printf_chk@plt>
   125b4:	ldr	ip, [fp, #-272]	; 0xfffffef0
   125b8:	ldr	r3, [ip, #248]	; 0xf8
   125bc:	cmp	r3, #0
   125c0:	bne	131a0 <ceil@plt+0x1658>
   125c4:	ldr	ip, [fp, #-276]	; 0xfffffeec
   125c8:	cmp	ip, #0
   125cc:	beq	12688 <ceil@plt+0xb40>
   125d0:	cmp	r9, #0
   125d4:	beq	13278 <ceil@plt+0x1730>
   125d8:	ldr	ip, [r9, #4]
   125dc:	movw	r1, #47012	; 0xb7a4
   125e0:	ldr	r2, [r9, #12]
   125e4:	movt	r1, #1
   125e8:	ldr	r3, [r9, #16]
   125ec:	mov	r0, #1
   125f0:	str	ip, [sp]
   125f4:	ldr	ip, [r9, #8]
   125f8:	str	ip, [sp, #4]
   125fc:	bl	117f4 <__printf_chk@plt>
   12600:	ldr	ip, [fp, #-268]	; 0xfffffef4
   12604:	ldr	r3, [ip, #28]
   12608:	cmp	r3, #0
   1260c:	bne	131c0 <ceil@plt+0x1678>
   12610:	ldr	ip, [fp, #-272]	; 0xfffffef0
   12614:	ldrh	r0, [ip, #116]	; 0x74
   12618:	cmp	r0, #1
   1261c:	beq	13184 <ceil@plt+0x163c>
   12620:	tst	r0, #15
   12624:	movweq	r2, #42020	; 0xa424
   12628:	movteq	r2, #1
   1262c:	bne	13194 <ceil@plt+0x164c>
   12630:	movw	r1, #47380	; 0xb914
   12634:	mov	r0, #1
   12638:	movt	r1, #1
   1263c:	bl	117f4 <__printf_chk@plt>
   12640:	ldr	ip, [fp, #-272]	; 0xfffffef0
   12644:	ldrh	r3, [ip, #116]	; 0x74
   12648:	ands	r3, r3, #48	; 0x30
   1264c:	beq	12688 <ceil@plt+0xb40>
   12650:	cmp	r3, #32
   12654:	beq	1335c <ceil@plt+0x1814>
   12658:	cmp	r3, #48	; 0x30
   1265c:	beq	13350 <ceil@plt+0x1808>
   12660:	movw	r1, #42036	; 0xa434
   12664:	cmp	r3, #16
   12668:	movt	r1, #1
   1266c:	movw	r2, #42068	; 0xa454
   12670:	movt	r2, #1
   12674:	moveq	r2, r1
   12678:	movw	r1, #47380	; 0xb914
   1267c:	mov	r0, #1
   12680:	movt	r1, #1
   12684:	bl	117f4 <__printf_chk@plt>
   12688:	cmp	r4, #1
   1268c:	bne	126a0 <ceil@plt+0xb58>
   12690:	ldr	ip, [fp, #-268]	; 0xfffffef4
   12694:	ldr	r3, [ip, #28]
   12698:	cmp	r3, #0
   1269c:	beq	1273c <ceil@plt+0xbf4>
   126a0:	ldr	r5, [pc, #-1376]	; 12148 <ceil@plt+0x600>
   126a4:	movw	r1, #46968	; 0xb778
   126a8:	mov	r0, #1
   126ac:	movt	r1, #1
   126b0:	bl	117f4 <__printf_chk@plt>
   126b4:	mov	r6, #0
   126b8:	mov	r2, #1
   126bc:	asr	r3, r4, r6
   126c0:	tst	r3, #1
   126c4:	beq	126e8 <ceil@plt+0xba0>
   126c8:	cmp	r2, #0
   126cc:	beq	13178 <ceil@plt+0x1630>
   126d0:	ldr	r2, [r5, r6, lsl #2]
   126d4:	movw	r1, #42712	; 0xa6d8
   126d8:	mov	r0, #1
   126dc:	movt	r1, #1
   126e0:	bl	117f4 <__printf_chk@plt>
   126e4:	mov	r2, #0
   126e8:	add	r6, r6, #1
   126ec:	cmp	r6, #4
   126f0:	bne	126bc <ceil@plt+0xb74>
   126f4:	tst	r4, #16
   126f8:	beq	12968 <ceil@plt+0xe20>
   126fc:	cmp	r2, #0
   12700:	beq	132ac <ceil@plt+0x1764>
   12704:	movw	r1, #46972	; 0xb77c
   12708:	mov	r0, #1
   1270c:	movt	r1, #1
   12710:	bl	117f4 <__printf_chk@plt>
   12714:	tst	r4, #32
   12718:	beq	12734 <ceil@plt+0xbec>
   1271c:	mov	r0, #32
   12720:	bl	11818 <putchar@plt>
   12724:	movw	r1, #46980	; 0xb784
   12728:	mov	r0, #1
   1272c:	movt	r1, #1
   12730:	bl	117f4 <__printf_chk@plt>
   12734:	mov	r0, #41	; 0x29
   12738:	bl	11818 <putchar@plt>
   1273c:	ldr	r4, [fp, #-276]	; 0xfffffeec
   12740:	cmp	r4, #0
   12744:	beq	12760 <ceil@plt+0xc18>
   12748:	movw	r1, #46988	; 0xb78c
   1274c:	mov	r0, #1
   12750:	movt	r1, #1
   12754:	ldr	r2, [r8, #16]
   12758:	ldr	r3, [r8, #20]
   1275c:	bl	117f4 <__printf_chk@plt>
   12760:	ldr	ip, [fp, #-264]	; 0xfffffef8
   12764:	cmp	ip, #0
   12768:	beq	12784 <ceil@plt+0xc3c>
   1276c:	ldr	r4, [ip, #28]
   12770:	cmp	r4, #0
   12774:	beq	12784 <ceil@plt+0xc3c>
   12778:	ldr	r2, [r4, #12]
   1277c:	cmp	r2, #0
   12780:	bne	131dc <ceil@plt+0x1694>
   12784:	mov	r0, #10
   12788:	bl	11818 <putchar@plt>
   1278c:	ldr	r4, [fp, #-268]	; 0xfffffef4
   12790:	ldr	r3, [r4, #28]
   12794:	cmp	r3, #0
   12798:	bne	1297c <ceil@plt+0xe34>
   1279c:	ldr	r4, [fp, #-268]	; 0xfffffef4
   127a0:	ldr	r3, [r4, #88]	; 0x58
   127a4:	cmp	r3, #0
   127a8:	bne	12c4c <ceil@plt+0x1104>
   127ac:	ldr	r4, [r8, #44]	; 0x2c
   127b0:	mov	r1, #4
   127b4:	mov	r0, r4
   127b8:	bl	11830 <calloc@plt>
   127bc:	subs	sl, r0, #0
   127c0:	beq	14270 <ceil@plt+0x2728>
   127c4:	cmp	r4, #0
   127c8:	movgt	r7, #0
   127cc:	movgt	r9, r7
   127d0:	bgt	127ec <ceil@plt+0xca4>
   127d4:	b	131b4 <ceil@plt+0x166c>
   127d8:	ldr	r3, [r8, #44]	; 0x2c
   127dc:	add	r9, r9, #1
   127e0:	add	r7, r7, #4
   127e4:	cmp	r3, r9
   127e8:	ble	131b4 <ceil@plt+0x166c>
   127ec:	ldr	r3, [sl, r7]
   127f0:	cmp	r3, #0
   127f4:	bne	127d8 <ceil@plt+0xc90>
   127f8:	ldr	r3, [r8, #52]	; 0x34
   127fc:	sub	r0, fp, #204	; 0xcc
   12800:	mov	lr, #2
   12804:	ldr	r3, [r3, r7]
   12808:	str	lr, [fp, #-204]	; 0xffffff34
   1280c:	str	r3, [fp, #-196]	; 0xffffff3c
   12810:	bl	18874 <ceil@plt+0x6d2c>
   12814:	mov	r6, r0
   12818:	mov	r0, #32
   1281c:	bl	11818 <putchar@plt>
   12820:	ldr	r2, [r6, #44]	; 0x2c
   12824:	movw	r1, #47464	; 0xb968
   12828:	mov	r0, #1
   1282c:	movt	r1, #1
   12830:	bl	117f4 <__printf_chk@plt>
   12834:	ldr	r2, [r8, #44]	; 0x2c
   12838:	cmp	r2, r9
   1283c:	ble	12930 <ceil@plt+0xde8>
   12840:	mov	r5, r9
   12844:	mov	r4, r7
   12848:	str	r7, [fp, #-264]	; 0xfffffef8
   1284c:	mov	r9, sl
   12850:	mov	r7, r6
   12854:	mov	sl, r5
   12858:	b	12870 <ceil@plt+0xd28>
   1285c:	ldr	r2, [r8, #44]	; 0x2c
   12860:	add	r5, r5, #1
   12864:	add	r4, r4, #4
   12868:	cmp	r2, r5
   1286c:	ble	12920 <ceil@plt+0xdd8>
   12870:	ldr	r3, [r9, r4]
   12874:	cmp	r3, #0
   12878:	bne	12860 <ceil@plt+0xd18>
   1287c:	ldr	r3, [r8, #52]	; 0x34
   12880:	sub	r0, fp, #204	; 0xcc
   12884:	mov	r1, #2
   12888:	ldr	r3, [r3, r4]
   1288c:	str	r1, [fp, #-204]	; 0xffffff34
   12890:	str	r3, [fp, #-196]	; 0xffffff3c
   12894:	bl	18874 <ceil@plt+0x6d2c>
   12898:	mov	r6, r0
   1289c:	ldr	r0, [r7, #44]	; 0x2c
   128a0:	ldr	r1, [r6, #44]	; 0x2c
   128a4:	bl	11b18 <strcmp@plt>
   128a8:	cmp	r0, #0
   128ac:	bne	1285c <ceil@plt+0xd14>
   128b0:	mov	r2, #1
   128b4:	str	r2, [r9, r4]
   128b8:	ldr	r3, [r6, #52]	; 0x34
   128bc:	mov	r0, r6
   128c0:	orr	r3, r3, #-2147483648	; 0x80000000
   128c4:	str	r3, [r6, #52]	; 0x34
   128c8:	bl	179a8 <ceil@plt+0x5e60>
   128cc:	movw	r1, #47472	; 0xb970
   128d0:	mov	r0, #1
   128d4:	movt	r1, #1
   128d8:	vmov	r2, r3, d0
   128dc:	bl	117f4 <__printf_chk@plt>
   128e0:	ldr	ip, [fp, #-272]	; 0xfffffef0
   128e4:	ldr	r3, [ip, #80]	; 0x50
   128e8:	cmp	r3, r6
   128ec:	moveq	r0, #42	; 0x2a
   128f0:	movne	r0, #32
   128f4:	bl	11818 <putchar@plt>
   128f8:	ldr	r3, [r8, #48]	; 0x30
   128fc:	cmp	r3, r5
   12900:	ble	13104 <ceil@plt+0x15bc>
   12904:	mov	r0, #43	; 0x2b
   12908:	add	r5, r5, #1
   1290c:	bl	11818 <putchar@plt>
   12910:	ldr	r2, [r8, #44]	; 0x2c
   12914:	add	r4, r4, #4
   12918:	cmp	r2, r5
   1291c:	bgt	12870 <ceil@plt+0xd28>
   12920:	ldr	r7, [fp, #-264]	; 0xfffffef8
   12924:	mov	r3, sl
   12928:	mov	sl, r9
   1292c:	mov	r9, r3
   12930:	mov	r0, #10
   12934:	bl	11818 <putchar@plt>
   12938:	b	127d8 <ceil@plt+0xc90>
   1293c:	movw	r0, #44564	; 0xae14
   12940:	mov	r1, r6
   12944:	movt	r0, #1
   12948:	bl	11b18 <strcmp@plt>
   1294c:	cmp	r0, #0
   12950:	bne	13644 <ceil@plt+0x1afc>
   12954:	ldr	ip, [fp, #-268]	; 0xfffffef4
   12958:	mov	r3, #1
   1295c:	str	r3, [ip, #32]
   12960:	str	r3, [ip, #28]
   12964:	b	12178 <ceil@plt+0x630>
   12968:	tst	r4, #32
   1296c:	beq	12734 <ceil@plt+0xbec>
   12970:	cmp	r2, #0
   12974:	bne	12724 <ceil@plt+0xbdc>
   12978:	b	1271c <ceil@plt+0xbd4>
   1297c:	ldr	ip, [fp, #-272]	; 0xfffffef0
   12980:	movw	r1, #47072	; 0xb7e0
   12984:	mov	r0, #1
   12988:	movt	r1, #1
   1298c:	ldr	r2, [ip, #20]
   12990:	bl	117f4 <__printf_chk@plt>
   12994:	ldr	r2, [r8]
   12998:	movw	r1, #47092	; 0xb7f4
   1299c:	mov	r0, #1
   129a0:	movt	r1, #1
   129a4:	bl	117f4 <__printf_chk@plt>
   129a8:	ldrh	r3, [r8, #26]
   129ac:	ldr	r4, [fp, #-296]	; 0xfffffed8
   129b0:	movw	r1, #47112	; 0xb808
   129b4:	mov	r0, #1
   129b8:	movt	r1, #1
   129bc:	add	r3, r4, r3, lsl #2
   129c0:	ldr	r2, [r3, #180]	; 0xb4
   129c4:	bl	117f4 <__printf_chk@plt>
   129c8:	ldr	ip, [fp, #-272]	; 0xfffffef0
   129cc:	vldr	s11, [ip, #232]	; 0xe8
   129d0:	vcmp.f32	s11, #0.0
   129d4:	vmrs	APSR_nzcv, fpscr
   129d8:	beq	129fc <ceil@plt+0xeb4>
   129dc:	vldr	s12, [ip, #236]	; 0xec
   129e0:	vcmp.f32	s12, #0.0
   129e4:	vmrs	APSR_nzcv, fpscr
   129e8:	beq	129fc <ceil@plt+0xeb4>
   129ec:	vldr	s14, [ip, #240]	; 0xf0
   129f0:	vcmp.f32	s14, #0.0
   129f4:	vmrs	APSR_nzcv, fpscr
   129f8:	bne	13398 <ceil@plt+0x1850>
   129fc:	movw	r1, #47184	; 0xb850
   12a00:	mov	r0, #1
   12a04:	movt	r1, #1
   12a08:	bl	117f4 <__printf_chk@plt>
   12a0c:	ldr	r3, [r8, #36]	; 0x24
   12a10:	cmp	r3, #0
   12a14:	ble	12a70 <ceil@plt+0xf28>
   12a18:	sub	ip, fp, #204	; 0xcc
   12a1c:	mov	r4, #0
   12a20:	mov	r5, #2
   12a24:	str	ip, [fp, #-280]	; 0xfffffee8
   12a28:	mov	r6, ip
   12a2c:	ldr	r3, [r8, #40]	; 0x28
   12a30:	mov	r0, r6
   12a34:	ldr	r3, [r3, r4, lsl #2]
   12a38:	str	r5, [fp, #-204]	; 0xffffff34
   12a3c:	str	r3, [fp, #-196]	; 0xffffff3c
   12a40:	bl	17a10 <ceil@plt+0x5ec8>
   12a44:	cmp	r0, #0
   12a48:	beq	12a60 <ceil@plt+0xf18>
   12a4c:	ldr	r2, [r0, #16]
   12a50:	movw	r1, #47380	; 0xb914
   12a54:	mov	r0, #1
   12a58:	movt	r1, #1
   12a5c:	bl	117f4 <__printf_chk@plt>
   12a60:	ldr	r3, [r8, #36]	; 0x24
   12a64:	add	r4, r4, #1
   12a68:	cmp	r3, r4
   12a6c:	bgt	12a2c <ceil@plt+0xee4>
   12a70:	mov	r0, #10
   12a74:	bl	11818 <putchar@plt>
   12a78:	ldr	r4, [fp, #-272]	; 0xfffffef0
   12a7c:	ldr	r3, [r4, #48]	; 0x30
   12a80:	cmp	r3, #0
   12a84:	beq	12a9c <ceil@plt+0xf54>
   12a88:	movw	r1, #47200	; 0xb860
   12a8c:	ldr	r2, [r3, #12]
   12a90:	mov	r0, #1
   12a94:	movt	r1, #1
   12a98:	bl	117f4 <__printf_chk@plt>
   12a9c:	movw	r1, #47220	; 0xb874
   12aa0:	mov	r0, #1
   12aa4:	movt	r1, #1
   12aa8:	bl	117f4 <__printf_chk@plt>
   12aac:	ldr	r3, [r8, #28]
   12ab0:	cmp	r3, #0
   12ab4:	ble	12b10 <ceil@plt+0xfc8>
   12ab8:	sub	ip, fp, #204	; 0xcc
   12abc:	mov	r4, #0
   12ac0:	mov	r5, #2
   12ac4:	str	ip, [fp, #-280]	; 0xfffffee8
   12ac8:	mov	r6, ip
   12acc:	ldr	r3, [r8, #32]
   12ad0:	mov	r0, r6
   12ad4:	ldr	r3, [r3, r4, lsl #2]
   12ad8:	str	r5, [fp, #-204]	; 0xffffff34
   12adc:	str	r3, [fp, #-196]	; 0xffffff3c
   12ae0:	bl	17a98 <ceil@plt+0x5f50>
   12ae4:	cmp	r0, #0
   12ae8:	beq	12b00 <ceil@plt+0xfb8>
   12aec:	ldr	r2, [r0, #12]
   12af0:	movw	r1, #47236	; 0xb884
   12af4:	mov	r0, #1
   12af8:	movt	r1, #1
   12afc:	bl	117f4 <__printf_chk@plt>
   12b00:	ldr	r3, [r8, #28]
   12b04:	add	r4, r4, #1
   12b08:	cmp	r3, r4
   12b0c:	bgt	12acc <ceil@plt+0xf84>
   12b10:	mov	r0, #10
   12b14:	bl	11818 <putchar@plt>
   12b18:	ldr	r4, [fp, #-272]	; 0xfffffef0
   12b1c:	ldr	r3, [r4, #48]	; 0x30
   12b20:	cmp	r3, #0
   12b24:	beq	12bac <ceil@plt+0x1064>
   12b28:	ldr	r4, [r3, #28]
   12b2c:	cmp	r4, #0
   12b30:	beq	12bac <ceil@plt+0x1064>
   12b34:	ldr	ip, [r4, #4]
   12b38:	movw	r1, #47240	; 0xb888
   12b3c:	ldr	r2, [r4, #12]
   12b40:	movt	r1, #1
   12b44:	ldr	r3, [r4, #16]
   12b48:	mov	r0, #1
   12b4c:	str	ip, [sp]
   12b50:	ldr	ip, [r4, #8]
   12b54:	str	ip, [sp, #4]
   12b58:	bl	117f4 <__printf_chk@plt>
   12b5c:	ldr	r0, [r4, #20]
   12b60:	ldr	r2, [r4, #28]
   12b64:	movw	r1, #47268	; 0xb8a4
   12b68:	ldr	r3, [r4, #32]
   12b6c:	movt	r1, #1
   12b70:	str	r0, [sp]
   12b74:	mov	r0, #1
   12b78:	ldr	ip, [r4, #24]
   12b7c:	str	ip, [sp, #4]
   12b80:	bl	117f4 <__printf_chk@plt>
   12b84:	ldr	r0, [r4, #44]	; 0x2c
   12b88:	ldr	r2, [r4, #36]	; 0x24
   12b8c:	movw	r1, #47296	; 0xb8c0
   12b90:	ldr	r3, [r4, #40]	; 0x28
   12b94:	movt	r1, #1
   12b98:	str	r0, [sp]
   12b9c:	mov	r0, #1
   12ba0:	ldr	ip, [r4, #48]	; 0x30
   12ba4:	str	ip, [sp, #4]
   12ba8:	bl	117f4 <__printf_chk@plt>
   12bac:	ldr	r4, [fp, #-268]	; 0xfffffef4
   12bb0:	ldr	r3, [r4, #28]
   12bb4:	cmp	r3, #0
   12bb8:	beq	1279c <ceil@plt+0xc54>
   12bbc:	movw	r1, #47324	; 0xb8dc
   12bc0:	mov	r0, #1
   12bc4:	movt	r1, #1
   12bc8:	mov	r6, #0
   12bcc:	bl	117f4 <__printf_chk@plt>
   12bd0:	ldr	ip, [fp, #-272]	; 0xfffffef0
   12bd4:	mov	r4, #0
   12bd8:	add	r5, ip, r6
   12bdc:	add	r3, r5, r4
   12be0:	vldr	s14, [r3, #184]	; 0xb8
   12be4:	vcvt.f64.s32	d7, s14
   12be8:	movw	r1, #47340	; 0xb8ec
   12bec:	add	r4, r4, #4
   12bf0:	movt	r1, #1
   12bf4:	mov	r0, #1
   12bf8:	vmul.f64	d6, d7, d8
   12bfc:	vmov	r2, r3, d6
   12c00:	bl	117f4 <__printf_chk@plt>
   12c04:	cmp	r4, #12
   12c08:	bne	12bdc <ceil@plt+0x1094>
   12c0c:	cmp	r6, #24
   12c10:	bne	13260 <ceil@plt+0x1718>
   12c14:	ldr	r4, [fp, #-272]	; 0xfffffef0
   12c18:	ldr	r2, [r4, #220]	; 0xdc
   12c1c:	cmp	r2, #0
   12c20:	beq	12c34 <ceil@plt+0x10ec>
   12c24:	movw	r1, #47360	; 0xb900
   12c28:	mov	r0, #1
   12c2c:	movt	r1, #1
   12c30:	bl	117f4 <__printf_chk@plt>
   12c34:	mov	r0, #10
   12c38:	bl	11818 <putchar@plt>
   12c3c:	ldr	ip, [fp, #-268]	; 0xfffffef4
   12c40:	ldr	r3, [ip, #28]
   12c44:	cmp	r3, #0
   12c48:	beq	1279c <ceil@plt+0xc54>
   12c4c:	ldr	r4, [fp, #-268]	; 0xfffffef4
   12c50:	sub	r2, fp, #228	; 0xe4
   12c54:	ldr	ip, [fp, #-272]	; 0xfffffef0
   12c58:	ldr	r0, [r4, #24]
   12c5c:	ldr	r1, [ip, #20]
   12c60:	bl	11764 <XRRListOutputProperties@plt>
   12c64:	ldr	r3, [fp, #-228]	; 0xffffff1c
   12c68:	cmp	r3, #0
   12c6c:	ble	12e34 <ceil@plt+0x12ec>
   12c70:	sub	r4, fp, #204	; 0xcc
   12c74:	sub	ip, fp, #224	; 0xe0
   12c78:	str	r4, [fp, #-280]	; 0xfffffee8
   12c7c:	sub	r4, fp, #220	; 0xdc
   12c80:	str	ip, [fp, #-288]	; 0xfffffee0
   12c84:	sub	ip, fp, #216	; 0xd8
   12c88:	str	r4, [fp, #-284]	; 0xfffffee4
   12c8c:	mov	r4, #0
   12c90:	str	ip, [fp, #-292]	; 0xfffffedc
   12c94:	str	r0, [fp, #-264]	; 0xfffffef8
   12c98:	str	r4, [fp, #-276]	; 0xfffffeec
   12c9c:	str	r8, [fp, #-300]	; 0xfffffed4
   12ca0:	ldr	ip, [fp, #-268]	; 0xfffffef4
   12ca4:	ldr	r4, [fp, #-264]	; 0xfffffef8
   12ca8:	ldr	r0, [ip, #24]
   12cac:	ldr	r1, [r4]
   12cb0:	bl	119f8 <XGetAtomName@plt>
   12cb4:	ldr	r4, [fp, #-272]	; 0xfffffef0
   12cb8:	ldr	ip, [fp, #-268]	; 0xfffffef4
   12cbc:	mov	lr, #100	; 0x64
   12cc0:	ldr	r1, [r4, #20]
   12cc4:	ldr	r4, [fp, #-264]	; 0xfffffef8
   12cc8:	ldr	r2, [r4], #4
   12ccc:	str	r4, [fp, #-264]	; 0xfffffef8
   12cd0:	ldr	r4, [fp, #-280]	; 0xfffffee8
   12cd4:	mov	r9, r0
   12cd8:	ldr	r0, [ip, #24]
   12cdc:	str	r4, [sp, #16]
   12ce0:	mov	ip, #0
   12ce4:	ldr	r4, [fp, #-284]	; 0xfffffee4
   12ce8:	mov	r3, ip
   12cec:	str	r4, [sp, #20]
   12cf0:	ldr	r4, [fp, #-292]	; 0xfffffedc
   12cf4:	str	r4, [sp, #24]
   12cf8:	sub	r4, fp, #212	; 0xd4
   12cfc:	str	r4, [sp, #28]
   12d00:	ldr	r4, [fp, #-288]	; 0xfffffee0
   12d04:	str	lr, [sp]
   12d08:	str	ip, [sp, #4]
   12d0c:	str	r4, [sp, #32]
   12d10:	str	ip, [sp, #8]
   12d14:	str	ip, [sp, #12]
   12d18:	bl	1171c <XRRGetOutputProperty@plt>
   12d1c:	ldr	ip, [fp, #-264]	; 0xfffffef8
   12d20:	ldr	r4, [fp, #-268]	; 0xfffffef4
   12d24:	ldr	r2, [ip, #-4]
   12d28:	ldr	ip, [fp, #-272]	; 0xfffffef0
   12d2c:	ldr	r0, [r4, #24]
   12d30:	ldr	r1, [ip, #20]
   12d34:	bl	11a40 <XRRQueryOutputProperty@plt>
   12d38:	mov	r2, r9
   12d3c:	movw	r1, #47384	; 0xb918
   12d40:	movt	r1, #1
   12d44:	mov	r4, r0
   12d48:	mov	r0, #1
   12d4c:	bl	117f4 <__printf_chk@plt>
   12d50:	ldr	r5, [fp, #-220]	; 0xffffff24
   12d54:	ldr	r7, [fp, #-204]	; 0xffffff34
   12d58:	cmp	r5, #16
   12d5c:	ldr	r6, [fp, #-216]	; 0xffffff28
   12d60:	ldr	sl, [fp, #-224]	; 0xffffff20
   12d64:	beq	12f38 <ceil@plt+0x13f0>
   12d68:	cmp	r5, #32
   12d6c:	beq	130fc <ceil@plt+0x15b4>
   12d70:	cmp	r5, #8
   12d74:	moveq	r8, #1
   12d78:	beq	12f3c <ceil@plt+0x13f4>
   12d7c:	ldr	r3, [r4, #4]
   12d80:	cmp	r3, #0
   12d84:	bne	12ffc <ceil@plt+0x14b4>
   12d88:	ldr	r3, [r4, #12]
   12d8c:	cmp	r3, #0
   12d90:	ble	12e10 <ceil@plt+0x12c8>
   12d94:	movw	r1, #47448	; 0xb958
   12d98:	mov	r0, #1
   12d9c:	movt	r1, #1
   12da0:	bl	117f4 <__printf_chk@plt>
   12da4:	ldr	r3, [r4, #12]
   12da8:	cmp	r3, #0
   12dac:	movgt	r5, #0
   12db0:	bgt	12dc4 <ceil@plt+0x127c>
   12db4:	b	12e08 <ceil@plt+0x12c0>
   12db8:	add	r5, r5, #1
   12dbc:	cmp	r5, r3
   12dc0:	bge	12e08 <ceil@plt+0x12c0>
   12dc4:	ldr	r2, [r4, #16]
   12dc8:	mov	r0, #32
   12dcc:	ldr	r1, [fp, #-204]	; 0xffffff34
   12dd0:	add	r2, r2, r5, lsl #2
   12dd4:	bl	18064 <ceil@plt+0x651c>
   12dd8:	ldr	r3, [r4, #12]
   12ddc:	sub	r2, r3, #1
   12de0:	cmp	r2, r5
   12de4:	ble	12db8 <ceil@plt+0x1270>
   12de8:	movw	r1, #47444	; 0xb954
   12dec:	mov	r0, #1
   12df0:	movt	r1, #1
   12df4:	add	r5, r5, #1
   12df8:	bl	117f4 <__printf_chk@plt>
   12dfc:	ldr	r3, [r4, #12]
   12e00:	cmp	r5, r3
   12e04:	blt	12dc4 <ceil@plt+0x127c>
   12e08:	mov	r0, #10
   12e0c:	bl	11818 <putchar@plt>
   12e10:	mov	r0, r4
   12e14:	ldr	r4, [fp, #-276]	; 0xfffffeec
   12e18:	add	r4, r4, #1
   12e1c:	str	r4, [fp, #-276]	; 0xfffffeec
   12e20:	bl	118a8 <free@plt>
   12e24:	ldr	r3, [fp, #-228]	; 0xffffff1c
   12e28:	cmp	r3, r4
   12e2c:	bgt	12ca0 <ceil@plt+0x1158>
   12e30:	ldr	r8, [fp, #-300]	; 0xfffffed4
   12e34:	ldr	ip, [fp, #-268]	; 0xfffffef4
   12e38:	ldr	r3, [ip, #28]
   12e3c:	cmp	r3, #0
   12e40:	beq	127ac <ceil@plt+0xc64>
   12e44:	ldr	r3, [r8, #44]	; 0x2c
   12e48:	cmp	r3, #0
   12e4c:	ble	12ec4 <ceil@plt+0x137c>
   12e50:	sub	ip, fp, #204	; 0xcc
   12e54:	ldr	r7, [fp, #-272]	; 0xfffffef0
   12e58:	mov	r4, #0
   12e5c:	mov	r5, #2
   12e60:	mov	r9, ip
   12e64:	str	ip, [fp, #-280]	; 0xfffffee8
   12e68:	ldr	r3, [r8, #52]	; 0x34
   12e6c:	mov	r0, r9
   12e70:	ldr	r3, [r3, r4, lsl #2]
   12e74:	str	r5, [fp, #-204]	; 0xffffff34
   12e78:	str	r3, [fp, #-196]	; 0xffffff3c
   12e7c:	bl	18874 <ceil@plt+0x6d2c>
   12e80:	ldr	r1, [r7, #80]	; 0x50
   12e84:	ldr	r2, [r8, #48]	; 0x30
   12e88:	subs	r3, r1, r0
   12e8c:	mov	r6, r0
   12e90:	rsbs	r1, r3, #0
   12e94:	adcs	r1, r1, r3
   12e98:	cmp	r2, r4
   12e9c:	add	r4, r4, #1
   12ea0:	movle	r2, #0
   12ea4:	movgt	r2, #1
   12ea8:	bl	17da0 <ceil@plt+0x6258>
   12eac:	ldr	r3, [r6, #52]	; 0x34
   12eb0:	orr	r3, r3, #-2147483648	; 0x80000000
   12eb4:	str	r3, [r6, #52]	; 0x34
   12eb8:	ldr	r3, [r8, #44]	; 0x2c
   12ebc:	cmp	r3, r4
   12ec0:	bgt	12e68 <ceil@plt+0x1320>
   12ec4:	ldr	r4, [fp, #-272]	; 0xfffffef0
   12ec8:	ldr	r4, [r4]
   12ecc:	cmp	r4, #0
   12ed0:	str	r4, [fp, #-272]	; 0xfffffef0
   12ed4:	bne	124f0 <ceil@plt+0x9a8>
   12ed8:	ldr	r4, [fp, #-268]	; 0xfffffef4
   12edc:	ldr	r3, [r4, #36]	; 0x24
   12ee0:	ldr	r2, [r3, #24]
   12ee4:	cmp	r2, #0
   12ee8:	movgt	r4, #0
   12eec:	movgt	r5, r4
   12ef0:	ble	12f30 <ceil@plt+0x13e8>
   12ef4:	ldr	r0, [r3, #28]
   12ef8:	add	r0, r0, r4
   12efc:	ldr	r3, [r0, #52]	; 0x34
   12f00:	cmp	r3, #0
   12f04:	blt	12f14 <ceil@plt+0x13cc>
   12f08:	mov	r1, #0
   12f0c:	mov	r2, r1
   12f10:	bl	17da0 <ceil@plt+0x6258>
   12f14:	ldr	ip, [fp, #-268]	; 0xfffffef4
   12f18:	add	r5, r5, #1
   12f1c:	add	r4, r4, #56	; 0x38
   12f20:	ldr	r3, [ip, #36]	; 0x24
   12f24:	ldr	r2, [r3, #24]
   12f28:	cmp	r2, r5
   12f2c:	bgt	12ef4 <ceil@plt+0x13ac>
   12f30:	mov	r0, #0
   12f34:	bl	11b24 <exit@plt>
   12f38:	mov	r8, #2
   12f3c:	movw	r1, #47392	; 0xb920
   12f40:	mov	r0, r9
   12f44:	movt	r1, #1
   12f48:	bl	11b18 <strcmp@plt>
   12f4c:	subs	r3, r0, #0
   12f50:	bne	12f60 <ceil@plt+0x1418>
   12f54:	cmp	r5, #8
   12f58:	cmpeq	r7, #19
   12f5c:	beq	13110 <ceil@plt+0x15c8>
   12f60:	mov	r0, r9
   12f64:	movw	r1, #47412	; 0xb934
   12f68:	movt	r1, #1
   12f6c:	bl	11b18 <strcmp@plt>
   12f70:	subs	r3, r0, #0
   12f74:	bne	12f8c <ceil@plt+0x1444>
   12f78:	cmp	r5, #8
   12f7c:	cmpeq	r7, #19
   12f80:	bne	12f8c <ceil@plt+0x1444>
   12f84:	cmp	r6, #16
   12f88:	beq	132ec <ceil@plt+0x17a4>
   12f8c:	cmp	r6, #0
   12f90:	ble	12fe8 <ceil@plt+0x14a0>
   12f94:	mov	r9, #0
   12f98:	b	12fa0 <ceil@plt+0x1458>
   12f9c:	add	sl, sl, r8
   12fa0:	mov	r0, r5
   12fa4:	mov	r1, r7
   12fa8:	mov	r2, sl
   12fac:	add	r9, r9, #1
   12fb0:	bl	18064 <ceil@plt+0x651c>
   12fb4:	mov	r0, #32
   12fb8:	bl	11818 <putchar@plt>
   12fbc:	cmp	r6, r9
   12fc0:	beq	12fe8 <ceil@plt+0x14a0>
   12fc4:	cmp	r9, #0
   12fc8:	beq	12f9c <ceil@plt+0x1454>
   12fcc:	tst	r9, #15
   12fd0:	bne	12f9c <ceil@plt+0x1454>
   12fd4:	movw	r1, #47400	; 0xb928
   12fd8:	mov	r0, #1
   12fdc:	movt	r1, #1
   12fe0:	bl	117f4 <__printf_chk@plt>
   12fe4:	b	12f9c <ceil@plt+0x1454>
   12fe8:	mov	r0, #10
   12fec:	bl	11818 <putchar@plt>
   12ff0:	ldr	r3, [r4, #4]
   12ff4:	cmp	r3, #0
   12ff8:	beq	12d88 <ceil@plt+0x1240>
   12ffc:	ldr	r1, [r4, #12]
   13000:	cmp	r1, #0
   13004:	ble	12e10 <ceil@plt+0x12c8>
   13008:	cmp	r1, #2
   1300c:	movw	r3, #46180	; 0xb464
   13010:	movt	r3, #1
   13014:	movw	r2, #46944	; 0xb760
   13018:	movw	r1, #47432	; 0xb948
   1301c:	movt	r2, #1
   13020:	mov	r0, #1
   13024:	moveq	r2, r3
   13028:	movt	r1, #1
   1302c:	bl	117f4 <__printf_chk@plt>
   13030:	ldr	r3, [r4, #12]
   13034:	cmp	r3, #1
   13038:	movgt	r5, #4
   1303c:	movgt	r6, #0
   13040:	bgt	13058 <ceil@plt+0x1510>
   13044:	b	130e4 <ceil@plt+0x159c>
   13048:	add	r6, r6, #1
   1304c:	add	r5, r5, #8
   13050:	cmp	r6, r3
   13054:	bge	130e4 <ceil@plt+0x159c>
   13058:	mov	r0, #40	; 0x28
   1305c:	bl	11818 <putchar@plt>
   13060:	ldr	r2, [r4, #16]
   13064:	mov	r0, #32
   13068:	ldr	r1, [fp, #-204]	; 0xffffff34
   1306c:	add	r2, r2, r6, lsl #3
   13070:	bl	18064 <ceil@plt+0x651c>
   13074:	movw	r1, #47444	; 0xb954
   13078:	mov	r0, #1
   1307c:	movt	r1, #1
   13080:	bl	117f4 <__printf_chk@plt>
   13084:	ldr	r2, [r4, #16]
   13088:	mov	r0, #32
   1308c:	ldr	r1, [fp, #-204]	; 0xffffff34
   13090:	add	r2, r2, r5
   13094:	bl	18064 <ceil@plt+0x651c>
   13098:	mov	r0, #41	; 0x29
   1309c:	bl	11818 <putchar@plt>
   130a0:	ldr	r3, [r4, #12]
   130a4:	add	r3, r3, r3, lsr #31
   130a8:	asr	r3, r3, #1
   130ac:	sub	r2, r3, #1
   130b0:	cmp	r2, r6
   130b4:	ble	13048 <ceil@plt+0x1500>
   130b8:	movw	r1, #47444	; 0xb954
   130bc:	mov	r0, #1
   130c0:	movt	r1, #1
   130c4:	add	r6, r6, #1
   130c8:	bl	117f4 <__printf_chk@plt>
   130cc:	ldr	r3, [r4, #12]
   130d0:	add	r5, r5, #8
   130d4:	add	r3, r3, r3, lsr #31
   130d8:	asr	r3, r3, #1
   130dc:	cmp	r6, r3
   130e0:	blt	13058 <ceil@plt+0x1510>
   130e4:	mov	r0, #10
   130e8:	bl	11818 <putchar@plt>
   130ec:	ldr	r3, [r4, #4]
   130f0:	cmp	r3, #0
   130f4:	bne	12e10 <ceil@plt+0x12c8>
   130f8:	b	12d88 <ceil@plt+0x1240>
   130fc:	mov	r8, #4
   13100:	b	12f3c <ceil@plt+0x13f4>
   13104:	mov	r0, #32
   13108:	bl	11818 <putchar@plt>
   1310c:	b	1285c <ceil@plt+0xd14>
   13110:	movw	r1, #47400	; 0xb928
   13114:	mov	r0, #1
   13118:	movt	r1, #1
   1311c:	str	r3, [fp, #-392]	; 0xfffffe78
   13120:	bl	117f4 <__printf_chk@plt>
   13124:	ldr	r3, [fp, #-392]	; 0xfffffe78
   13128:	cmp	r6, #0
   1312c:	movgt	r5, r3
   13130:	ble	12fe8 <ceil@plt+0x14a0>
   13134:	mov	r0, #1
   13138:	ldrb	r2, [sl, r5]
   1313c:	movw	r1, #47404	; 0xb92c
   13140:	add	r5, r5, r0
   13144:	movt	r1, #1
   13148:	bl	117f4 <__printf_chk@plt>
   1314c:	cmp	r6, r5
   13150:	beq	12fe8 <ceil@plt+0x14a0>
   13154:	cmp	r5, #0
   13158:	beq	13134 <ceil@plt+0x15ec>
   1315c:	tst	r5, #15
   13160:	bne	13134 <ceil@plt+0x15ec>
   13164:	movw	r1, #47400	; 0xb928
   13168:	mov	r0, #1
   1316c:	movt	r1, #1
   13170:	bl	117f4 <__printf_chk@plt>
   13174:	b	13134 <ceil@plt+0x15ec>
   13178:	mov	r0, #32
   1317c:	bl	11818 <putchar@plt>
   13180:	b	126d0 <ceil@plt+0xb88>
   13184:	ldr	ip, [fp, #-268]	; 0xfffffef4
   13188:	ldr	r3, [ip, #28]
   1318c:	cmp	r3, #0
   13190:	beq	12688 <ceil@plt+0xb40>
   13194:	bl	18170 <ceil@plt+0x6628>
   13198:	mov	r2, r0
   1319c:	b	12630 <ceil@plt+0xae8>
   131a0:	movw	r1, #46948	; 0xb764
   131a4:	mov	r0, #1
   131a8:	movt	r1, #1
   131ac:	bl	117f4 <__printf_chk@plt>
   131b0:	b	125c4 <ceil@plt+0xa7c>
   131b4:	mov	r0, sl
   131b8:	bl	118a8 <free@plt>
   131bc:	b	12ec4 <ceil@plt+0x137c>
   131c0:	ldr	ip, [fp, #-276]	; 0xfffffeec
   131c4:	movw	r1, #46960	; 0xb770
   131c8:	mov	r0, #1
   131cc:	movt	r1, #1
   131d0:	ldr	r2, [ip]
   131d4:	bl	117f4 <__printf_chk@plt>
   131d8:	b	12610 <ceil@plt+0xac8>
   131dc:	ldr	ip, [r4, #4]
   131e0:	movw	r1, #47004	; 0xb79c
   131e4:	ldr	r3, [r4, #16]
   131e8:	mov	r0, #1
   131ec:	movt	r1, #1
   131f0:	str	ip, [sp]
   131f4:	ldr	ip, [r4, #8]
   131f8:	str	ip, [sp, #4]
   131fc:	bl	117f4 <__printf_chk@plt>
   13200:	ldr	r2, [r4, #28]
   13204:	cmp	r2, #0
   13208:	beq	132b8 <ceil@plt+0x1770>
   1320c:	ldr	r6, [r4, #20]
   13210:	ldr	r3, [r4, #4]
   13214:	cmp	r6, r3
   13218:	beq	13368 <ceil@plt+0x1820>
   1321c:	ldr	r3, [r4, #32]
   13220:	ldr	r5, [r4, #24]
   13224:	ldr	r1, [r4, #36]	; 0x24
   13228:	ldr	lr, [r4, #40]	; 0x28
   1322c:	ldr	r0, [r4, #44]	; 0x2c
   13230:	ldr	ip, [r4, #48]	; 0x30
   13234:	str	r1, [sp, #8]
   13238:	movw	r1, #47028	; 0xb7b4
   1323c:	str	r0, [sp, #16]
   13240:	movt	r1, #1
   13244:	str	r6, [sp]
   13248:	mov	r0, #1
   1324c:	str	r5, [sp, #4]
   13250:	str	lr, [sp, #12]
   13254:	str	ip, [sp, #20]
   13258:	bl	117f4 <__printf_chk@plt>
   1325c:	b	12784 <ceil@plt+0xc3c>
   13260:	movw	r1, #47344	; 0xb8f0
   13264:	mov	r0, #1
   13268:	movt	r1, #1
   1326c:	add	r6, r6, #12
   13270:	bl	117f4 <__printf_chk@plt>
   13274:	b	12bd0 <ceil@plt+0x1088>
   13278:	ldr	lr, [fp, #-272]	; 0xfffffef0
   1327c:	movw	r1, #47012	; 0xb7a4
   13280:	ldr	r0, [fp, #-276]	; 0xfffffeec
   13284:	movt	r1, #1
   13288:	ldr	ip, [lr, #108]	; 0x6c
   1328c:	ldr	r2, [r0, #4]
   13290:	ldr	r3, [r0, #8]
   13294:	mov	r0, #1
   13298:	str	ip, [sp]
   1329c:	ldr	ip, [lr, #112]	; 0x70
   132a0:	str	ip, [sp, #4]
   132a4:	bl	117f4 <__printf_chk@plt>
   132a8:	b	12600 <ceil@plt+0xab8>
   132ac:	mov	r0, #32
   132b0:	bl	11818 <putchar@plt>
   132b4:	b	12704 <ceil@plt+0xbbc>
   132b8:	ldr	r3, [r4, #32]
   132bc:	cmp	r3, #0
   132c0:	beq	12784 <ceil@plt+0xc3c>
   132c4:	ldr	r5, [r4, #24]
   132c8:	ldr	r1, [r4, #8]
   132cc:	cmp	r5, r1
   132d0:	beq	133e4 <ceil@plt+0x189c>
   132d4:	ldr	r6, [r4, #20]
   132d8:	ldr	r1, [r4, #36]	; 0x24
   132dc:	ldr	lr, [r4, #40]	; 0x28
   132e0:	ldr	r0, [r4, #44]	; 0x2c
   132e4:	ldr	ip, [r4, #48]	; 0x30
   132e8:	b	13234 <ceil@plt+0x16ec>
   132ec:	mov	r0, #123	; 0x7b
   132f0:	mov	r5, r3
   132f4:	bl	11818 <putchar@plt>
   132f8:	movw	r1, #47420	; 0xb93c
   132fc:	mov	r0, #1
   13300:	movt	r1, #1
   13304:	ldrb	r2, [sl, r5]
   13308:	bl	117f4 <__printf_chk@plt>
   1330c:	bic	r3, r5, #4
   13310:	cmp	r5, #5
   13314:	cmpne	r3, #3
   13318:	beq	13324 <ceil@plt+0x17dc>
   1331c:	cmp	r5, #9
   13320:	bne	1332c <ceil@plt+0x17e4>
   13324:	mov	r0, #45	; 0x2d
   13328:	bl	11818 <putchar@plt>
   1332c:	add	r5, r5, #1
   13330:	cmp	r5, #16
   13334:	bne	132f8 <ceil@plt+0x17b0>
   13338:	movw	r0, #47428	; 0xb944
   1333c:	movt	r0, #1
   13340:	bl	11a4c <puts@plt>
   13344:	b	12d7c <ceil@plt+0x1234>
   13348:	mov	r4, #1
   1334c:	b	12590 <ceil@plt+0xa48>
   13350:	movw	r2, #42052	; 0xa444
   13354:	movt	r2, #1
   13358:	b	12678 <ceil@plt+0xb30>
   1335c:	movw	r2, #42044	; 0xa43c
   13360:	movt	r2, #1
   13364:	b	12678 <ceil@plt+0xb30>
   13368:	ldr	r3, [r4, #12]
   1336c:	cmp	r2, r3
   13370:	bne	1321c <ceil@plt+0x16d4>
   13374:	ldr	r1, [r4, #36]	; 0x24
   13378:	cmp	r1, #0
   1337c:	beq	13418 <ceil@plt+0x18d0>
   13380:	ldr	r3, [r4, #32]
   13384:	ldr	r5, [r4, #24]
   13388:	ldr	lr, [r4, #40]	; 0x28
   1338c:	ldr	r0, [r4, #44]	; 0x2c
   13390:	ldr	ip, [r4, #48]	; 0x30
   13394:	b	13234 <ceil@plt+0x16ec>
   13398:	vcvt.f64.f32	d6, s12
   1339c:	movw	r1, #47132	; 0xb81c
   133a0:	mov	r0, #1
   133a4:	movt	r1, #1
   133a8:	vcvt.f64.f32	d7, s14
   133ac:	vstr	d6, [sp]
   133b0:	vcvt.f64.f32	d6, s11
   133b4:	vstr	d7, [sp, #8]
   133b8:	vmov	r2, r3, d6
   133bc:	bl	117f4 <__printf_chk@plt>
   133c0:	ldr	r4, [fp, #-272]	; 0xfffffef0
   133c4:	vldr	s15, [r4, #244]	; 0xf4
   133c8:	vcvt.f64.f32	d6, s15
   133cc:	movw	r1, #47164	; 0xb83c
   133d0:	mov	r0, #1
   133d4:	movt	r1, #1
   133d8:	vmov	r2, r3, d6
   133dc:	bl	117f4 <__printf_chk@plt>
   133e0:	b	129fc <ceil@plt+0xeb4>
   133e4:	ldr	r1, [r4, #16]
   133e8:	cmp	r3, r1
   133ec:	bne	132d4 <ceil@plt+0x178c>
   133f0:	ldr	lr, [r4, #40]	; 0x28
   133f4:	cmp	lr, #0
   133f8:	bne	13438 <ceil@plt+0x18f0>
   133fc:	ldr	ip, [r4, #48]	; 0x30
   13400:	cmp	ip, #0
   13404:	beq	12784 <ceil@plt+0xc3c>
   13408:	ldr	r6, [r4, #20]
   1340c:	ldr	r1, [r4, #36]	; 0x24
   13410:	ldr	r0, [r4, #44]	; 0x2c
   13414:	b	13234 <ceil@plt+0x16ec>
   13418:	ldr	r0, [r4, #44]	; 0x2c
   1341c:	cmp	r0, #0
   13420:	beq	132b8 <ceil@plt+0x1770>
   13424:	ldr	r3, [r4, #32]
   13428:	ldr	r5, [r4, #24]
   1342c:	ldr	lr, [r4, #40]	; 0x28
   13430:	ldr	ip, [r4, #48]	; 0x30
   13434:	b	13234 <ceil@plt+0x16ec>
   13438:	ldr	r6, [r4, #20]
   1343c:	ldr	r1, [r4, #36]	; 0x24
   13440:	ldr	r0, [r4, #44]	; 0x2c
   13444:	ldr	ip, [r4, #48]	; 0x30
   13448:	b	13234 <ceil@plt+0x16ec>
   1344c:	ldr	r0, [r3, #24]
   13450:	mov	r2, #0
   13454:	ldr	r1, [r3, #40]	; 0x28
   13458:	bl	119e0 <XRRSetOutputPrimary@plt>
   1345c:	ldr	ip, [fp, #-300]	; 0xfffffed4
   13460:	ldr	r3, [ip, #8]
   13464:	cmp	r3, #0
   13468:	beq	13478 <ceil@plt+0x1930>
   1346c:	ldr	r4, [fp, #-268]	; 0xfffffef4
   13470:	ldr	r0, [r4, #24]
   13474:	bl	11908 <XUngrabServer@plt>
   13478:	ldr	ip, [fp, #-292]	; 0xfffffedc
   1347c:	cmp	ip, #0
   13480:	beq	14c3c <ceil@plt+0x30f4>
   13484:	ldr	r4, [fp, #-268]	; 0xfffffef4
   13488:	movw	r6, #53664	; 0xd1a0
   1348c:	movt	r6, #2
   13490:	ldr	r3, [r4, #68]	; 0x44
   13494:	cmp	r3, #0
   13498:	beq	15d30 <ceil@plt+0x41e8>
   1349c:	mov	r0, #1
   134a0:	bl	184e8 <ceil@plt+0x69a0>
   134a4:	mov	r0, #1
   134a8:	bl	18588 <ceil@plt+0x6a40>
   134ac:	bl	18628 <ceil@plt+0x6ae0>
   134b0:	bl	18c3c <ceil@plt+0x70f4>
   134b4:	ldr	r5, [r6, #84]	; 0x54
   134b8:	cmp	r5, #0
   134bc:	ldrne	r7, [fp, #-268]	; 0xfffffef4
   134c0:	beq	13594 <ceil@plt+0x1a4c>
   134c4:	ldr	r4, [r5, #8]
   134c8:	ldr	r0, [r7, #24]
   134cc:	cmp	r4, #0
   134d0:	beq	135ac <ceil@plt+0x1a64>
   134d4:	mov	r2, #0
   134d8:	ldr	r1, [r5, #4]
   134dc:	bl	11a64 <XInternAtom@plt>
   134e0:	ldr	r1, [r5, #40]	; 0x28
   134e4:	mov	r4, r0
   134e8:	ldr	r0, [r7, #24]
   134ec:	bl	11770 <XRRAllocateMonitor@plt>
   134f0:	str	r4, [r0]
   134f4:	mov	r8, r0
   134f8:	ldr	r3, [r5, #12]
   134fc:	str	r3, [r0, #4]
   13500:	ldr	r3, [r5, #16]
   13504:	str	r3, [r0, #16]
   13508:	ldr	r3, [r5, #20]
   1350c:	str	r3, [r0, #20]
   13510:	ldr	r3, [r5, #24]
   13514:	str	r3, [r0, #24]
   13518:	ldr	r3, [r5, #28]
   1351c:	str	r3, [r0, #28]
   13520:	ldr	r3, [r5, #32]
   13524:	str	r3, [r0, #32]
   13528:	ldr	r3, [r5, #36]	; 0x24
   1352c:	str	r3, [r0, #36]	; 0x24
   13530:	ldr	r3, [r5, #40]	; 0x28
   13534:	cmp	r3, #0
   13538:	movgt	r4, #0
   1353c:	ble	13570 <ceil@plt+0x1a28>
   13540:	ldr	r0, [r5, #44]	; 0x2c
   13544:	add	r0, r0, r4, lsl #4
   13548:	bl	17a10 <ceil@plt+0x5ec8>
   1354c:	cmp	r0, #0
   13550:	beq	1427c <ceil@plt+0x2734>
   13554:	ldr	r3, [r8, #40]	; 0x28
   13558:	ldr	r1, [r0, #20]
   1355c:	str	r1, [r3, r4, lsl #2]
   13560:	add	r4, r4, #1
   13564:	ldr	r3, [r5, #40]	; 0x28
   13568:	cmp	r3, r4
   1356c:	bgt	13540 <ceil@plt+0x19f8>
   13570:	ldr	r0, [r7, #24]
   13574:	mov	r2, r8
   13578:	ldr	r1, [r7, #40]	; 0x28
   1357c:	bl	1189c <XRRSetMonitor@plt>
   13580:	mov	r0, r8
   13584:	bl	118e4 <XRRFreeMonitors@plt>
   13588:	ldr	r5, [r5]
   1358c:	cmp	r5, #0
   13590:	bne	134c4 <ceil@plt+0x197c>
   13594:	ldr	ip, [fp, #-268]	; 0xfffffef4
   13598:	mov	r1, #0
   1359c:	ldr	r0, [ip, #24]
   135a0:	bl	119c8 <XSync@plt>
   135a4:	mov	r0, #0
   135a8:	bl	11b24 <exit@plt>
   135ac:	mov	r2, #1
   135b0:	ldr	r1, [r5, #4]
   135b4:	bl	11a64 <XInternAtom@plt>
   135b8:	subs	r2, r0, #0
   135bc:	beq	13608 <ceil@plt+0x1ac0>
   135c0:	ldr	r3, [r6, #72]	; 0x48
   135c4:	cmp	r3, #0
   135c8:	beq	13634 <ceil@plt+0x1aec>
   135cc:	ldr	r0, [r3]
   135d0:	cmp	r0, #0
   135d4:	ble	13620 <ceil@plt+0x1ad8>
   135d8:	ldr	r1, [r3, #4]
   135dc:	ldr	r3, [r1]
   135e0:	cmp	r2, r3
   135e4:	beq	13624 <ceil@plt+0x1adc>
   135e8:	mov	r3, r4
   135ec:	b	135fc <ceil@plt+0x1ab4>
   135f0:	ldr	ip, [r1, #44]!	; 0x2c
   135f4:	cmp	r2, ip
   135f8:	beq	13624 <ceil@plt+0x1adc>
   135fc:	add	r3, r3, #1
   13600:	cmp	r3, r0
   13604:	bne	135f0 <ceil@plt+0x1aa8>
   13608:	movw	r1, #46840	; 0xb6f8
   1360c:	ldr	r2, [r5, #4]
   13610:	movt	r1, #1
   13614:	mov	r0, #1
   13618:	bl	117f4 <__printf_chk@plt>
   1361c:	b	13588 <ceil@plt+0x1a40>
   13620:	beq	13608 <ceil@plt+0x1ac0>
   13624:	ldr	r0, [r7, #24]
   13628:	ldr	r1, [r7, #40]	; 0x28
   1362c:	bl	11a7c <XRRDeleteMonitor@plt>
   13630:	b	13588 <ceil@plt+0x1a40>
   13634:	movw	r0, #46864	; 0xb710
   13638:	movt	r0, #1
   1363c:	bl	11a4c <puts@plt>
   13640:	b	13588 <ceil@plt+0x1a40>
   13644:	movw	r0, #44576	; 0xae20
   13648:	mov	r1, r6
   1364c:	movt	r0, #1
   13650:	bl	11b18 <strcmp@plt>
   13654:	cmp	r0, #0
   13658:	movweq	r3, #53632	; 0xd180
   1365c:	movteq	r3, #2
   13660:	streq	r0, [r3, #8]
   13664:	beq	12178 <ceil@plt+0x630>
   13668:	movw	r0, #44588	; 0xae2c
   1366c:	mov	r1, r6
   13670:	movt	r0, #1
   13674:	bl	11b18 <strcmp@plt>
   13678:	cmp	r0, #0
   1367c:	beq	136f4 <ceil@plt+0x1bac>
   13680:	ldr	r2, [fp, #-300]	; 0xfffffed4
   13684:	cmp	r2, #0
   13688:	bne	138bc <ceil@plt+0x1d74>
   1368c:	ldrb	r3, [r6, #1]
   13690:	cmp	r3, #115	; 0x73
   13694:	bne	137cc <ceil@plt+0x1c84>
   13698:	ldrb	r2, [r6, #2]
   1369c:	cmp	r2, #0
   136a0:	bne	137cc <ceil@plt+0x1c84>
   136a4:	add	r4, r4, #1
   136a8:	cmp	sl, r4
   136ac:	ble	137b8 <ceil@plt+0x1c70>
   136b0:	movw	r1, #44600	; 0xae38
   136b4:	ldr	r0, [r7, r4, lsl #2]
   136b8:	movt	r1, #1
   136bc:	sub	r2, fp, #248	; 0xf8
   136c0:	sub	r3, fp, #244	; 0xf4
   136c4:	bl	117c4 <__isoc99_sscanf@plt>
   136c8:	cmp	r0, #2
   136cc:	beq	137a4 <ceil@plt+0x1c5c>
   136d0:	ldr	r0, [r7, r4, lsl #2]
   136d4:	bl	11b58 <ceil@plt+0x10>
   136d8:	cmp	r0, #0
   136dc:	str	r0, [fp, #-276]	; 0xfffffeec
   136e0:	blt	13798 <ceil@plt+0x1c50>
   136e4:	mov	ip, #1
   136e8:	str	ip, [fp, #-280]	; 0xfffffee8
   136ec:	mov	r9, ip
   136f0:	b	12178 <ceil@plt+0x630>
   136f4:	mov	ip, #1
   136f8:	str	ip, [fp, #-356]	; 0xfffffe9c
   136fc:	b	12178 <ceil@plt+0x630>
   13700:	ldr	r4, [fp, #-268]	; 0xfffffef4
   13704:	movw	r1, #42692	; 0xa6c4
   13708:	movw	r3, #42716	; 0xa6dc
   1370c:	movt	r1, #1
   13710:	movt	r3, #1
   13714:	mov	r0, #1
   13718:	ldr	r2, [r4, #12]
   1371c:	bl	117f4 <__printf_chk@plt>
   13720:	mov	r0, #0
   13724:	bl	11b24 <exit@plt>
   13728:	mvn	r4, #0
   1372c:	str	r3, [fp, #-272]	; 0xfffffef0
   13730:	str	r4, [fp, #-276]	; 0xfffffeec
   13734:	vmov.f64	d8, #240	; 0xbf800000 -1.0
   13738:	str	r3, [fp, #-340]	; 0xfffffeac
   1373c:	str	r3, [fp, #-356]	; 0xfffffe9c
   13740:	str	r3, [fp, #-352]	; 0xfffffea0
   13744:	str	r3, [fp, #-364]	; 0xfffffe94
   13748:	str	r3, [fp, #-292]	; 0xfffffedc
   1374c:	str	r3, [fp, #-336]	; 0xfffffeb0
   13750:	str	r3, [fp, #-332]	; 0xfffffeb4
   13754:	str	r3, [fp, #-360]	; 0xfffffe98
   13758:	str	r3, [fp, #-328]	; 0xfffffeb8
   1375c:	str	r3, [fp, #-304]	; 0xfffffed0
   13760:	str	r3, [fp, #-288]	; 0xfffffee0
   13764:	str	r3, [fp, #-348]	; 0xfffffea4
   13768:	str	r3, [fp, #-264]	; 0xfffffef8
   1376c:	str	r3, [fp, #-344]	; 0xfffffea8
   13770:	str	r3, [fp, #-316]	; 0xfffffec4
   13774:	str	r3, [fp, #-280]	; 0xfffffee8
   13778:	str	r3, [fp, #-296]	; 0xfffffed8
   1377c:	str	r4, [fp, #-284]	; 0xfffffee4
   13780:	b	12234 <ceil@plt+0x6ec>
   13784:	sub	r4, r4, #-1073741823	; 0xc0000001
   13788:	movw	r0, #42648	; 0xa698
   1378c:	movt	r0, #1
   13790:	ldr	r1, [r7, r4, lsl #2]
   13794:	bl	17bd8 <ceil@plt+0x6090>
   13798:	movw	r0, #44608	; 0xae40
   1379c:	movt	r0, #1
   137a0:	bl	17bd8 <ceil@plt+0x6090>
   137a4:	mov	ip, #1
   137a8:	str	ip, [fp, #-344]	; 0xfffffea8
   137ac:	str	ip, [fp, #-280]	; 0xfffffee8
   137b0:	mov	r9, ip
   137b4:	b	12178 <ceil@plt+0x630>
   137b8:	sub	r4, r4, #-1073741823	; 0xc0000001
   137bc:	movw	r0, #42648	; 0xa698
   137c0:	movt	r0, #1
   137c4:	ldr	r1, [r7, r4, lsl #2]
   137c8:	bl	17bd8 <ceil@plt+0x6090>
   137cc:	movw	r0, #48640	; 0xbe00
   137d0:	mov	r1, r6
   137d4:	movt	r0, #1
   137d8:	str	r3, [fp, #-392]	; 0xfffffe78
   137dc:	bl	11b18 <strcmp@plt>
   137e0:	ldr	r3, [fp, #-392]	; 0xfffffe78
   137e4:	cmp	r0, #0
   137e8:	beq	136a4 <ceil@plt+0x1b5c>
   137ec:	cmp	r3, #114	; 0x72
   137f0:	bne	13800 <ceil@plt+0x1cb8>
   137f4:	ldrb	r3, [r6, #2]
   137f8:	cmp	r3, #0
   137fc:	beq	13830 <ceil@plt+0x1ce8>
   13800:	movw	r0, #44648	; 0xae68
   13804:	mov	r1, r6
   13808:	movt	r0, #1
   1380c:	bl	11b18 <strcmp@plt>
   13810:	cmp	r0, #0
   13814:	beq	13830 <ceil@plt+0x1ce8>
   13818:	movw	r0, #44656	; 0xae70
   1381c:	mov	r1, r6
   13820:	movt	r0, #1
   13824:	bl	11b18 <strcmp@plt>
   13828:	cmp	r0, #0
   1382c:	bne	13888 <ceil@plt+0x1d40>
   13830:	add	r4, r4, #1
   13834:	cmp	sl, r4
   13838:	ble	139d8 <ceil@plt+0x1e90>
   1383c:	ldr	r6, [r7, r4, lsl #2]
   13840:	sub	r1, fp, #204	; 0xcc
   13844:	mov	r0, r6
   13848:	bl	11800 <strtod@plt>
   1384c:	ldr	r3, [fp, #-204]	; 0xffffff34
   13850:	cmp	r6, r3
   13854:	vmov.f64	d8, d0
   13858:	beq	139c8 <ceil@plt+0x1e80>
   1385c:	cmp	r5, #0
   13860:	beq	136e4 <ceil@plt+0x1b9c>
   13864:	ldr	r3, [r5, #4]
   13868:	mov	ip, #1
   1386c:	vstr	d0, [r5, #72]	; 0x48
   13870:	str	ip, [fp, #-264]	; 0xfffffef8
   13874:	orr	r3, r3, #128	; 0x80
   13878:	str	ip, [fp, #-280]	; 0xfffffee8
   1387c:	str	r3, [r5, #4]
   13880:	mov	r9, ip
   13884:	b	12178 <ceil@plt+0x630>
   13888:	ldr	r2, [fp, #-300]	; 0xfffffed4
   1388c:	cmp	r2, #0
   13890:	bne	13920 <ceil@plt+0x1dd8>
   13894:	ldrb	r3, [r6, #1]
   13898:	cmp	r3, #118	; 0x76
   1389c:	bne	138d8 <ceil@plt+0x1d90>
   138a0:	ldrb	r2, [r6, #2]
   138a4:	cmp	r2, #0
   138a8:	bne	138d8 <ceil@plt+0x1d90>
   138ac:	mov	ip, #1
   138b0:	str	ip, [fp, #-316]	; 0xfffffec4
   138b4:	mov	r9, ip
   138b8:	b	12178 <ceil@plt+0x630>
   138bc:	movw	r0, #48640	; 0xbe00
   138c0:	mov	r1, r6
   138c4:	movt	r0, #1
   138c8:	bl	11b18 <strcmp@plt>
   138cc:	cmp	r0, #0
   138d0:	beq	136a4 <ceil@plt+0x1b5c>
   138d4:	b	13800 <ceil@plt+0x1cb8>
   138d8:	movw	r0, #48648	; 0xbe08
   138dc:	mov	r1, r6
   138e0:	movt	r0, #1
   138e4:	str	r3, [fp, #-392]	; 0xfffffe78
   138e8:	bl	11b18 <strcmp@plt>
   138ec:	ldr	r3, [fp, #-392]	; 0xfffffe78
   138f0:	cmp	r0, #0
   138f4:	beq	138ac <ceil@plt+0x1d64>
   138f8:	cmp	r3, #120	; 0x78
   138fc:	bne	13b04 <ceil@plt+0x1fbc>
   13900:	ldrb	r2, [r6, #2]
   13904:	cmp	r2, #0
   13908:	bne	13988 <ceil@plt+0x1e40>
   1390c:	mov	ip, #1
   13910:	str	ip, [fp, #-340]	; 0xfffffeac
   13914:	str	ip, [fp, #-280]	; 0xfffffee8
   13918:	mov	r9, ip
   1391c:	b	12178 <ceil@plt+0x630>
   13920:	movw	r0, #48648	; 0xbe08
   13924:	mov	r1, r6
   13928:	movt	r0, #1
   1392c:	bl	11b18 <strcmp@plt>
   13930:	cmp	r0, #0
   13934:	beq	138ac <ceil@plt+0x1d64>
   13938:	movw	r0, #44668	; 0xae7c
   1393c:	mov	r1, r6
   13940:	movt	r0, #1
   13944:	bl	11b18 <strcmp@plt>
   13948:	cmp	r0, #0
   1394c:	bne	13b40 <ceil@plt+0x1ff8>
   13950:	add	r4, r4, #1
   13954:	cmp	sl, r4
   13958:	ble	13b2c <ceil@plt+0x1fe4>
   1395c:	add	r8, r7, r8
   13960:	ldr	r0, [r8, #4]
   13964:	bl	11b58 <ceil@plt+0x10>
   13968:	movw	r3, #53632	; 0xd180
   1396c:	movt	r3, #2
   13970:	cmp	r0, #0
   13974:	str	r0, [r3, #4]
   13978:	bge	12178 <ceil@plt+0x630>
   1397c:	movw	r0, #44680	; 0xae88
   13980:	movt	r0, #1
   13984:	bl	17bd8 <ceil@plt+0x6090>
   13988:	movw	r0, #44668	; 0xae7c
   1398c:	mov	r1, r6
   13990:	movt	r0, #1
   13994:	str	r3, [fp, #-392]	; 0xfffffe78
   13998:	bl	11b18 <strcmp@plt>
   1399c:	ldr	r3, [fp, #-392]	; 0xfffffe78
   139a0:	cmp	r0, #0
   139a4:	beq	13950 <ceil@plt+0x1e08>
   139a8:	cmp	r3, #113	; 0x71
   139ac:	bne	139ec <ceil@plt+0x1ea4>
   139b0:	ldrb	r2, [r6, #2]
   139b4:	cmp	r2, #0
   139b8:	bne	139ec <ceil@plt+0x1ea4>
   139bc:	mov	ip, #1
   139c0:	str	ip, [fp, #-312]	; 0xfffffec8
   139c4:	b	12178 <ceil@plt+0x630>
   139c8:	movw	r0, #41376	; 0xa1a0
   139cc:	mov	r1, r6
   139d0:	movt	r0, #1
   139d4:	bl	17bd8 <ceil@plt+0x6090>
   139d8:	sub	r4, r4, #-1073741823	; 0xc0000001
   139dc:	movw	r0, #42648	; 0xa698
   139e0:	movt	r0, #1
   139e4:	ldr	r1, [r7, r4, lsl #2]
   139e8:	bl	17bd8 <ceil@plt+0x6090>
   139ec:	movw	r0, #48660	; 0xbe14
   139f0:	mov	r1, r6
   139f4:	movt	r0, #1
   139f8:	str	r3, [fp, #-392]	; 0xfffffe78
   139fc:	bl	11b18 <strcmp@plt>
   13a00:	ldr	r3, [fp, #-392]	; 0xfffffe78
   13a04:	cmp	r0, #0
   13a08:	beq	139bc <ceil@plt+0x1e74>
   13a0c:	cmp	r3, #111	; 0x6f
   13a10:	bne	13a20 <ceil@plt+0x1ed8>
   13a14:	ldrb	r3, [r6, #2]
   13a18:	cmp	r3, #0
   13a1c:	beq	13a38 <ceil@plt+0x1ef0>
   13a20:	movw	r0, #44720	; 0xaeb0
   13a24:	mov	r1, r6
   13a28:	movt	r0, #1
   13a2c:	bl	11b18 <strcmp@plt>
   13a30:	cmp	r0, #0
   13a34:	bne	13a8c <ceil@plt+0x1f44>
   13a38:	add	r4, r4, #1
   13a3c:	cmp	sl, r4
   13a40:	ble	13b90 <ceil@plt+0x2048>
   13a44:	ldr	r0, [r7, r4, lsl #2]
   13a48:	sub	r1, fp, #204	; 0xcc
   13a4c:	mov	r2, #10
   13a50:	bl	1195c <strtol@plt>
   13a54:	ldr	r6, [r7, r4, lsl #2]
   13a58:	ldr	r3, [fp, #-204]	; 0xffffff34
   13a5c:	cmp	r6, r3
   13a60:	str	r0, [fp, #-284]	; 0xfffffee4
   13a64:	beq	13b5c <ceil@plt+0x2014>
   13a68:	ldr	ip, [fp, #-284]	; 0xfffffee4
   13a6c:	cmp	ip, #3
   13a70:	bls	136e4 <ceil@plt+0x1b9c>
   13a74:	sub	r4, r4, #-1073741823	; 0xc0000001
   13a78:	movw	r0, #44736	; 0xaec0
   13a7c:	mov	r2, r6
   13a80:	movt	r0, #1
   13a84:	ldr	r1, [r7, r4, lsl #2]
   13a88:	bl	17bd8 <ceil@plt+0x6090>
   13a8c:	movw	r0, #44764	; 0xaedc
   13a90:	mov	r1, r6
   13a94:	movt	r0, #1
   13a98:	bl	11b18 <strcmp@plt>
   13a9c:	cmp	r0, #0
   13aa0:	beq	13aec <ceil@plt+0x1fa4>
   13aa4:	movw	r0, #44772	; 0xaee4
   13aa8:	mov	r1, r6
   13aac:	movt	r0, #1
   13ab0:	bl	11b18 <strcmp@plt>
   13ab4:	cmp	r0, #0
   13ab8:	beq	13aec <ceil@plt+0x1fa4>
   13abc:	movw	r0, #44780	; 0xaeec
   13ac0:	mov	r1, r6
   13ac4:	movt	r0, #1
   13ac8:	bl	11b18 <strcmp@plt>
   13acc:	cmp	r0, #0
   13ad0:	beq	13aec <ceil@plt+0x1fa4>
   13ad4:	movw	r0, #44792	; 0xaef8
   13ad8:	mov	r1, r6
   13adc:	movt	r0, #1
   13ae0:	bl	11b18 <strcmp@plt>
   13ae4:	cmp	r0, #0
   13ae8:	bne	13bac <ceil@plt+0x2064>
   13aec:	ldr	ip, [fp, #-268]	; 0xfffffef4
   13af0:	mov	r3, #1
   13af4:	mov	r9, r3
   13af8:	str	r3, [fp, #-348]	; 0xfffffea4
   13afc:	str	r3, [ip, #88]	; 0x58
   13b00:	b	12178 <ceil@plt+0x630>
   13b04:	cmp	r3, #121	; 0x79
   13b08:	bne	13988 <ceil@plt+0x1e40>
   13b0c:	ldrb	r2, [r6, #2]
   13b10:	cmp	r2, #0
   13b14:	bne	13988 <ceil@plt+0x1e40>
   13b18:	mov	ip, #1
   13b1c:	str	ip, [fp, #-272]	; 0xfffffef0
   13b20:	str	ip, [fp, #-280]	; 0xfffffee8
   13b24:	mov	r9, ip
   13b28:	b	12178 <ceil@plt+0x630>
   13b2c:	sub	r4, r4, #-1073741823	; 0xc0000001
   13b30:	movw	r0, #42648	; 0xa698
   13b34:	movt	r0, #1
   13b38:	ldr	r1, [r7, r4, lsl #2]
   13b3c:	bl	17bd8 <ceil@plt+0x6090>
   13b40:	movw	r0, #48660	; 0xbe14
   13b44:	mov	r1, r6
   13b48:	movt	r0, #1
   13b4c:	bl	11b18 <strcmp@plt>
   13b50:	cmp	r0, #0
   13b54:	beq	139bc <ceil@plt+0x1e74>
   13b58:	b	13a20 <ceil@plt+0x1ed8>
   13b5c:	ldr	r8, [pc, #3180]	; 147d0 <ceil@plt+0x2c88>
   13b60:	mov	ip, #0
   13b64:	mov	r9, ip
   13b68:	str	ip, [fp, #-284]	; 0xfffffee4
   13b6c:	ldr	r0, [r8, #4]!
   13b70:	mov	r1, r6
   13b74:	bl	11b18 <strcmp@plt>
   13b78:	cmp	r0, #0
   13b7c:	beq	13ba4 <ceil@plt+0x205c>
   13b80:	add	r9, r9, #1
   13b84:	cmp	r9, #4
   13b88:	bne	13b6c <ceil@plt+0x2024>
   13b8c:	b	13a74 <ceil@plt+0x1f2c>
   13b90:	sub	r4, r4, #-1073741823	; 0xc0000001
   13b94:	movw	r0, #42648	; 0xa698
   13b98:	movt	r0, #1
   13b9c:	ldr	r1, [r7, r4, lsl #2]
   13ba0:	bl	17bd8 <ceil@plt+0x6090>
   13ba4:	str	r9, [fp, #-284]	; 0xfffffee4
   13ba8:	b	13a68 <ceil@plt+0x1f20>
   13bac:	movw	r0, #44808	; 0xaf08
   13bb0:	mov	r1, r6
   13bb4:	movt	r0, #1
   13bb8:	bl	11b18 <strcmp@plt>
   13bbc:	cmp	r0, #0
   13bc0:	bne	15d58 <ceil@plt+0x4210>
   13bc4:	add	r4, r4, #1
   13bc8:	cmp	sl, r4
   13bcc:	ble	15d44 <ceil@plt+0x41fc>
   13bd0:	add	r8, r8, #4
   13bd4:	sub	r0, fp, #204	; 0xcc
   13bd8:	mov	r6, #1
   13bdc:	ldr	r3, [r7, r8]
   13be0:	str	r6, [fp, #-204]	; 0xffffff34
   13be4:	str	r3, [fp, #-200]	; 0xffffff38
   13be8:	bl	17a10 <ceil@plt+0x5ec8>
   13bec:	str	r6, [fp, #-264]	; 0xfffffef8
   13bf0:	subs	r5, r0, #0
   13bf4:	movne	r9, r6
   13bf8:	bne	12178 <ceil@plt+0x630>
   13bfc:	bl	17d50 <ceil@plt+0x6208>
   13c00:	ldr	r1, [r7, r8]
   13c04:	mov	r2, #3
   13c08:	mov	r5, r0
   13c0c:	add	r0, r0, #12
   13c10:	bl	11bb8 <ceil@plt+0x70>
   13c14:	ldr	r9, [fp, #-264]	; 0xfffffef8
   13c18:	b	12178 <ceil@plt+0x630>
   13c1c:	mov	r0, #1
   13c20:	mov	r6, #1
   13c24:	bl	184e8 <ceil@plt+0x69a0>
   13c28:	bl	18628 <ceil@plt+0x6ae0>
   13c2c:	bl	18c3c <ceil@plt+0x70f4>
   13c30:	ldr	ip, [fp, #-268]	; 0xfffffef4
   13c34:	ldr	r4, [ip]
   13c38:	cmp	r4, #0
   13c3c:	beq	13f60 <ceil@plt+0x2418>
   13c40:	mov	r8, #0
   13c44:	mov	r9, r8
   13c48:	ldr	r5, [r4, #4]
   13c4c:	tst	r5, #4
   13c50:	beq	13cdc <ceil@plt+0x2194>
   13c54:	ldr	r7, [r4, #80]	; 0x50
   13c58:	cmp	r7, #0
   13c5c:	beq	13cdc <ceil@plt+0x2194>
   13c60:	ldr	sl, [r4, #104]	; 0x68
   13c64:	sub	r0, fp, #204	; 0xcc
   13c68:	str	r6, [fp, #-204]	; 0xffffff34
   13c6c:	str	sl, [fp, #-200]	; 0xffffff38
   13c70:	bl	17a10 <ceil@plt+0x5ec8>
   13c74:	cmp	r0, #0
   13c78:	beq	13eb8 <ceil@plt+0x2370>
   13c7c:	ldr	r3, [r0, #80]	; 0x50
   13c80:	cmp	r3, #0
   13c84:	beq	13e9c <ceil@plt+0x2354>
   13c88:	ldr	r3, [r0, #4]
   13c8c:	and	r3, r3, #12
   13c90:	cmp	r3, #4
   13c94:	moveq	r9, #1
   13c98:	beq	13cdc <ceil@plt+0x2194>
   13c9c:	ldr	r3, [r4, #100]	; 0x64
   13ca0:	cmp	r3, #4
   13ca4:	ldrls	pc, [pc, r3, lsl #2]
   13ca8:	b	13cd0 <ceil@plt+0x2188>
   13cac:	andeq	r3, r1, ip, asr #26
   13cb0:	andeq	r3, r1, r4, lsl #26
   13cb4:	ldrdeq	r3, [r1], -r8
   13cb8:	muleq	r1, r0, sp
   13cbc:	andeq	r3, r1, r0, asr #25
   13cc0:	ldr	r3, [r0, #108]	; 0x6c
   13cc4:	str	r3, [r4, #108]	; 0x6c
   13cc8:	ldr	r3, [r0, #112]	; 0x70
   13ccc:	str	r3, [r4, #112]	; 0x70
   13cd0:	mov	r8, #1
   13cd4:	orr	r5, r5, #8
   13cd8:	str	r5, [r4, #4]
   13cdc:	ldr	r4, [r4]
   13ce0:	cmp	r4, #0
   13ce4:	bne	13c48 <ceil@plt+0x2100>
   13ce8:	cmp	r9, #0
   13cec:	beq	13ec8 <ceil@plt+0x2380>
   13cf0:	cmp	r8, #0
   13cf4:	bne	13c30 <ceil@plt+0x20e8>
   13cf8:	movw	r0, #46280	; 0xb4c8
   13cfc:	movt	r0, #1
   13d00:	bl	17ce4 <ceil@plt+0x619c>
   13d04:	ldr	r3, [r0, #112]	; 0x70
   13d08:	str	r3, [r4, #112]	; 0x70
   13d0c:	ldrh	r2, [r0, #116]	; 0x74
   13d10:	ldr	r1, [r0, #108]	; 0x6c
   13d14:	and	r2, r2, #15
   13d18:	ldr	r3, [r0, #80]	; 0x50
   13d1c:	sub	r2, r2, #1
   13d20:	cmp	r2, #7
   13d24:	ldrls	pc, [pc, r2, lsl #2]
   13d28:	b	13e7c <ceil@plt+0x2334>
   13d2c:	andeq	r3, r1, r4, asr lr
   13d30:	andeq	r3, r1, r4, lsr lr
   13d34:	andeq	r3, r1, ip, ror lr
   13d38:	andeq	r3, r1, r4, asr lr
   13d3c:	andeq	r3, r1, ip, ror lr
   13d40:	andeq	r3, r1, ip, ror lr
   13d44:	andeq	r3, r1, ip, ror lr
   13d48:	andeq	r3, r1, r4, lsr lr
   13d4c:	ldrh	r3, [r4, #116]	; 0x74
   13d50:	ldr	r2, [r0, #112]	; 0x70
   13d54:	and	r3, r3, #15
   13d58:	sub	r3, r3, #1
   13d5c:	str	r2, [r4, #112]	; 0x70
   13d60:	ldr	r2, [r0, #108]	; 0x6c
   13d64:	cmp	r3, #7
   13d68:	ldrls	pc, [pc, r3, lsl #2]
   13d6c:	b	13e94 <ceil@plt+0x234c>
   13d70:	andeq	r3, r1, r4, asr #28
   13d74:	andeq	r3, r1, ip, asr lr
   13d78:	muleq	r1, r4, lr
   13d7c:	andeq	r3, r1, r4, asr #28
   13d80:	muleq	r1, r4, lr
   13d84:	muleq	r1, r4, lr
   13d88:	muleq	r1, r4, lr
   13d8c:	andeq	r3, r1, ip, asr lr
   13d90:	ldr	r3, [r0, #108]	; 0x6c
   13d94:	str	r3, [r4, #108]	; 0x6c
   13d98:	ldrh	r2, [r0, #116]	; 0x74
   13d9c:	ldr	r1, [r0, #112]	; 0x70
   13da0:	and	r2, r2, #15
   13da4:	ldr	r3, [r0, #80]	; 0x50
   13da8:	sub	r2, r2, #1
   13dac:	cmp	r2, #7
   13db0:	ldrls	pc, [pc, r2, lsl #2]
   13db4:	b	13e84 <ceil@plt+0x233c>
   13db8:	andeq	r3, r1, r4, ror lr
   13dbc:	andeq	r3, r1, r4, ror #28
   13dc0:	andeq	r3, r1, r4, lsl #29
   13dc4:	andeq	r3, r1, r4, ror lr
   13dc8:	andeq	r3, r1, r4, lsl #29
   13dcc:	andeq	r3, r1, r4, lsl #29
   13dd0:	andeq	r3, r1, r4, lsl #29
   13dd4:	andeq	r3, r1, r4, ror #28
   13dd8:	ldrh	r3, [r4, #116]	; 0x74
   13ddc:	ldr	r2, [r0, #108]	; 0x6c
   13de0:	and	r3, r3, #15
   13de4:	sub	r3, r3, #1
   13de8:	str	r2, [r4, #108]	; 0x6c
   13dec:	ldr	r2, [r0, #112]	; 0x70
   13df0:	cmp	r3, #7
   13df4:	ldrls	pc, [pc, r3, lsl #2]
   13df8:	b	13e8c <ceil@plt+0x2344>
   13dfc:	andeq	r3, r1, ip, lsr #28
   13e00:	andeq	r3, r1, ip, lsl lr
   13e04:	andeq	r3, r1, ip, lsl #29
   13e08:	andeq	r3, r1, ip, lsr #28
   13e0c:	andeq	r3, r1, ip, lsl #29
   13e10:	andeq	r3, r1, ip, lsl #29
   13e14:	andeq	r3, r1, ip, lsl #29
   13e18:	andeq	r3, r1, ip, lsl lr
   13e1c:	ldr	r3, [r7, #4]
   13e20:	rsb	r3, r3, r2
   13e24:	str	r3, [r4, #112]	; 0x70
   13e28:	b	13cd0 <ceil@plt+0x2188>
   13e2c:	ldr	r3, [r7, #8]
   13e30:	b	13e20 <ceil@plt+0x22d8>
   13e34:	ldr	r3, [r3, #8]
   13e38:	add	r3, r1, r3
   13e3c:	str	r3, [r4, #108]	; 0x6c
   13e40:	b	13cd0 <ceil@plt+0x2188>
   13e44:	ldr	r3, [r7, #4]
   13e48:	rsb	r3, r3, r2
   13e4c:	str	r3, [r4, #108]	; 0x6c
   13e50:	b	13cd0 <ceil@plt+0x2188>
   13e54:	ldr	r3, [r3, #4]
   13e58:	b	13e38 <ceil@plt+0x22f0>
   13e5c:	ldr	r3, [r7, #8]
   13e60:	b	13e48 <ceil@plt+0x2300>
   13e64:	ldr	r3, [r3, #4]
   13e68:	add	r3, r1, r3
   13e6c:	str	r3, [r4, #112]	; 0x70
   13e70:	b	13cd0 <ceil@plt+0x2188>
   13e74:	ldr	r3, [r3, #8]
   13e78:	b	13e68 <ceil@plt+0x2320>
   13e7c:	mov	r3, #0
   13e80:	b	13e38 <ceil@plt+0x22f0>
   13e84:	mov	r3, #0
   13e88:	b	13e68 <ceil@plt+0x2320>
   13e8c:	mov	r3, #0
   13e90:	b	13e20 <ceil@plt+0x22d8>
   13e94:	mov	r3, #0
   13e98:	b	13e48 <ceil@plt+0x2300>
   13e9c:	ldr	r2, [r4, #4]
   13ea0:	mov	r8, #1
   13ea4:	str	r3, [r4, #108]	; 0x6c
   13ea8:	str	r3, [r4, #112]	; 0x70
   13eac:	orr	r3, r2, #8
   13eb0:	str	r3, [r4, #4]
   13eb4:	b	13cdc <ceil@plt+0x2194>
   13eb8:	movw	r0, #46156	; 0xb44c
   13ebc:	mov	r1, sl
   13ec0:	movt	r0, #1
   13ec4:	bl	17ce4 <ceil@plt+0x619c>
   13ec8:	ldr	ip, [fp, #-268]	; 0xfffffef4
   13ecc:	ldr	r4, [ip]
   13ed0:	cmp	r4, #0
   13ed4:	movne	r2, #32768	; 0x8000
   13ed8:	movne	r3, r4
   13edc:	movne	r1, r2
   13ee0:	beq	13f60 <ceil@plt+0x2418>
   13ee4:	ldr	r0, [r3, #80]	; 0x50
   13ee8:	cmp	r0, #0
   13eec:	beq	13f08 <ceil@plt+0x23c0>
   13ef0:	ldr	ip, [r3, #108]	; 0x6c
   13ef4:	ldr	r0, [r3, #112]	; 0x70
   13ef8:	cmp	r1, ip
   13efc:	movge	r1, ip
   13f00:	cmp	r2, r0
   13f04:	movge	r2, r0
   13f08:	ldr	r3, [r3]
   13f0c:	cmp	r3, #0
   13f10:	bne	13ee4 <ceil@plt+0x239c>
   13f14:	orrs	lr, r1, r2
   13f18:	movne	r3, r4
   13f1c:	beq	13f64 <ceil@plt+0x241c>
   13f20:	ldr	r0, [r3, #80]	; 0x50
   13f24:	cmp	r0, #0
   13f28:	beq	13f50 <ceil@plt+0x2408>
   13f2c:	ldr	lr, [r3, #108]	; 0x6c
   13f30:	ldr	ip, [r3, #112]	; 0x70
   13f34:	ldr	r0, [r3, #4]
   13f38:	rsb	lr, r1, lr
   13f3c:	rsb	ip, r2, ip
   13f40:	str	lr, [r3, #108]	; 0x6c
   13f44:	orr	r0, r0, #8
   13f48:	str	ip, [r3, #112]	; 0x70
   13f4c:	str	r0, [r3, #4]
   13f50:	ldr	r3, [r3]
   13f54:	cmp	r3, #0
   13f58:	bne	13f20 <ceil@plt+0x23d8>
   13f5c:	b	13f64 <ceil@plt+0x241c>
   13f60:	mov	r4, #0
   13f64:	ldr	ip, [fp, #-268]	; 0xfffffef4
   13f68:	movw	r2, #53664	; 0xd1a0
   13f6c:	movt	r2, #2
   13f70:	ldr	r3, [ip, #96]	; 0x60
   13f74:	cmp	r3, #0
   13f78:	moveq	r6, r3
   13f7c:	beq	13f8c <ceil@plt+0x2444>
   13f80:	ldr	r6, [r2, #100]	; 0x64
   13f84:	adds	r6, r6, #0
   13f88:	movne	r6, #1
   13f8c:	cmp	r4, #0
   13f90:	beq	140c8 <ceil@plt+0x2580>
   13f94:	movw	r5, #53664	; 0xd1a0
   13f98:	ldr	r7, [fp, #-268]	; 0xfffffef4
   13f9c:	movt	r5, #2
   13fa0:	b	13ff0 <ceil@plt+0x24a8>
   13fa4:	ldr	r1, [r7, #96]	; 0x60
   13fa8:	add	r3, lr, r8
   13fac:	ldr	r2, [r5, #100]	; 0x64
   13fb0:	cmp	r3, r1
   13fb4:	bgt	13fc4 <ceil@plt+0x247c>
   13fb8:	add	r3, ip, r0
   13fbc:	cmp	r3, r2
   13fc0:	ble	13fe4 <ceil@plt+0x249c>
   13fc4:	ldr	r3, [r4, #16]
   13fc8:	str	r0, [sp, #4]
   13fcc:	movw	r0, #46324	; 0xb4f4
   13fd0:	str	r8, [sp]
   13fd4:	movt	r0, #1
   13fd8:	str	lr, [sp, #8]
   13fdc:	str	ip, [sp, #12]
   13fe0:	bl	17c5c <ceil@plt+0x6114>
   13fe4:	ldr	r4, [r4]
   13fe8:	cmp	r4, #0
   13fec:	beq	140c0 <ceil@plt+0x2578>
   13ff0:	ldr	r0, [r4, #80]	; 0x50
   13ff4:	cmp	r0, #0
   13ff8:	beq	13fe4 <ceil@plt+0x249c>
   13ffc:	add	r2, r4, #184	; 0xb8
   14000:	sub	r3, fp, #204	; 0xcc
   14004:	ldrh	r1, [r4, #116]	; 0x74
   14008:	bl	11dbc <ceil@plt+0x274>
   1400c:	ldr	r2, [fp, #-204]	; 0xffffff34
   14010:	ldr	r3, [fp, #-200]	; 0xffffff38
   14014:	cmp	r6, #0
   14018:	ldr	lr, [r4, #108]	; 0x6c
   1401c:	ldr	r8, [fp, #-196]	; 0xffffff3c
   14020:	ldr	ip, [r4, #112]	; 0x70
   14024:	add	lr, r2, lr
   14028:	ldr	r0, [fp, #-192]	; 0xffffff40
   1402c:	rsb	r8, r2, r8
   14030:	add	ip, r3, ip
   14034:	rsb	r0, r3, r0
   14038:	bne	13fa4 <ceil@plt+0x245c>
   1403c:	ldr	r3, [r7, #96]	; 0x60
   14040:	add	lr, lr, r8
   14044:	add	r0, ip, r0
   14048:	cmp	lr, r3
   1404c:	ldr	r3, [r7, #100]	; 0x64
   14050:	strgt	lr, [r5, #96]	; 0x60
   14054:	cmp	r0, r3
   14058:	ldr	r3, [r4, #4]
   1405c:	strgt	r0, [r5, #100]	; 0x64
   14060:	tst	r3, #1024	; 0x400
   14064:	addne	r3, r4, #120	; 0x78
   14068:	bne	14084 <ceil@plt+0x253c>
   1406c:	ldr	r3, [r4, #48]	; 0x30
   14070:	cmp	r3, #0
   14074:	beq	13fe4 <ceil@plt+0x249c>
   14078:	ldr	r3, [r3, #28]
   1407c:	cmp	r3, #0
   14080:	beq	13fe4 <ceil@plt+0x249c>
   14084:	ldr	r0, [r3, #12]
   14088:	ldr	r2, [r3, #4]
   1408c:	ldr	r1, [r7, #96]	; 0x60
   14090:	add	r2, r0, r2
   14094:	cmp	r2, r1
   14098:	ldr	r1, [r3, #16]
   1409c:	ldr	r3, [r3, #8]
   140a0:	strhi	r2, [r5, #96]	; 0x60
   140a4:	ldr	r2, [r7, #100]	; 0x64
   140a8:	add	r3, r1, r3
   140ac:	cmp	r3, r2
   140b0:	strhi	r3, [r5, #100]	; 0x64
   140b4:	ldr	r4, [r4]
   140b8:	cmp	r4, #0
   140bc:	bne	13ff0 <ceil@plt+0x24a8>
   140c0:	ldr	r4, [fp, #-268]	; 0xfffffef4
   140c4:	ldr	r3, [r4, #96]	; 0x60
   140c8:	ldr	ip, [fp, #-268]	; 0xfffffef4
   140cc:	movw	r2, #53664	; 0xd1a0
   140d0:	movt	r2, #2
   140d4:	ldr	r1, [ip, #60]	; 0x3c
   140d8:	ldr	r0, [r2, #100]	; 0x64
   140dc:	cmp	r1, r3
   140e0:	ldrlt	r2, [r2, #64]	; 0x40
   140e4:	blt	1509c <ceil@plt+0x3554>
   140e8:	ldr	ip, [r2, #64]	; 0x40
   140ec:	cmp	r0, ip
   140f0:	bgt	15098 <ceil@plt+0x3550>
   140f4:	cmp	r6, #0
   140f8:	ldr	r1, [r2, #52]	; 0x34
   140fc:	beq	1523c <ceil@plt+0x36f4>
   14100:	cmp	r1, r3
   14104:	ldr	r2, [r2, #56]	; 0x38
   14108:	bgt	15260 <ceil@plt+0x3718>
   1410c:	cmp	r0, r2
   14110:	blt	15260 <ceil@plt+0x3718>
   14114:	ldr	ip, [fp, #-268]	; 0xfffffef4
   14118:	mov	r5, sp
   1411c:	ldr	r6, [ip, #4]
   14120:	ldr	r9, [ip]
   14124:	lsl	r7, r6, #2
   14128:	cmp	r9, #0
   1412c:	add	r3, r7, #10
   14130:	bic	r3, r3, #7
   14134:	sub	sp, sp, r3
   14138:	add	r4, sp, #40	; 0x28
   1413c:	beq	141ac <ceil@plt+0x2664>
   14140:	mov	r8, #2
   14144:	ldr	r3, [r9, #4]
   14148:	cmp	r3, #0
   1414c:	beq	141a0 <ceil@plt+0x2658>
   14150:	ldr	r3, [r9, #80]	; 0x50
   14154:	cmp	r3, #0
   14158:	beq	141a0 <ceil@plt+0x2658>
   1415c:	ldr	sl, [r9, #48]	; 0x30
   14160:	cmp	sl, #0
   14164:	beq	151b8 <ceil@plt+0x3670>
   14168:	ldr	r3, [sl, #20]
   1416c:	ldr	r2, [r3, #28]
   14170:	cmp	r2, #0
   14174:	ble	141a0 <ceil@plt+0x2658>
   14178:	cmp	r2, #1
   1417c:	bne	150b4 <ceil@plt+0x356c>
   14180:	ldr	r3, [r3, #32]
   14184:	sub	r0, fp, #204	; 0xcc
   14188:	ldr	r3, [r3]
   1418c:	str	r8, [fp, #-204]	; 0xffffff34
   14190:	str	r3, [fp, #-196]	; 0xffffff3c
   14194:	bl	17a10 <ceil@plt+0x5ec8>
   14198:	cmp	r9, r0
   1419c:	bne	150b4 <ceil@plt+0x356c>
   141a0:	ldr	r9, [r9]
   141a4:	cmp	r9, #0
   141a8:	bne	14144 <ceil@plt+0x25fc>
   141ac:	ldr	ip, [fp, #-268]	; 0xfffffef4
   141b0:	mov	sp, r5
   141b4:	ldr	r4, [ip]
   141b8:	cmp	r4, #0
   141bc:	bne	14200 <ceil@plt+0x26b8>
   141c0:	b	14288 <ceil@plt+0x2740>
   141c4:	ldr	r1, [r5, #48]	; 0x30
   141c8:	add	r1, r1, #1
   141cc:	lsl	r1, r1, #2
   141d0:	bl	11adc <realloc@plt>
   141d4:	mov	r3, r0
   141d8:	cmp	r3, #0
   141dc:	str	r0, [r5, #44]	; 0x2c
   141e0:	beq	14270 <ceil@plt+0x2728>
   141e4:	ldr	r2, [r5, #48]	; 0x30
   141e8:	add	r1, r2, #1
   141ec:	str	r1, [r5, #48]	; 0x30
   141f0:	str	r4, [r3, r2, lsl #2]
   141f4:	ldr	r4, [r4]
   141f8:	cmp	r4, #0
   141fc:	beq	14288 <ceil@plt+0x2740>
   14200:	ldr	r3, [r4, #80]	; 0x50
   14204:	cmp	r3, #0
   14208:	beq	141f4 <ceil@plt+0x26ac>
   1420c:	ldr	r5, [r4, #48]	; 0x30
   14210:	ldr	r0, [r5, #44]	; 0x2c
   14214:	cmp	r0, #0
   14218:	bne	141c4 <ceil@plt+0x267c>
   1421c:	mov	r0, #4
   14220:	bl	119d4 <malloc@plt>
   14224:	add	r1, r4, #184	; 0xb8
   14228:	str	r0, [r5, #44]	; 0x2c
   1422c:	add	r0, r5, #100	; 0x64
   14230:	ldr	r3, [r4, #108]	; 0x6c
   14234:	str	r3, [r5, #32]
   14238:	ldr	r3, [r4, #112]	; 0x70
   1423c:	str	r3, [r5, #36]	; 0x24
   14240:	ldrh	r3, [r4, #116]	; 0x74
   14244:	strh	r3, [r5, #40]	; 0x28
   14248:	ldr	r3, [r4, #80]	; 0x50
   1424c:	str	r3, [r5, #24]
   14250:	ldr	ip, [r4, #224]	; 0xe0
   14254:	ldr	r3, [r4, #228]	; 0xe4
   14258:	ldr	r2, [r4, #220]	; 0xdc
   1425c:	str	ip, [sp]
   14260:	bl	17b74 <ceil@plt+0x602c>
   14264:	ldr	r3, [r5, #44]	; 0x2c
   14268:	cmp	r3, #0
   1426c:	bne	141e4 <ceil@plt+0x269c>
   14270:	movw	r0, #41432	; 0xa1d8
   14274:	movt	r0, #1
   14278:	bl	17ce4 <ceil@plt+0x619c>
   1427c:	movw	r0, #46820	; 0xb6e4
   14280:	movt	r0, #1
   14284:	bl	17ce4 <ceil@plt+0x619c>
   14288:	ldr	r1, [fp, #-268]	; 0xfffffef4
   1428c:	movw	r3, #53664	; 0xd1a0
   14290:	movt	r3, #2
   14294:	ldr	r1, [r1, #4]
   14298:	cmp	r1, #0
   1429c:	str	r1, [fp, #-272]	; 0xfffffef0
   142a0:	ble	14344 <ceil@plt+0x27fc>
   142a4:	ldr	r4, [r3, #8]
   142a8:	mov	r7, #0
   142ac:	mov	r5, #2
   142b0:	mov	r6, #1
   142b4:	ldr	sl, [r4, #20]
   142b8:	ldr	r3, [sl, #28]
   142bc:	cmp	r3, #0
   142c0:	movgt	r9, #0
   142c4:	ble	14304 <ceil@plt+0x27bc>
   142c8:	ldr	r3, [sl, #32]
   142cc:	sub	r0, fp, #204	; 0xcc
   142d0:	ldr	r8, [r3, r9, lsl #2]
   142d4:	str	r5, [fp, #-204]	; 0xffffff34
   142d8:	str	r8, [fp, #-196]	; 0xffffff3c
   142dc:	bl	17a10 <ceil@plt+0x5ec8>
   142e0:	cmp	r0, #0
   142e4:	beq	152b4 <ceil@plt+0x376c>
   142e8:	ldr	r3, [r0, #4]
   142ec:	add	r9, r9, #1
   142f0:	cmp	r3, #0
   142f4:	strne	r6, [r4, #16]
   142f8:	ldr	r3, [sl, #28]
   142fc:	cmp	r9, r3
   14300:	blt	142c8 <ceil@plt+0x2780>
   14304:	ldr	r1, [r4, #48]	; 0x30
   14308:	cmp	r1, #0
   1430c:	ldrgt	r3, [r4, #44]	; 0x2c
   14310:	addgt	r1, r3, r1, lsl #2
   14314:	ble	14330 <ceil@plt+0x27e8>
   14318:	ldr	r2, [r3], #4
   1431c:	ldr	r2, [r2, #4]
   14320:	cmp	r2, #0
   14324:	strne	r6, [r4, #16]
   14328:	cmp	r3, r1
   1432c:	bne	14318 <ceil@plt+0x27d0>
   14330:	ldr	ip, [fp, #-272]	; 0xfffffef0
   14334:	add	r7, r7, #1
   14338:	add	r4, r4, #148	; 0x94
   1433c:	cmp	r7, ip
   14340:	bne	142b4 <ceil@plt+0x276c>
   14344:	ldr	r4, [fp, #-268]	; 0xfffffef4
   14348:	ldr	r5, [r4, #120]	; 0x78
   1434c:	movw	r4, #53664	; 0xd1a0
   14350:	movt	r4, #2
   14354:	cmp	r5, #0
   14358:	beq	14390 <ceil@plt+0x2848>
   1435c:	sub	r0, fp, #204	; 0xcc
   14360:	mov	r3, #1
   14364:	str	r5, [fp, #-200]	; 0xffffff38
   14368:	str	r3, [fp, #-204]	; 0xffffff34
   1436c:	bl	17a10 <ceil@plt+0x5ec8>
   14370:	cmp	r0, #0
   14374:	beq	152c4 <ceil@plt+0x377c>
   14378:	ldr	r1, [r0, #28]
   1437c:	ldr	r3, [r0, #80]	; 0x50
   14380:	cmp	r3, #0
   14384:	cmpne	r1, #0
   14388:	bne	1526c <ceil@plt+0x3724>
   1438c:	ldr	r4, [fp, #-268]	; 0xfffffef4
   14390:	ldr	r3, [r4, #104]	; 0x68
   14394:	cmp	r3, #0
   14398:	beq	143ac <ceil@plt+0x2864>
   1439c:	ldr	r4, [fp, #-268]	; 0xfffffef4
   143a0:	ldr	r3, [r4, #108]	; 0x6c
   143a4:	cmp	r3, #0
   143a8:	bne	14454 <ceil@plt+0x290c>
   143ac:	ldr	ip, [fp, #-268]	; 0xfffffef4
   143b0:	movw	r3, #53664	; 0xd1a0
   143b4:	ldr	r4, [fp, #-300]	; 0xfffffed4
   143b8:	movt	r3, #2
   143bc:	ldr	r2, [ip, #24]
   143c0:	ldr	r1, [r4, #4]
   143c4:	ldr	ip, [ip, #96]	; 0x60
   143c8:	ldr	r2, [r2, #140]	; 0x8c
   143cc:	add	r1, r1, r1, lsl #2
   143d0:	add	r2, r2, r1, lsl #4
   143d4:	ldr	r1, [r2, #12]
   143d8:	cmp	r1, ip
   143dc:	beq	152f0 <ceil@plt+0x37a8>
   143e0:	ldr	r1, [r3, #100]	; 0x64
   143e4:	vldr	d7, [r3, #112]	; 0x70
   143e8:	vcmpe.f64	d7, #0.0
   143ec:	vmrs	APSR_nzcv, fpscr
   143f0:	bhi	1441c <ceil@plt+0x28d4>
   143f4:	vldr	s8, [r2, #16]
   143f8:	vcvt.f64.s32	d4, s8
   143fc:	vldr	d3, [pc, #956]	; 147c0 <ceil@plt+0x2c78>
   14400:	vldr	s14, [r2, #24]
   14404:	ldr	r4, [fp, #-268]	; 0xfffffef4
   14408:	vmul.f64	d4, d4, d3
   1440c:	vcvt.f64.s32	d7, s14
   14410:	vdiv.f64	d6, d4, d7
   14414:	vmov.f64	d7, d6
   14418:	vstr	d6, [r4, #112]	; 0x70
   1441c:	vmov	s7, ip
   14420:	vldr	d6, [pc, #920]	; 147c0 <ceil@plt+0x2c78>
   14424:	ldr	r4, [fp, #-268]	; 0xfffffef4
   14428:	vcvt.f64.s32	d5, s7
   1442c:	vmov	s7, r1
   14430:	vcvt.f64.s32	d4, s7
   14434:	vmul.f64	d5, d5, d6
   14438:	vmul.f64	d6, d4, d6
   1443c:	vdiv.f64	d5, d5, d7
   14440:	vdiv.f64	d7, d6, d7
   14444:	vcvt.s32.f64	s10, d5
   14448:	vcvt.s32.f64	s14, d7
   1444c:	vstr	s10, [r4, #104]	; 0x68
   14450:	vstr	s14, [r4, #108]	; 0x6c
   14454:	ldr	ip, [fp, #-268]	; 0xfffffef4
   14458:	ldr	r4, [ip]
   1445c:	cmp	r4, #0
   14460:	movne	r6, #1
   14464:	beq	14770 <ceil@plt+0x2c28>
   14468:	ldr	r5, [r4, #48]	; 0x30
   1446c:	cmp	r5, #0
   14470:	beq	144d4 <ceil@plt+0x298c>
   14474:	ldr	r3, [r4, #4]
   14478:	tst	r3, #1024	; 0x400
   1447c:	beq	144d4 <ceil@plt+0x298c>
   14480:	ldr	r2, [r5, #28]
   14484:	cmp	r2, #0
   14488:	beq	1535c <ceil@plt+0x3814>
   1448c:	add	r3, r4, #120	; 0x78
   14490:	add	r1, r4, #168	; 0xa8
   14494:	ldr	r5, [r3]
   14498:	add	r3, r3, #16
   1449c:	ldr	lr, [r3, #-12]
   144a0:	add	r2, r2, #16
   144a4:	ldr	ip, [r3, #-8]
   144a8:	ldr	r0, [r3, #-4]
   144ac:	cmp	r3, r1
   144b0:	str	r5, [r2, #-16]
   144b4:	str	lr, [r2, #-12]
   144b8:	str	ip, [r2, #-8]
   144bc:	str	r0, [r2, #-4]
   144c0:	bne	14494 <ceil@plt+0x294c>
   144c4:	ldr	r3, [r3]
   144c8:	str	r3, [r2]
   144cc:	ldr	r3, [r4, #48]	; 0x30
   144d0:	str	r6, [r3, #16]
   144d4:	ldr	r4, [r4]
   144d8:	cmp	r4, #0
   144dc:	bne	14468 <ceil@plt+0x2920>
   144e0:	ldr	ip, [fp, #-268]	; 0xfffffef4
   144e4:	ldr	r4, [ip]
   144e8:	cmp	r4, #0
   144ec:	beq	14770 <ceil@plt+0x2c28>
   144f0:	vmov.f32	s24, #112	; 0x3f800000  1.0
   144f4:	vldr	d10, [pc, #716]	; 147c8 <ceil@plt+0x2c80>
   144f8:	vmov.f64	d9, #112	; 0x3f800000  1.0
   144fc:	ldr	r3, [r4, #4]
   14500:	tst	r3, #2048	; 0x800
   14504:	beq	14764 <ceil@plt+0x2c1c>
   14508:	ldr	r9, [r4, #48]	; 0x30
   1450c:	cmp	r9, #0
   14510:	beq	15338 <ceil@plt+0x37f0>
   14514:	ldr	ip, [fp, #-268]	; 0xfffffef4
   14518:	ldr	r1, [r9, #8]
   1451c:	ldr	r0, [ip, #24]
   14520:	bl	11aa0 <XRRGetCrtcGammaSize@plt>
   14524:	subs	r8, r0, #0
   14528:	beq	1532c <ceil@plt+0x37e4>
   1452c:	cmp	r8, #65536	; 0x10000
   14530:	bgt	15350 <ceil@plt+0x3808>
   14534:	bl	11758 <XRRAllocGamma@plt>
   14538:	subs	r7, r0, #0
   1453c:	beq	15344 <ceil@plt+0x37fc>
   14540:	vldr	s27, [r4, #232]	; 0xe8
   14544:	vcmp.f32	s27, #0.0
   14548:	vldr	s26, [r4, #236]	; 0xec
   1454c:	vldr	s25, [r4, #240]	; 0xf0
   14550:	vmrs	APSR_nzcv, fpscr
   14554:	vcmp.f32	s26, #0.0
   14558:	vstreq	s24, [r4, #232]	; 0xe8
   1455c:	vdivne.f32	s27, s24, s27
   14560:	vmoveq.f32	s27, #112	; 0x3f800000  1.0
   14564:	vmrs	APSR_nzcv, fpscr
   14568:	vstreq	s24, [r4, #236]	; 0xec
   1456c:	vcmp.f32	s25, #0.0
   14570:	vdivne.f32	s26, s24, s26
   14574:	vmoveq.f32	s26, #112	; 0x3f800000  1.0
   14578:	vmrs	APSR_nzcv, fpscr
   1457c:	vstreq	s24, [r4, #240]	; 0xf0
   14580:	vdivne.f32	s25, s24, s25
   14584:	vmoveq.f32	s25, #112	; 0x3f800000  1.0
   14588:	cmp	r8, #0
   1458c:	ble	14748 <ceil@plt+0x2c00>
   14590:	sub	r3, r8, #1
   14594:	mov	r5, #0
   14598:	mov	r6, r5
   1459c:	vmov	s7, r3
   145a0:	vcvt.f64.s32	d11, s7
   145a4:	b	14638 <ceil@plt+0x2af0>
   145a8:	vmov	s9, r6
   145ac:	ldr	r3, [r7, #4]
   145b0:	vcmp.f32	s26, s24
   145b4:	vcvt.f64.s32	d8, s9
   145b8:	vmrs	APSR_nzcv, fpscr
   145bc:	vdiv.f64	d8, d8, d11
   145c0:	vmul.f64	d7, d8, d10
   145c4:	vcvt.u32.f64	s11, d7
   145c8:	vmov	r2, s11
   145cc:	strh	r2, [r3, r5]
   145d0:	bne	146ac <ceil@plt+0x2b64>
   145d4:	vldr	s15, [r4, #244]	; 0xf4
   145d8:	vcmp.f32	s15, s24
   145dc:	vmrs	APSR_nzcv, fpscr
   145e0:	bne	146ac <ceil@plt+0x2b64>
   145e4:	vmul.f64	d7, d8, d10
   145e8:	ldr	r3, [r7, #8]
   145ec:	vcvt.u32.f64	s7, d7
   145f0:	vmov	r2, s7
   145f4:	vcmp.f32	s25, s24
   145f8:	vmrs	APSR_nzcv, fpscr
   145fc:	strh	r2, [r3, r5]
   14600:	bne	146f8 <ceil@plt+0x2bb0>
   14604:	vldr	s15, [r4, #244]	; 0xf4
   14608:	vcmp.f32	s15, s24
   1460c:	vmrs	APSR_nzcv, fpscr
   14610:	bne	146f8 <ceil@plt+0x2bb0>
   14614:	vmul.f64	d8, d8, d10
   14618:	ldr	r3, [r7, #12]
   1461c:	add	r6, r6, #1
   14620:	cmp	r6, r8
   14624:	vcvt.u32.f64	s11, d8
   14628:	vmov	r2, s11
   1462c:	strh	r2, [r3, r5]
   14630:	add	r5, r5, #2
   14634:	beq	14748 <ceil@plt+0x2c00>
   14638:	vcmp.f32	s27, s24
   1463c:	vmrs	APSR_nzcv, fpscr
   14640:	bne	14654 <ceil@plt+0x2b0c>
   14644:	vldr	s15, [r4, #244]	; 0xf4
   14648:	vcmp.f32	s15, s24
   1464c:	vmrs	APSR_nzcv, fpscr
   14650:	beq	145a8 <ceil@plt+0x2a60>
   14654:	vmov	s12, r6
   14658:	ldr	r3, [r7, #4]
   1465c:	vcvt.f64.f32	d1, s27
   14660:	add	sl, r3, r5
   14664:	vcvt.f64.s32	d8, s12
   14668:	vdiv.f64	d8, d8, d11
   1466c:	vmov.f64	d0, d8
   14670:	bl	117dc <pow@plt>
   14674:	vldr	s14, [r4, #244]	; 0xf4
   14678:	vcvt.f64.f32	d7, s14
   1467c:	vmul.f64	d0, d0, d7
   14680:	vcmpe.f64	d0, d9
   14684:	vmrs	APSR_nzcv, fpscr
   14688:	vmulmi.f64	d0, d0, d10
   1468c:	movwpl	r2, #65535	; 0xffff
   14690:	vcvtmi.u32.f64	s13, d0
   14694:	vmovmi	r2, s13
   14698:	vcmp.f32	s26, s24
   1469c:	uxthmi	r2, r2
   146a0:	vmrs	APSR_nzcv, fpscr
   146a4:	strh	r2, [sl]
   146a8:	beq	145d4 <ceil@plt+0x2a8c>
   146ac:	ldr	r3, [r7, #8]
   146b0:	vmov.f64	d0, d8
   146b4:	add	sl, r3, r5
   146b8:	vcvt.f64.f32	d1, s26
   146bc:	bl	117dc <pow@plt>
   146c0:	vldr	s14, [r4, #244]	; 0xf4
   146c4:	vcvt.f64.f32	d7, s14
   146c8:	vmul.f64	d0, d0, d7
   146cc:	vcmpe.f64	d0, d9
   146d0:	vmrs	APSR_nzcv, fpscr
   146d4:	vmulmi.f64	d0, d0, d10
   146d8:	movwpl	r2, #65535	; 0xffff
   146dc:	vcvtmi.u32.f64	s9, d0
   146e0:	vmovmi	r2, s9
   146e4:	vcmp.f32	s25, s24
   146e8:	uxthmi	r2, r2
   146ec:	vmrs	APSR_nzcv, fpscr
   146f0:	strh	r2, [sl]
   146f4:	beq	14604 <ceil@plt+0x2abc>
   146f8:	ldr	r3, [r7, #12]
   146fc:	vmov.f64	d0, d8
   14700:	add	r6, r6, #1
   14704:	add	sl, r3, r5
   14708:	add	r5, r5, #2
   1470c:	vcvt.f64.f32	d1, s25
   14710:	bl	117dc <pow@plt>
   14714:	vldr	s14, [r4, #244]	; 0xf4
   14718:	vcvt.f64.f32	d7, s14
   1471c:	vmul.f64	d0, d0, d7
   14720:	vcmpe.f64	d0, d9
   14724:	vmrs	APSR_nzcv, fpscr
   14728:	vmulmi.f64	d0, d0, d10
   1472c:	movwpl	r2, #65535	; 0xffff
   14730:	vcvtmi.u32.f64	s12, d0
   14734:	vmovmi	r2, s12
   14738:	uxthmi	r2, r2
   1473c:	cmp	r6, r8
   14740:	strh	r2, [sl]
   14744:	bne	14638 <ceil@plt+0x2af0>
   14748:	ldr	ip, [fp, #-268]	; 0xfffffef4
   1474c:	mov	r2, r7
   14750:	ldr	r1, [r9, #8]
   14754:	ldr	r0, [ip, #24]
   14758:	bl	1180c <XRRSetCrtcGamma@plt>
   1475c:	mov	r0, r7
   14760:	bl	118a8 <free@plt>
   14764:	ldr	r4, [r4]
   14768:	cmp	r4, #0
   1476c:	bne	144fc <ceil@plt+0x29b4>
   14770:	ldr	r4, [fp, #-300]	; 0xfffffed4
   14774:	ldr	r3, [r4, #8]
   14778:	cmp	r3, #0
   1477c:	beq	1478c <ceil@plt+0x2c44>
   14780:	ldr	r4, [fp, #-268]	; 0xfffffef4
   14784:	ldr	r0, [r4, #24]
   14788:	bl	117ac <XGrabServer@plt>
   1478c:	ldr	ip, [fp, #-268]	; 0xfffffef4
   14790:	ldr	r3, [ip, #36]	; 0x24
   14794:	ldr	r3, [r3, #8]
   14798:	cmp	r3, #0
   1479c:	ble	14894 <ceil@plt+0x2d4c>
   147a0:	mov	r5, #0
   147a4:	movw	r6, #53664	; 0xd1a0
   147a8:	mov	r7, r5
   147ac:	movt	r6, #2
   147b0:	mov	r9, #2
   147b4:	mov	r8, #1
   147b8:	b	14848 <ceil@plt+0x2d00>
   147bc:	nop	{0}
   147c0:	strbtvs	r6, [r6], -r6, ror #12
   147c4:	eorsmi	r6, r9, r6, ror #12
   147c8:	andeq	r0, r0, r0
   147cc:	rscmi	pc, pc, r0, ror #31
   147d0:	ldrdeq	sl, [r1], -r0
   147d4:	ldrh	r1, [sl, #24]
   147d8:	add	r2, r4, #52	; 0x34
   147dc:	sub	r3, fp, #204	; 0xcc
   147e0:	bl	11dbc <ceil@plt+0x274>
   147e4:	ldr	r1, [sl, #4]
   147e8:	ldr	r2, [fp, #-196]	; 0xffffff3c
   147ec:	ldr	r3, [r6, #96]	; 0x60
   147f0:	add	r2, r1, r2
   147f4:	ldr	r1, [sl, #8]
   147f8:	cmp	r2, r3
   147fc:	ldr	r2, [fp, #-192]	; 0xffffff40
   14800:	bgt	14814 <ceil@plt+0x2ccc>
   14804:	ldr	r3, [r6, #100]	; 0x64
   14808:	add	r2, r1, r2
   1480c:	cmp	r2, r3
   14810:	ble	1482c <ceil@plt+0x2ce4>
   14814:	str	r8, [r4, #16]
   14818:	add	r0, r4, #8
   1481c:	add	r1, r4, #12
   14820:	bl	11ca0 <ceil@plt+0x158>
   14824:	cmp	r0, #0
   14828:	bne	14b88 <ceil@plt+0x3040>
   1482c:	ldr	r4, [fp, #-268]	; 0xfffffef4
   14830:	add	r7, r7, #1
   14834:	add	r5, r5, #148	; 0x94
   14838:	ldr	r3, [r4, #36]	; 0x24
   1483c:	ldr	r3, [r3, #8]
   14840:	cmp	r7, r3
   14844:	bge	14894 <ceil@plt+0x2d4c>
   14848:	ldr	ip, [fp, #-268]	; 0xfffffef4
   1484c:	ldr	r4, [ip, #8]
   14850:	add	r4, r4, r5
   14854:	ldr	sl, [r4, #20]
   14858:	ldr	r3, [sl, #20]
   1485c:	cmp	r3, #0
   14860:	beq	1482c <ceil@plt+0x2ce4>
   14864:	ldr	r2, [r4, #24]
   14868:	cmp	r2, #0
   1486c:	beq	14818 <ceil@plt+0x2cd0>
   14870:	sub	r0, fp, #204	; 0xcc
   14874:	str	r9, [fp, #-204]	; 0xffffff34
   14878:	str	r3, [fp, #-196]	; 0xffffff3c
   1487c:	bl	18874 <ceil@plt+0x6d2c>
   14880:	cmp	r0, #0
   14884:	bne	147d4 <ceil@plt+0x2c8c>
   14888:	ldr	r1, [r4, #12]
   1488c:	mov	r0, #3
   14890:	bl	18214 <ceil@plt+0x66cc>
   14894:	ldr	ip, [fp, #-268]	; 0xfffffef4
   14898:	movw	r1, #53664	; 0xd1a0
   1489c:	ldr	r4, [fp, #-300]	; 0xfffffed4
   148a0:	movt	r1, #2
   148a4:	ldr	r0, [ip, #24]
   148a8:	ldr	r2, [r4, #4]
   148ac:	ldr	r3, [ip, #96]	; 0x60
   148b0:	ldr	r0, [r0, #140]	; 0x8c
   148b4:	add	ip, r2, r2, lsl #2
   148b8:	add	r0, r0, ip, lsl #4
   148bc:	ldr	ip, [r0, #12]
   148c0:	cmp	ip, r3
   148c4:	beq	14b54 <ceil@plt+0x300c>
   148c8:	ldr	ip, [fp, #-268]	; 0xfffffef4
   148cc:	ldr	r1, [ip, #28]
   148d0:	movw	ip, #53664	; 0xd1a0
   148d4:	movt	ip, #2
   148d8:	cmp	r1, #0
   148dc:	beq	14910 <ceil@plt+0x2dc8>
   148e0:	ldr	lr, [ip, #100]	; 0x64
   148e4:	movw	r1, #46696	; 0xb668
   148e8:	mov	r0, #1
   148ec:	movt	r1, #1
   148f0:	str	lr, [sp]
   148f4:	ldr	lr, [ip, #104]	; 0x68
   148f8:	str	lr, [sp, #4]
   148fc:	ldr	lr, [ip, #108]	; 0x6c
   14900:	str	lr, [sp, #8]
   14904:	ldrd	r4, [ip, #112]	; 0x70
   14908:	strd	r4, [sp, #16]
   1490c:	bl	117f4 <__printf_chk@plt>
   14910:	ldr	r4, [fp, #-268]	; 0xfffffef4
   14914:	movw	ip, #53664	; 0xd1a0
   14918:	movt	ip, #2
   1491c:	ldr	r3, [r4, #32]
   14920:	cmp	r3, #0
   14924:	bne	1494c <ceil@plt+0x2e04>
   14928:	ldr	lr, [ip, #104]	; 0x68
   1492c:	ldr	r0, [ip, #24]
   14930:	ldr	r1, [ip, #40]	; 0x28
   14934:	ldr	r2, [ip, #96]	; 0x60
   14938:	ldr	r3, [ip, #100]	; 0x64
   1493c:	str	lr, [sp]
   14940:	ldr	ip, [ip, #108]	; 0x6c
   14944:	str	ip, [sp, #4]
   14948:	bl	11980 <XRRSetScreenSize@plt>
   1494c:	ldr	ip, [fp, #-268]	; 0xfffffef4
   14950:	ldr	r3, [ip, #36]	; 0x24
   14954:	ldr	r3, [r3, #8]
   14958:	cmp	r3, #0
   1495c:	ble	14ac0 <ceil@plt+0x2f78>
   14960:	ldr	sl, [fp, #-268]	; 0xfffffef4
   14964:	mov	r6, #0
   14968:	movw	r5, #53664	; 0xd1a0
   1496c:	movt	r5, #2
   14970:	mov	r7, r6
   14974:	ldr	r9, [sl, #8]
   14978:	add	r9, r9, r6
   1497c:	ldr	r3, [r9, #16]
   14980:	cmp	r3, #0
   14984:	beq	14aa8 <ceil@plt+0x2f60>
   14988:	ldr	r3, [r9, #24]
   1498c:	cmp	r3, #0
   14990:	beq	14aa8 <ceil@plt+0x2f60>
   14994:	ldr	r8, [r9, #48]	; 0x30
   14998:	mov	r1, #4
   1499c:	str	r3, [fp, #-392]	; 0xfffffe78
   149a0:	mov	r0, r8
   149a4:	bl	11830 <calloc@plt>
   149a8:	ldr	r3, [fp, #-392]	; 0xfffffe78
   149ac:	subs	r4, r0, #0
   149b0:	beq	14b4c <ceil@plt+0x3004>
   149b4:	cmp	r8, #0
   149b8:	ble	149ec <ceil@plt+0x2ea4>
   149bc:	mov	r3, #0
   149c0:	mov	r2, r3
   149c4:	ldr	r1, [r9, #44]	; 0x2c
   149c8:	add	r2, r2, #1
   149cc:	ldr	r1, [r1, r3]
   149d0:	ldr	r1, [r1, #20]
   149d4:	str	r1, [r4, r3]
   149d8:	add	r3, r3, #4
   149dc:	ldr	r1, [r9, #48]	; 0x30
   149e0:	cmp	r2, r1
   149e4:	blt	149c4 <ceil@plt+0x2e7c>
   149e8:	ldr	r3, [r9, #24]
   149ec:	ldr	r2, [sl, #28]
   149f0:	ldr	r8, [r3]
   149f4:	cmp	r2, #0
   149f8:	bne	14bb0 <ceil@plt+0x3068>
   149fc:	ldr	r3, [sl, #32]
   14a00:	cmp	r3, #0
   14a04:	bne	14ba4 <ceil@plt+0x305c>
   14a08:	add	r3, r9, #100	; 0x64
   14a0c:	add	r0, r9, #52	; 0x34
   14a10:	str	r3, [fp, #-392]	; 0xfffffe78
   14a14:	mov	r1, r3
   14a18:	bl	181ac <ceil@plt+0x6664>
   14a1c:	ldr	r3, [fp, #-392]	; 0xfffffe78
   14a20:	cmp	r0, #0
   14a24:	beq	14b3c <ceil@plt+0x2ff4>
   14a28:	ldr	ip, [r9, #32]
   14a2c:	mov	r3, #0
   14a30:	ldr	r0, [sl, #24]
   14a34:	ldr	r1, [sl, #36]	; 0x24
   14a38:	ldr	r2, [r9, #8]
   14a3c:	str	ip, [sp]
   14a40:	ldr	ip, [r9, #36]	; 0x24
   14a44:	str	r8, [sp, #8]
   14a48:	str	ip, [sp, #4]
   14a4c:	ldrh	ip, [r9, #40]	; 0x28
   14a50:	str	r4, [sp, #16]
   14a54:	str	ip, [sp, #12]
   14a58:	ldr	ip, [r9, #48]	; 0x30
   14a5c:	str	ip, [sp, #20]
   14a60:	bl	11740 <XRRSetCrtcConfig@plt>
   14a64:	cmp	r0, #0
   14a68:	bne	14b24 <ceil@plt+0x2fdc>
   14a6c:	ldr	r3, [r9, #28]
   14a70:	cmp	r3, #0
   14a74:	beq	14ba4 <ceil@plt+0x305c>
   14a78:	ldr	r2, [r5, #76]	; 0x4c
   14a7c:	cmp	r2, #0
   14a80:	beq	14b98 <ceil@plt+0x3050>
   14a84:	ldr	r1, [r5, #36]	; 0x24
   14a88:	ldr	r2, [r9, #8]
   14a8c:	ldr	r0, [r5, #24]
   14a90:	bl	11920 <XRRSetPanning@plt>
   14a94:	mov	r8, r0
   14a98:	mov	r0, r4
   14a9c:	bl	118a8 <free@plt>
   14aa0:	cmp	r8, #0
   14aa4:	bne	14b90 <ceil@plt+0x3048>
   14aa8:	ldr	r3, [sl, #36]	; 0x24
   14aac:	add	r7, r7, #1
   14ab0:	add	r6, r6, #148	; 0x94
   14ab4:	ldr	r3, [r3, #8]
   14ab8:	cmp	r7, r3
   14abc:	blt	14974 <ceil@plt+0x2e2c>
   14ac0:	ldr	r4, [fp, #-268]	; 0xfffffef4
   14ac4:	movw	r3, #53664	; 0xd1a0
   14ac8:	movt	r3, #2
   14acc:	ldr	r2, [r4, #92]	; 0x5c
   14ad0:	cmp	r2, #0
   14ad4:	bne	1344c <ceil@plt+0x1904>
   14ad8:	ldr	r4, [r3]
   14adc:	cmp	r4, #0
   14ae0:	beq	1345c <ceil@plt+0x1914>
   14ae4:	ldr	r5, [fp, #-268]	; 0xfffffef4
   14ae8:	b	14af8 <ceil@plt+0x2fb0>
   14aec:	ldr	r4, [r4]
   14af0:	cmp	r4, #0
   14af4:	beq	1345c <ceil@plt+0x1914>
   14af8:	ldr	r3, [r4, #4]
   14afc:	tst	r3, #4096	; 0x1000
   14b00:	beq	14aec <ceil@plt+0x2fa4>
   14b04:	ldr	r3, [r4, #248]	; 0xf8
   14b08:	cmp	r3, #0
   14b0c:	beq	14aec <ceil@plt+0x2fa4>
   14b10:	ldr	r0, [r5, #24]
   14b14:	ldr	r1, [r5, #40]	; 0x28
   14b18:	ldr	r2, [r4, #20]
   14b1c:	bl	119e0 <XRRSetOutputPrimary@plt>
   14b20:	b	14aec <ceil@plt+0x2fa4>
   14b24:	mov	r8, r0
   14b28:	mov	r0, r4
   14b2c:	bl	118a8 <free@plt>
   14b30:	mov	r0, r8
   14b34:	ldr	r1, [r9, #12]
   14b38:	bl	18214 <ceil@plt+0x66cc>
   14b3c:	mov	r1, r3
   14b40:	add	r0, r9, #8
   14b44:	bl	11d28 <ceil@plt+0x1e0>
   14b48:	b	14a28 <ceil@plt+0x2ee0>
   14b4c:	mov	r0, #11
   14b50:	b	14b34 <ceil@plt+0x2fec>
   14b54:	ldr	lr, [r0, #16]
   14b58:	ldr	ip, [r1, #100]	; 0x64
   14b5c:	cmp	lr, ip
   14b60:	bne	148c8 <ceil@plt+0x2d80>
   14b64:	ldr	lr, [r0, #20]
   14b68:	ldr	ip, [r1, #104]	; 0x68
   14b6c:	cmp	lr, ip
   14b70:	bne	148c8 <ceil@plt+0x2d80>
   14b74:	ldr	r0, [r0, #24]
   14b78:	ldr	r1, [r1, #108]	; 0x6c
   14b7c:	cmp	r0, r1
   14b80:	bne	148c8 <ceil@plt+0x2d80>
   14b84:	b	1494c <ceil@plt+0x2e04>
   14b88:	ldr	r1, [r4, #12]
   14b8c:	bl	18214 <ceil@plt+0x66cc>
   14b90:	mov	r0, r8
   14b94:	b	14b34 <ceil@plt+0x2fec>
   14b98:	movw	r0, #46768	; 0xb6b0
   14b9c:	movt	r0, #1
   14ba0:	bl	17ce4 <ceil@plt+0x619c>
   14ba4:	mov	r0, r4
   14ba8:	bl	118a8 <free@plt>
   14bac:	b	14aa8 <ceil@plt+0x2f60>
   14bb0:	mov	r0, r3
   14bb4:	str	r3, [fp, #-392]	; 0xfffffe78
   14bb8:	bl	179a8 <ceil@plt+0x5e60>
   14bbc:	ldr	r3, [fp, #-392]	; 0xfffffe78
   14bc0:	ldr	r2, [r9, #12]
   14bc4:	movw	r1, #46732	; 0xb68c
   14bc8:	mov	r0, #1
   14bcc:	movt	r1, #1
   14bd0:	ldr	r3, [r3, #44]	; 0x2c
   14bd4:	vstr	d0, [sp]
   14bd8:	ldr	ip, [r9, #32]
   14bdc:	str	ip, [sp, #8]
   14be0:	ldr	ip, [r9, #36]	; 0x24
   14be4:	str	ip, [sp, #12]
   14be8:	bl	117f4 <__printf_chk@plt>
   14bec:	ldr	r3, [r9, #48]	; 0x30
   14bf0:	cmp	r3, #0
   14bf4:	movgt	r3, #0
   14bf8:	ble	14c30 <ceil@plt+0x30e8>
   14bfc:	ldr	r2, [r9, #44]	; 0x2c
   14c00:	mov	r0, #1
   14c04:	movw	r1, #46760	; 0xb6a8
   14c08:	movt	r1, #1
   14c0c:	ldr	r2, [r2, r3, lsl #2]
   14c10:	add	r3, r3, r0
   14c14:	ldr	r2, [r2, #16]
   14c18:	str	r3, [fp, #-392]	; 0xfffffe78
   14c1c:	bl	117f4 <__printf_chk@plt>
   14c20:	ldr	r2, [r9, #48]	; 0x30
   14c24:	ldr	r3, [fp, #-392]	; 0xfffffe78
   14c28:	cmp	r3, r2
   14c2c:	blt	14bfc <ceil@plt+0x30b4>
   14c30:	mov	r0, #10
   14c34:	bl	11818 <putchar@plt>
   14c38:	b	149fc <ceil@plt+0x2eb4>
   14c3c:	ldr	ip, [fp, #-268]	; 0xfffffef4
   14c40:	ldr	r1, [fp, #-292]	; 0xfffffedc
   14c44:	ldr	r0, [ip, #24]
   14c48:	bl	119c8 <XSync@plt>
   14c4c:	ldr	r0, [fp, #-292]	; 0xfffffedc
   14c50:	bl	11b24 <exit@plt>
   14c54:	movw	r0, #46232	; 0xb498
   14c58:	movt	r0, #1
   14c5c:	bl	17ce4 <ceil@plt+0x619c>
   14c60:	ldr	r4, [fp, #-360]	; 0xfffffe98
   14c64:	cmp	r4, #0
   14c68:	bne	15914 <ceil@plt+0x3dcc>
   14c6c:	ldr	ip, [fp, #-352]	; 0xfffffea0
   14c70:	ldr	r4, [fp, #-364]	; 0xfffffe94
   14c74:	orrs	ip, ip, r4
   14c78:	beq	14e58 <ceil@plt+0x3310>
   14c7c:	ldr	ip, [fp, #-268]	; 0xfffffef4
   14c80:	movw	r4, #53664	; 0xd1a0
   14c84:	movt	r4, #2
   14c88:	ldr	r3, [ip, #68]	; 0x44
   14c8c:	cmp	r3, #0
   14c90:	beq	15d30 <ceil@plt+0x41e8>
   14c94:	ldr	r0, [fp, #-356]	; 0xfffffe9c
   14c98:	bl	184e8 <ceil@plt+0x69a0>
   14c9c:	ldr	r0, [fp, #-352]	; 0xfffffea0
   14ca0:	bl	18588 <ceil@plt+0x6a40>
   14ca4:	bl	18628 <ceil@plt+0x6ae0>
   14ca8:	bl	18c3c <ceil@plt+0x70f4>
   14cac:	ldr	r3, [r4, #72]	; 0x48
   14cb0:	cmp	r3, #0
   14cb4:	beq	14e58 <ceil@plt+0x3310>
   14cb8:	ldr	r2, [r3]
   14cbc:	movw	r1, #47628	; 0xba0c
   14cc0:	mov	r0, #1
   14cc4:	movt	r1, #1
   14cc8:	bl	117f4 <__printf_chk@plt>
   14ccc:	ldr	r3, [r4, #72]	; 0x48
   14cd0:	ldr	r2, [r3]
   14cd4:	cmp	r2, #0
   14cd8:	ble	14e58 <ceil@plt+0x3310>
   14cdc:	movw	r9, #42616	; 0xa678
   14ce0:	movt	r9, #1
   14ce4:	str	r9, [fp, #-264]	; 0xfffffef8
   14ce8:	mov	r6, #0
   14cec:	ldr	r9, [fp, #-268]	; 0xfffffef4
   14cf0:	movw	r7, #46180	; 0xb464
   14cf4:	movw	sl, #42620	; 0xa67c
   14cf8:	movt	r7, #1
   14cfc:	movt	sl, #1
   14d00:	mov	r8, r6
   14d04:	ldr	r2, [r3, #4]
   14d08:	ldr	ip, [fp, #-264]	; 0xfffffef8
   14d0c:	add	r3, r2, r6
   14d10:	ldr	r0, [r9, #24]
   14d14:	ldr	r1, [r2, r6]
   14d18:	ldmib	r3, {r4, r5}
   14d1c:	cmp	r5, #0
   14d20:	moveq	ip, r7
   14d24:	cmp	r4, #0
   14d28:	mov	r5, ip
   14d2c:	moveq	r4, r7
   14d30:	movne	r4, sl
   14d34:	bl	119f8 <XGetAtomName@plt>
   14d38:	ldr	r2, [r9, #72]	; 0x48
   14d3c:	mov	r3, r5
   14d40:	movw	r1, #47644	; 0xba1c
   14d44:	movt	r1, #1
   14d48:	ldr	ip, [r2, #4]
   14d4c:	mov	r2, r8
   14d50:	str	r4, [sp]
   14d54:	add	ip, ip, r6
   14d58:	str	r0, [sp, #4]
   14d5c:	mov	r0, #1
   14d60:	ldr	lr, [ip, #24]
   14d64:	str	lr, [sp, #8]
   14d68:	ldr	lr, [ip, #32]
   14d6c:	str	lr, [sp, #12]
   14d70:	ldr	lr, [ip, #28]
   14d74:	str	lr, [sp, #16]
   14d78:	ldr	lr, [ip, #36]	; 0x24
   14d7c:	str	lr, [sp, #20]
   14d80:	ldr	lr, [ip, #16]
   14d84:	str	lr, [sp, #24]
   14d88:	ldr	ip, [ip, #20]
   14d8c:	str	ip, [sp, #28]
   14d90:	bl	117f4 <__printf_chk@plt>
   14d94:	ldr	r2, [r9, #72]	; 0x48
   14d98:	ldr	r1, [r2, #4]
   14d9c:	add	r1, r1, r6
   14da0:	ldr	r3, [r1, #12]
   14da4:	cmp	r3, #0
   14da8:	subgt	r5, fp, #204	; 0xcc
   14dac:	movgt	r4, #0
   14db0:	bgt	14de8 <ceil@plt+0x32a0>
   14db4:	b	14e38 <ceil@plt+0x32f0>
   14db8:	ldr	r2, [r0, #16]
   14dbc:	movw	r1, #47380	; 0xb914
   14dc0:	mov	r0, #1
   14dc4:	movt	r1, #1
   14dc8:	bl	117f4 <__printf_chk@plt>
   14dcc:	ldr	r2, [r9, #72]	; 0x48
   14dd0:	add	r4, r4, #1
   14dd4:	ldr	r1, [r2, #4]
   14dd8:	add	r1, r1, r6
   14ddc:	ldr	r3, [r1, #12]
   14de0:	cmp	r3, r4
   14de4:	ble	14e38 <ceil@plt+0x32f0>
   14de8:	ldr	r3, [r1, #40]	; 0x28
   14dec:	mov	r0, r5
   14df0:	mov	lr, #2
   14df4:	ldr	r3, [r3, r4, lsl #2]
   14df8:	str	r2, [fp, #-392]	; 0xfffffe78
   14dfc:	str	lr, [fp, #-204]	; 0xffffff34
   14e00:	str	r3, [fp, #-196]	; 0xffffff3c
   14e04:	bl	17a10 <ceil@plt+0x5ec8>
   14e08:	ldr	r2, [fp, #-392]	; 0xfffffe78
   14e0c:	cmp	r0, #0
   14e10:	bne	14db8 <ceil@plt+0x3270>
   14e14:	ldr	r3, [r2, #4]
   14e18:	movw	r1, #47676	; 0xba3c
   14e1c:	mov	r0, #1
   14e20:	movt	r1, #1
   14e24:	add	r3, r3, r6
   14e28:	ldr	r3, [r3, #40]	; 0x28
   14e2c:	ldr	r2, [r3, r4, lsl #2]
   14e30:	bl	117f4 <__printf_chk@plt>
   14e34:	b	14dcc <ceil@plt+0x3284>
   14e38:	mov	r0, #10
   14e3c:	add	r8, r8, #1
   14e40:	bl	11818 <putchar@plt>
   14e44:	ldr	r3, [r9, #72]	; 0x48
   14e48:	add	r6, r6, #44	; 0x2c
   14e4c:	ldr	r2, [r3]
   14e50:	cmp	r2, r8
   14e54:	bgt	14d04 <ceil@plt+0x31bc>
   14e58:	ldr	r4, [fp, #-268]	; 0xfffffef4
   14e5c:	ldr	r0, [r4, #24]
   14e60:	ldr	r1, [r4, #40]	; 0x28
   14e64:	bl	11a94 <XRRGetScreenInfo@plt>
   14e68:	subs	r8, r0, #0
   14e6c:	beq	15a60 <ceil@plt+0x3f18>
   14e70:	sub	r4, fp, #224	; 0xe0
   14e74:	str	r4, [fp, #-264]	; 0xfffffef8
   14e78:	mov	r1, r4
   14e7c:	bl	11a34 <XRRConfigCurrentConfiguration@plt>
   14e80:	sub	r1, fp, #220	; 0xdc
   14e84:	mov	sl, r0
   14e88:	mov	r0, r8
   14e8c:	bl	11a04 <XRRConfigSizes@plt>
   14e90:	ldr	ip, [fp, #-344]	; 0xfffffea8
   14e94:	cmp	ip, #0
   14e98:	mov	r7, r0
   14e9c:	bne	14f70 <ceil@plt+0x3428>
   14ea0:	ldr	ip, [fp, #-276]	; 0xfffffeec
   14ea4:	cmn	ip, #1
   14ea8:	streq	sl, [fp, #-276]	; 0xfffffeec
   14eac:	beq	14ec0 <ceil@plt+0x3378>
   14eb0:	ldr	ip, [fp, #-220]	; 0xffffff24
   14eb4:	ldr	r4, [fp, #-276]	; 0xfffffeec
   14eb8:	cmp	r4, ip
   14ebc:	bge	15a34 <ceil@plt+0x3eec>
   14ec0:	ldr	ip, [fp, #-284]	; 0xfffffee4
   14ec4:	cmn	ip, #1
   14ec8:	beq	15f88 <ceil@plt+0x4440>
   14ecc:	mov	r0, r8
   14ed0:	bl	118f0 <XRRConfigCurrentRate@plt>
   14ed4:	vcmpe.f64	d8, #0.0
   14ed8:	vmrs	APSR_nzcv, fpscr
   14edc:	vmov	s18, r0
   14ee0:	bmi	15a68 <ceil@plt+0x3f20>
   14ee4:	ldr	r1, [fp, #-276]	; 0xfffffeec
   14ee8:	mov	r0, r8
   14eec:	sub	r2, fp, #216	; 0xd8
   14ef0:	bl	11884 <XRRConfigRates@plt>
   14ef4:	ldr	r1, [fp, #-216]	; 0xffffff28
   14ef8:	cmp	r1, #0
   14efc:	ble	1625c <ceil@plt+0x4714>
   14f00:	ldrsh	lr, [r0]
   14f04:	vmov	s14, lr
   14f08:	vcvt.f64.s32	d7, s14
   14f0c:	vcmp.f64	d7, d8
   14f10:	vmrs	APSR_nzcv, fpscr
   14f14:	beq	15a78 <ceil@plt+0x3f30>
   14f18:	mov	r2, r0
   14f1c:	mov	r3, #0
   14f20:	b	14f3c <ceil@plt+0x33f4>
   14f24:	ldrsh	r0, [r2, #2]!
   14f28:	vmov	s14, r0
   14f2c:	vcvt.f64.s32	d7, s14
   14f30:	vcmp.f64	d7, d8
   14f34:	vmrs	APSR_nzcv, fpscr
   14f38:	beq	15a78 <ceil@plt+0x3f30>
   14f3c:	add	r3, r3, #1
   14f40:	cmp	r3, r1
   14f44:	bne	14f24 <ceil@plt+0x33dc>
   14f48:	movw	r3, #53656	; 0xd198
   14f4c:	movt	r3, #2
   14f50:	movw	r2, #47756	; 0xba8c
   14f54:	mov	r1, #1
   14f58:	ldr	r0, [r3]
   14f5c:	movt	r2, #1
   14f60:	vstr	d8, [sp]
   14f64:	bl	11a10 <__fprintf_chk@plt>
   14f68:	mov	r0, #1
   14f6c:	bl	11b24 <exit@plt>
   14f70:	ldr	r0, [fp, #-220]	; 0xffffff24
   14f74:	ldr	r3, [fp, #-248]	; 0xffffff08
   14f78:	cmp	r0, #0
   14f7c:	ble	1506c <ceil@plt+0x3524>
   14f80:	mov	r4, #0
   14f84:	ldr	r1, [fp, #-244]	; 0xffffff0c
   14f88:	str	r4, [fp, #-276]	; 0xfffffeec
   14f8c:	mov	r2, r4
   14f90:	mov	ip, r4
   14f94:	b	14fa8 <ceil@plt+0x3460>
   14f98:	add	ip, ip, #1
   14f9c:	add	r2, r2, #16
   14fa0:	cmp	ip, r0
   14fa4:	beq	15070 <ceil@plt+0x3528>
   14fa8:	ldr	lr, [r7, r2]
   14fac:	cmp	lr, r3
   14fb0:	bne	14f98 <ceil@plt+0x3450>
   14fb4:	add	lr, r7, r2
   14fb8:	ldr	lr, [lr, #4]
   14fbc:	cmp	lr, r1
   14fc0:	bne	14f98 <ceil@plt+0x3450>
   14fc4:	str	ip, [fp, #-276]	; 0xfffffeec
   14fc8:	b	14ec0 <ceil@plt+0x3378>
   14fcc:	movw	r3, #53656	; 0xd198
   14fd0:	movt	r3, #2
   14fd4:	movw	r0, #46104	; 0xb418
   14fd8:	mov	r1, #1
   14fdc:	ldr	r3, [r3]
   14fe0:	movt	r0, #1
   14fe4:	mov	r2, #24
   14fe8:	bl	11998 <fwrite@plt>
   14fec:	mov	r0, #1
   14ff0:	bl	11b24 <exit@plt>
   14ff4:	ldrne	r3, [r4, #48]	; 0x30
   14ff8:	bne	1233c <ceil@plt+0x7f4>
   14ffc:	ldr	r2, [fp, #-236]	; 0xffffff14
   15000:	cmp	r2, #1
   15004:	ble	1502c <ceil@plt+0x34e4>
   15008:	cmp	r2, #2
   1500c:	str	r3, [r4, #48]	; 0x30
   15010:	ble	1502c <ceil@plt+0x34e4>
   15014:	cmp	r2, #3
   15018:	str	r3, [r4, #76]	; 0x4c
   1501c:	ble	1502c <ceil@plt+0x34e4>
   15020:	cmp	r2, #4
   15024:	str	r3, [r4, #44]	; 0x2c
   15028:	bgt	12330 <ceil@plt+0x7e8>
   1502c:	ldr	r4, [fp, #-268]	; 0xfffffef4
   15030:	ldr	r3, [r4, #48]	; 0x30
   15034:	b	1233c <ceil@plt+0x7f4>
   15038:	movw	r0, #46184	; 0xb468
   1503c:	movt	r0, #1
   15040:	bl	17ce4 <ceil@plt+0x619c>
   15044:	movw	r1, #53656	; 0xd198
   15048:	movt	r1, #2
   1504c:	movw	r2, #46060	; 0xb3ec
   15050:	movt	r2, #1
   15054:	ldr	r0, [r1]
   15058:	mov	r1, #1
   1505c:	str	ip, [sp]
   15060:	bl	11a10 <__fprintf_chk@plt>
   15064:	mov	r0, #1
   15068:	bl	11b24 <exit@plt>
   1506c:	ldr	r1, [fp, #-244]	; 0xffffff0c
   15070:	movw	r0, #53656	; 0xd198
   15074:	movt	r0, #2
   15078:	movw	r2, #48596	; 0xbdd4
   1507c:	movt	r2, #1
   15080:	ldr	r0, [r0]
   15084:	str	r1, [sp]
   15088:	mov	r1, #1
   1508c:	bl	11a10 <__fprintf_chk@plt>
   15090:	mov	r0, #1
   15094:	bl	11b24 <exit@plt>
   15098:	mov	r2, ip
   1509c:	str	r0, [sp]
   150a0:	movw	r0, #46396	; 0xb53c
   150a4:	movt	r0, #1
   150a8:	bl	17ce4 <ceil@plt+0x619c>
   150ac:	mov	r3, #0
   150b0:	str	r3, [r9, #48]	; 0x30
   150b4:	ldr	ip, [fp, #-268]	; 0xfffffef4
   150b8:	ldr	r0, [ip]
   150bc:	cmp	r0, #0
   150c0:	beq	150dc <ceil@plt+0x3594>
   150c4:	mov	r3, r0
   150c8:	ldr	r2, [r3, #48]	; 0x30
   150cc:	str	r2, [r3, #52]	; 0x34
   150d0:	ldr	r3, [r3]
   150d4:	cmp	r3, #0
   150d8:	bne	150c8 <ceil@plt+0x3580>
   150dc:	cmp	r6, #0
   150e0:	ble	15114 <ceil@plt+0x35cc>
   150e4:	ldr	ip, [fp, #-268]	; 0xfffffef4
   150e8:	add	r7, r7, r4
   150ec:	mov	r3, r4
   150f0:	ldr	r2, [ip, #8]
   150f4:	mov	ip, #0
   150f8:	ldr	r1, [r2, #20]
   150fc:	add	r2, r2, #148	; 0x94
   15100:	ldr	lr, [r1, #28]
   15104:	str	lr, [r3], #4
   15108:	cmp	r3, r7
   1510c:	str	ip, [r1, #28]
   15110:	bne	150f8 <ceil@plt+0x35b0>
   15114:	bl	18aec <ceil@plt+0x6fa4>
   15118:	ldr	ip, [fp, #-268]	; 0xfffffef4
   1511c:	movw	r3, #53664	; 0xd1a0
   15120:	movt	r3, #2
   15124:	ldr	r2, [ip, #4]
   15128:	cmp	r2, #0
   1512c:	addgt	r2, r4, r2, lsl #2
   15130:	ldrgt	r3, [r3, #8]
   15134:	ble	15150 <ceil@plt+0x3608>
   15138:	ldr	r0, [r4], #4
   1513c:	add	r3, r3, #148	; 0x94
   15140:	ldr	r1, [r3, #-128]	; 0xffffff80
   15144:	cmp	r4, r2
   15148:	str	r0, [r1, #28]
   1514c:	bne	15138 <ceil@plt+0x35f0>
   15150:	ldr	r4, [fp, #-268]	; 0xfffffef4
   15154:	ldr	r3, [r4]
   15158:	cmp	r3, #0
   1515c:	movne	r2, #1
   15160:	bne	15190 <ceil@plt+0x3648>
   15164:	b	141ac <ceil@plt+0x2664>
   15168:	ldr	r1, [r3, #4]
   1516c:	cmp	r1, #0
   15170:	bne	15184 <ceil@plt+0x363c>
   15174:	ldr	r0, [r3, #48]	; 0x30
   15178:	ldr	r1, [r3, #52]	; 0x34
   1517c:	cmp	r0, r1
   15180:	strne	r2, [r3, #4]
   15184:	ldr	r3, [r3]
   15188:	cmp	r3, #0
   1518c:	beq	141ac <ceil@plt+0x2664>
   15190:	ldr	r1, [r3, #80]	; 0x50
   15194:	cmp	r1, #0
   15198:	beq	15168 <ceil@plt+0x3620>
   1519c:	ldr	r1, [r3, #48]	; 0x30
   151a0:	cmp	r1, #0
   151a4:	bne	15168 <ceil@plt+0x3620>
   151a8:	movw	r0, #46488	; 0xb598
   151ac:	ldr	r1, [r3, #16]
   151b0:	movt	r0, #1
   151b4:	bl	17ce4 <ceil@plt+0x619c>
   151b8:	ldr	r3, [r9, #28]
   151bc:	ldr	r2, [r3, #28]
   151c0:	cmp	r2, #0
   151c4:	bgt	151f8 <ceil@plt+0x36b0>
   151c8:	b	150ac <ceil@plt+0x3564>
   151cc:	mov	r1, r9
   151d0:	str	r3, [fp, #-392]	; 0xfffffe78
   151d4:	bl	18914 <ceil@plt+0x6dcc>
   151d8:	ldr	r3, [fp, #-392]	; 0xfffffe78
   151dc:	cmp	r0, #0
   151e0:	bne	15234 <ceil@plt+0x36ec>
   151e4:	ldr	r3, [r9, #28]
   151e8:	add	sl, sl, #1
   151ec:	ldr	r2, [r3, #28]
   151f0:	cmp	sl, r2
   151f4:	bge	150ac <ceil@plt+0x3564>
   151f8:	ldr	r3, [r3, #32]
   151fc:	sub	r0, fp, #204	; 0xcc
   15200:	add	r2, r3, sl, lsl #2
   15204:	ldr	r3, [r3, sl, lsl #2]
   15208:	str	r2, [fp, #-392]	; 0xfffffe78
   1520c:	str	r8, [fp, #-204]	; 0xffffff34
   15210:	str	r3, [fp, #-196]	; 0xffffff3c
   15214:	bl	17a98 <ceil@plt+0x5f50>
   15218:	ldr	r2, [fp, #-392]	; 0xfffffe78
   1521c:	subs	r3, r0, #0
   15220:	bne	151cc <ceil@plt+0x3684>
   15224:	movw	r0, #41996	; 0xa40c
   15228:	ldr	r1, [r2]
   1522c:	movt	r0, #1
   15230:	bl	17ce4 <ceil@plt+0x619c>
   15234:	str	r3, [r9, #48]	; 0x30
   15238:	b	141a0 <ceil@plt+0x2658>
   1523c:	ldr	r4, [fp, #-268]	; 0xfffffef4
   15240:	cmp	r1, r3
   15244:	strgt	r1, [r2, #96]	; 0x60
   15248:	movw	r3, #53664	; 0xd1a0
   1524c:	movt	r3, #2
   15250:	ldr	r2, [r4, #56]	; 0x38
   15254:	cmp	r0, r2
   15258:	strlt	r2, [r3, #100]	; 0x64
   1525c:	b	14114 <ceil@plt+0x25cc>
   15260:	movw	r0, #46456	; 0xb578
   15264:	movt	r0, #1
   15268:	bl	17ce4 <ceil@plt+0x619c>
   1526c:	ldr	r2, [r1, #20]
   15270:	cmp	r2, #0
   15274:	beq	1438c <ceil@plt+0x2844>
   15278:	ldr	ip, [r4, #96]	; 0x60
   1527c:	ldmib	r3, {r0, r3}
   15280:	cmp	ip, r0
   15284:	beq	152d4 <ceil@plt+0x378c>
   15288:	vmov	s7, r3
   1528c:	vldr	d7, [pc, #860]	; 155f0 <ceil@plt+0x3aa8>
   15290:	ldr	r4, [fp, #-268]	; 0xfffffef4
   15294:	vcvt.f64.u32	d6, s7
   15298:	vmov	s7, r2
   1529c:	ldr	r3, [r4, #104]	; 0x68
   152a0:	vmul.f64	d6, d6, d7
   152a4:	vcvt.f64.u32	d7, s7
   152a8:	vdiv.f64	d7, d6, d7
   152ac:	vstr	d7, [r4, #112]	; 0x70
   152b0:	b	14394 <ceil@plt+0x284c>
   152b4:	movw	r0, #46520	; 0xb5b8
   152b8:	mov	r1, r8
   152bc:	movt	r0, #1
   152c0:	bl	17ce4 <ceil@plt+0x619c>
   152c4:	movw	r0, #46548	; 0xb5d4
   152c8:	mov	r1, r5
   152cc:	movt	r0, #1
   152d0:	bl	17ce4 <ceil@plt+0x619c>
   152d4:	ldr	r0, [r4, #100]	; 0x64
   152d8:	cmp	r0, r3
   152dc:	bne	15288 <ceil@plt+0x3740>
   152e0:	ldr	r3, [r1, #16]
   152e4:	str	r2, [r4, #108]	; 0x6c
   152e8:	str	r3, [r4, #104]	; 0x68
   152ec:	b	14394 <ceil@plt+0x284c>
   152f0:	ldr	r1, [r2, #16]
   152f4:	ldr	r0, [r3, #100]	; 0x64
   152f8:	cmp	r1, r0
   152fc:	movne	r1, r0
   15300:	vldrne	d7, [r3, #112]	; 0x70
   15304:	bne	143e8 <ceil@plt+0x28a0>
   15308:	vldr	d7, [r3, #112]	; 0x70
   1530c:	vcmp.f64	d7, #0.0
   15310:	vmrs	APSR_nzcv, fpscr
   15314:	bne	143e8 <ceil@plt+0x28a0>
   15318:	ldr	r1, [r2, #20]
   1531c:	ldr	r2, [r2, #24]
   15320:	str	r1, [r3, #104]	; 0x68
   15324:	str	r2, [r3, #108]	; 0x6c
   15328:	b	14454 <ceil@plt+0x290c>
   1532c:	movw	r0, #46600	; 0xb608
   15330:	movt	r0, #1
   15334:	bl	17ce4 <ceil@plt+0x619c>
   15338:	movw	r0, #46572	; 0xb5ec
   1533c:	movt	r0, #1
   15340:	bl	17ce4 <ceil@plt+0x619c>
   15344:	movw	r0, #46668	; 0xb64c
   15348:	movt	r0, #1
   1534c:	bl	17ce4 <ceil@plt+0x619c>
   15350:	movw	r0, #46620	; 0xb61c
   15354:	movt	r0, #1
   15358:	bl	17ce4 <ceil@plt+0x619c>
   1535c:	mov	r0, #52	; 0x34
   15360:	bl	119d4 <malloc@plt>
   15364:	str	r0, [r5, #28]
   15368:	ldr	r3, [r4, #48]	; 0x30
   1536c:	ldr	r2, [r3, #28]
   15370:	b	1448c <ceil@plt+0x2944>
   15374:	movw	r3, #53656	; 0xd198
   15378:	movt	r3, #2
   1537c:	ldr	r0, [fp, #-296]	; 0xfffffed8
   15380:	ldr	r4, [r3]
   15384:	bl	11914 <XDisplayName@plt>
   15388:	movw	r2, #46036	; 0xb3d4
   1538c:	mov	r1, #1
   15390:	movt	r2, #1
   15394:	mov	r3, r0
   15398:	mov	r0, r4
   1539c:	bl	11a10 <__fprintf_chk@plt>
   153a0:	mov	r0, #1
   153a4:	bl	11b24 <exit@plt>
   153a8:	movw	r0, #46000	; 0xb3b0
   153ac:	movt	r0, #1
   153b0:	bl	11a4c <puts@plt>
   153b4:	b	12284 <ceil@plt+0x73c>
   153b8:	mov	r0, #1
   153bc:	bl	184e8 <ceil@plt+0x69a0>
   153c0:	bl	18628 <ceil@plt+0x6ae0>
   153c4:	bl	18c3c <ceil@plt+0x70f4>
   153c8:	ldr	ip, [fp, #-268]	; 0xfffffef4
   153cc:	ldr	ip, [ip]
   153d0:	cmp	ip, #0
   153d4:	str	ip, [fp, #-320]	; 0xfffffec0
   153d8:	movwne	ip, #53664	; 0xd1a0
   153dc:	movtne	ip, #2
   153e0:	strne	ip, [fp, #-380]	; 0xfffffe84
   153e4:	beq	15794 <ceil@plt+0x3c4c>
   153e8:	ldr	r4, [fp, #-320]	; 0xfffffec0
   153ec:	ldr	r4, [r4, #8]
   153f0:	cmp	r4, #0
   153f4:	str	r4, [fp, #-308]	; 0xfffffecc
   153f8:	subne	ip, fp, #216	; 0xd8
   153fc:	subne	r4, fp, #220	; 0xdc
   15400:	strne	ip, [fp, #-384]	; 0xfffffe80
   15404:	strne	r4, [fp, #-388]	; 0xfffffe7c
   15408:	bne	154a0 <ceil@plt+0x3958>
   1540c:	b	15780 <ceil@plt+0x3c38>
   15410:	ldr	r4, [fp, #-308]	; 0xfffffecc
   15414:	movw	r1, #46756	; 0xb6a4
   15418:	sub	r2, fp, #232	; 0xe8
   1541c:	movt	r1, #1
   15420:	ldr	r0, [r4, #8]
   15424:	bl	117c4 <__isoc99_sscanf@plt>
   15428:	cmp	r0, #1
   1542c:	bne	15da8 <ceil@plt+0x4260>
   15430:	ldr	r3, [fp, #-232]	; 0xffffff18
   15434:	sub	r4, fp, #84	; 0x54
   15438:	mov	r5, #0
   1543c:	mov	r7, #32
   15440:	mov	r8, #19
   15444:	mov	ip, #1
   15448:	str	r3, [r4, #-120]!	; 0xffffff88
   1544c:	str	ip, [fp, #-288]	; 0xfffffee0
   15450:	ldr	ip, [fp, #-268]	; 0xfffffef4
   15454:	mov	lr, #0
   15458:	ldr	r2, [fp, #-372]	; 0xfffffe8c
   1545c:	mov	r3, r8
   15460:	ldr	r0, [ip, #24]
   15464:	ldr	ip, [fp, #-320]	; 0xfffffec0
   15468:	ldr	r1, [ip, #20]
   1546c:	str	r7, [sp]
   15470:	str	lr, [sp, #4]
   15474:	str	r4, [sp, #8]
   15478:	ldr	r4, [fp, #-288]	; 0xfffffee0
   1547c:	str	r4, [sp, #12]
   15480:	bl	11b00 <XRRChangeOutputProperty@plt>
   15484:	mov	r0, r5
   15488:	bl	118a8 <free@plt>
   1548c:	ldr	ip, [fp, #-308]	; 0xfffffecc
   15490:	ldr	ip, [ip]
   15494:	cmp	ip, #0
   15498:	str	ip, [fp, #-308]	; 0xfffffecc
   1549c:	beq	15780 <ceil@plt+0x3c38>
   154a0:	ldr	r4, [fp, #-268]	; 0xfffffef4
   154a4:	mov	r2, #0
   154a8:	ldr	ip, [fp, #-308]	; 0xfffffecc
   154ac:	ldr	r0, [r4, #24]
   154b0:	ldr	r1, [ip, #4]
   154b4:	bl	11a64 <XInternAtom@plt>
   154b8:	mov	r3, #0
   154bc:	mov	ip, #100	; 0x64
   154c0:	sub	lr, fp, #212	; 0xd4
   154c4:	str	r0, [fp, #-372]	; 0xfffffe8c
   154c8:	ldr	r0, [r4, #24]
   154cc:	ldr	r4, [fp, #-320]	; 0xfffffec0
   154d0:	ldr	r2, [fp, #-372]	; 0xfffffe8c
   154d4:	ldr	r1, [r4, #20]
   154d8:	sub	r4, fp, #224	; 0xe0
   154dc:	str	ip, [sp]
   154e0:	str	r3, [sp, #4]
   154e4:	str	r3, [sp, #8]
   154e8:	str	r3, [sp, #12]
   154ec:	str	lr, [sp, #16]
   154f0:	str	r4, [sp, #20]
   154f4:	ldr	ip, [fp, #-388]	; 0xfffffe7c
   154f8:	str	ip, [sp, #24]
   154fc:	sub	ip, fp, #228	; 0xe4
   15500:	ldr	r4, [fp, #-384]	; 0xfffffe80
   15504:	str	ip, [sp, #32]
   15508:	str	r4, [sp, #28]
   1550c:	bl	1171c <XRRGetOutputProperty@plt>
   15510:	cmp	r0, #0
   15514:	bne	15410 <ceil@plt+0x38c8>
   15518:	ldr	r4, [fp, #-380]	; 0xfffffe84
   1551c:	ldr	ip, [fp, #-320]	; 0xfffffec0
   15520:	ldr	r2, [fp, #-372]	; 0xfffffe8c
   15524:	ldr	r0, [r4, #24]
   15528:	ldr	r1, [ip, #20]
   1552c:	bl	11a40 <XRRQueryOutputProperty@plt>
   15530:	cmp	r0, #0
   15534:	beq	15410 <ceil@plt+0x38c8>
   15538:	ldr	r8, [fp, #-212]	; 0xffffff2c
   1553c:	ldr	r4, [fp, #-308]	; 0xfffffecc
   15540:	cmp	r8, #6
   15544:	cmpne	r8, #19
   15548:	ldr	r7, [fp, #-224]	; 0xffffff20
   1554c:	ldr	r0, [r4, #8]
   15550:	bne	15574 <ceil@plt+0x3a2c>
   15554:	cmp	r7, #16
   15558:	beq	155b0 <ceil@plt+0x3a68>
   1555c:	cmp	r7, #32
   15560:	beq	15710 <ceil@plt+0x3bc8>
   15564:	cmp	r7, #8
   15568:	moveq	ip, #1
   1556c:	streq	ip, [fp, #-296]	; 0xfffffed8
   15570:	beq	155b8 <ceil@plt+0x3a70>
   15574:	cmp	r8, #0
   15578:	beq	15410 <ceil@plt+0x38c8>
   1557c:	cmp	r8, #4
   15580:	beq	15738 <ceil@plt+0x3bf0>
   15584:	cmp	r8, #31
   15588:	bne	1548c <ceil@plt+0x3944>
   1558c:	ldr	ip, [fp, #-308]	; 0xfffffecc
   15590:	mov	r5, #0
   15594:	mov	r7, #8
   15598:	mov	r8, #31
   1559c:	ldr	r4, [ip, #8]
   155a0:	mov	r0, r4
   155a4:	bl	118fc <strlen@plt>
   155a8:	str	r0, [fp, #-288]	; 0xfffffee0
   155ac:	b	15450 <ceil@plt+0x3908>
   155b0:	mov	r4, #2
   155b4:	str	r4, [fp, #-296]	; 0xfffffed8
   155b8:	bl	11af4 <__strdup@plt>
   155bc:	movw	r1, #45952	; 0xb380
   155c0:	movt	r1, #1
   155c4:	str	r0, [fp, #-376]	; 0xfffffe88
   155c8:	bl	11a1c <strtok@plt>
   155cc:	subs	r9, r0, #0
   155d0:	beq	1572c <ceil@plt+0x3be4>
   155d4:	mov	r5, #0
   155d8:	sub	ip, fp, #204	; 0xcc
   155dc:	mov	r4, r5
   155e0:	str	ip, [fp, #-324]	; 0xfffffebc
   155e4:	ldr	r6, [fp, #-296]	; 0xfffffed8
   155e8:	str	r8, [fp, #-304]	; 0xfffffed0
   155ec:	b	15670 <ceil@plt+0x3b28>
   155f0:	strbtvs	r6, [r6], -r6, ror #12
   155f4:	eorsmi	r6, r9, r6, ror #12
   155f8:	subs	r9, r7, #16
   155fc:	rsbs	r0, r9, #0
   15600:	adcs	r0, r0, r9
   15604:	tst	r0, r3
   15608:	bne	156e0 <ceil@plt+0x3b98>
   1560c:	subs	ip, r7, #32
   15610:	rsbs	lr, ip, #0
   15614:	adcs	lr, lr, ip
   15618:	tst	lr, r3
   1561c:	bne	15648 <ceil@plt+0x3b00>
   15620:	ldr	ip, [fp, #-304]	; 0xfffffed0
   15624:	subs	r2, ip, #6
   15628:	rsbs	r3, r2, #0
   1562c:	adcs	r3, r3, r2
   15630:	tst	r3, r1
   15634:	bne	156d8 <ceil@plt+0x3b90>
   15638:	tst	r3, r0
   1563c:	bne	156e0 <ceil@plt+0x3b98>
   15640:	tst	r3, lr
   15644:	beq	15768 <ceil@plt+0x3c20>
   15648:	str	r8, [r4, r5, lsl #2]
   1564c:	ldr	r3, [fp, #-296]	; 0xfffffed8
   15650:	movw	r1, #45952	; 0xb380
   15654:	mov	r0, #0
   15658:	movt	r1, #1
   1565c:	add	r6, r6, r3
   15660:	bl	11a1c <strtok@plt>
   15664:	subs	r9, r0, #0
   15668:	beq	156ec <ceil@plt+0x3ba4>
   1566c:	mov	r5, sl
   15670:	mov	r2, #0
   15674:	mov	r0, r9
   15678:	ldr	r1, [fp, #-324]	; 0xfffffebc
   1567c:	bl	1195c <strtol@plt>
   15680:	ldr	r2, [fp, #-204]	; 0xffffff34
   15684:	cmp	r9, r2
   15688:	mov	r8, r0
   1568c:	beq	1571c <ceil@plt+0x3bd4>
   15690:	ldrb	r2, [r2]
   15694:	cmp	r2, #0
   15698:	bne	1571c <ceil@plt+0x3bd4>
   1569c:	mov	r0, r4
   156a0:	mov	r1, r6
   156a4:	bl	11adc <realloc@plt>
   156a8:	ldr	ip, [fp, #-304]	; 0xfffffed0
   156ac:	subs	sl, ip, #19
   156b0:	rsbs	r3, sl, #0
   156b4:	adcs	r3, r3, sl
   156b8:	subs	r2, r7, #8
   156bc:	rsbs	r1, r2, #0
   156c0:	add	sl, r5, #1
   156c4:	adcs	r1, r1, r2
   156c8:	str	sl, [fp, #-288]	; 0xfffffee0
   156cc:	tst	r1, r3
   156d0:	mov	r4, r0
   156d4:	beq	155f8 <ceil@plt+0x3ab0>
   156d8:	strb	r8, [r4, r5]
   156dc:	b	1564c <ceil@plt+0x3b04>
   156e0:	lsl	r5, r5, #1
   156e4:	strh	r8, [r4, r5]
   156e8:	b	1564c <ceil@plt+0x3b04>
   156ec:	ldr	r0, [fp, #-376]	; 0xfffffe88
   156f0:	ldr	r8, [fp, #-304]	; 0xfffffed0
   156f4:	bl	118a8 <free@plt>
   156f8:	cmp	r4, #0
   156fc:	beq	15574 <ceil@plt+0x3a2c>
   15700:	ldr	r8, [fp, #-212]	; 0xffffff2c
   15704:	mov	r5, r4
   15708:	ldr	r7, [fp, #-224]	; 0xffffff20
   1570c:	b	15450 <ceil@plt+0x3908>
   15710:	mov	r3, #4
   15714:	str	r3, [fp, #-296]	; 0xfffffed8
   15718:	b	155b8 <ceil@plt+0x3a70>
   1571c:	movw	r0, #41376	; 0xa1a0
   15720:	mov	r1, r9
   15724:	movt	r0, #1
   15728:	bl	17bd8 <ceil@plt+0x6090>
   1572c:	ldr	r0, [fp, #-376]	; 0xfffffe88
   15730:	bl	118a8 <free@plt>
   15734:	b	15574 <ceil@plt+0x3a2c>
   15738:	ldr	r4, [fp, #-268]	; 0xfffffef4
   1573c:	mov	r2, #0
   15740:	ldr	ip, [fp, #-308]	; 0xfffffecc
   15744:	mov	r5, r2
   15748:	ldr	r0, [r4, #24]
   1574c:	sub	r4, fp, #84	; 0x54
   15750:	ldr	r1, [ip, #8]
   15754:	bl	11a64 <XInternAtom@plt>
   15758:	mov	ip, #1
   1575c:	str	ip, [fp, #-288]	; 0xfffffee0
   15760:	str	r0, [r4, #-120]!	; 0xffffff88
   15764:	b	15450 <ceil@plt+0x3908>
   15768:	ldr	r0, [fp, #-376]	; 0xfffffe88
   1576c:	ldr	r8, [fp, #-304]	; 0xfffffed0
   15770:	bl	118a8 <free@plt>
   15774:	mov	r0, r4
   15778:	bl	118a8 <free@plt>
   1577c:	b	15574 <ceil@plt+0x3a2c>
   15780:	ldr	ip, [fp, #-320]	; 0xfffffec0
   15784:	ldr	ip, [ip]
   15788:	cmp	ip, #0
   1578c:	str	ip, [fp, #-320]	; 0xfffffec0
   15790:	bne	153e8 <ceil@plt+0x38a0>
   15794:	ldr	r4, [fp, #-264]	; 0xfffffef8
   15798:	cmp	r4, #0
   1579c:	bne	1235c <ceil@plt+0x814>
   157a0:	ldr	r4, [fp, #-268]	; 0xfffffef4
   157a4:	ldr	r1, [fp, #-264]	; 0xfffffef8
   157a8:	ldr	r0, [r4, #24]
   157ac:	bl	119c8 <XSync@plt>
   157b0:	ldr	r0, [fp, #-264]	; 0xfffffef8
   157b4:	bl	11b24 <exit@plt>
   157b8:	mov	r0, #1
   157bc:	bl	184e8 <ceil@plt+0x69a0>
   157c0:	bl	18628 <ceil@plt+0x6ae0>
   157c4:	bl	18c3c <ceil@plt+0x70f4>
   157c8:	ldr	ip, [fp, #-268]	; 0xfffffef4
   157cc:	ldr	r4, [ip, #124]	; 0x7c
   157d0:	cmp	r4, #0
   157d4:	ldrne	r5, [fp, #-268]	; 0xfffffef4
   157d8:	beq	15838 <ceil@plt+0x3cf0>
   157dc:	ldr	r3, [r4, #4]
   157e0:	cmp	r3, #3
   157e4:	ldrls	pc, [pc, r3, lsl #2]
   157e8:	b	1582c <ceil@plt+0x3ce4>
   157ec:	andeq	r5, r1, r4, lsl #17
   157f0:	andeq	r5, r1, r4, ror #16
   157f4:	muleq	r1, r8, r8
   157f8:	strdeq	r5, [r1], -ip
   157fc:	add	r0, r4, #64	; 0x40
   15800:	bl	17a10 <ceil@plt+0x5ec8>
   15804:	subs	r6, r0, #0
   15808:	beq	15ddc <ceil@plt+0x4294>
   1580c:	add	r0, r4, #80	; 0x50
   15810:	bl	18874 <ceil@plt+0x6d2c>
   15814:	cmp	r0, #0
   15818:	beq	15dcc <ceil@plt+0x4284>
   1581c:	ldr	r2, [r0]
   15820:	ldr	r1, [r6, #20]
   15824:	ldr	r0, [r5, #24]
   15828:	bl	11b30 <XRRDeleteOutputMode@plt>
   1582c:	ldr	r4, [r4]
   15830:	cmp	r4, #0
   15834:	bne	157dc <ceil@plt+0x3c94>
   15838:	ldr	ip, [fp, #-304]	; 0xfffffed0
   1583c:	ldr	lr, [fp, #-264]	; 0xfffffef8
   15840:	orr	r4, ip, lr
   15844:	ldr	ip, [fp, #-292]	; 0xfffffedc
   15848:	orrs	r4, r4, ip
   1584c:	beq	158fc <ceil@plt+0x3db4>
   15850:	ldr	r4, [fp, #-268]	; 0xfffffef4
   15854:	ldr	r3, [r4, #48]	; 0x30
   15858:	cmp	r3, #0
   1585c:	bne	12350 <ceil@plt+0x808>
   15860:	b	1235c <ceil@plt+0x814>
   15864:	add	r0, r4, #80	; 0x50
   15868:	bl	18874 <ceil@plt+0x6d2c>
   1586c:	cmp	r0, #0
   15870:	beq	158cc <ceil@plt+0x3d84>
   15874:	ldr	r1, [r0]
   15878:	ldr	r0, [r5, #24]
   1587c:	bl	118cc <XRRDestroyMode@plt>
   15880:	b	1582c <ceil@plt+0x3ce4>
   15884:	ldr	r0, [r5, #24]
   15888:	add	r2, r4, #8
   1588c:	ldr	r1, [r5, #40]	; 0x28
   15890:	bl	11ab8 <XRRCreateMode@plt>
   15894:	b	1582c <ceil@plt+0x3ce4>
   15898:	add	r0, r4, #64	; 0x40
   1589c:	bl	17a10 <ceil@plt+0x5ec8>
   158a0:	subs	r6, r0, #0
   158a4:	beq	158ec <ceil@plt+0x3da4>
   158a8:	add	r0, r4, #80	; 0x50
   158ac:	bl	18874 <ceil@plt+0x6d2c>
   158b0:	cmp	r0, #0
   158b4:	beq	158dc <ceil@plt+0x3d94>
   158b8:	ldr	r2, [r0]
   158bc:	ldr	r1, [r6, #20]
   158c0:	ldr	r0, [r5, #24]
   158c4:	bl	11b0c <XRRAddOutputMode@plt>
   158c8:	b	1582c <ceil@plt+0x3ce4>
   158cc:	movw	r0, #46132	; 0xb434
   158d0:	ldr	r1, [r4, #84]	; 0x54
   158d4:	movt	r0, #1
   158d8:	bl	17ce4 <ceil@plt+0x619c>
   158dc:	movw	r0, #46132	; 0xb434
   158e0:	ldr	r1, [r4, #84]	; 0x54
   158e4:	movt	r0, #1
   158e8:	bl	17ce4 <ceil@plt+0x619c>
   158ec:	movw	r0, #46156	; 0xb44c
   158f0:	ldr	r1, [r4, #68]	; 0x44
   158f4:	movt	r0, #1
   158f8:	bl	17ce4 <ceil@plt+0x619c>
   158fc:	ldr	ip, [fp, #-268]	; 0xfffffef4
   15900:	mov	r1, r4
   15904:	ldr	r0, [ip, #24]
   15908:	bl	119c8 <XSync@plt>
   1590c:	mov	r0, r4
   15910:	bl	11b24 <exit@plt>
   15914:	ldr	ip, [fp, #-268]	; 0xfffffef4
   15918:	movw	r4, #53664	; 0xd1a0
   1591c:	movt	r4, #2
   15920:	ldr	r5, [ip, #44]	; 0x2c
   15924:	cmp	r5, #0
   15928:	beq	15a20 <ceil@plt+0x3ed8>
   1592c:	ldr	r0, [fp, #-356]	; 0xfffffe9c
   15930:	bl	184e8 <ceil@plt+0x69a0>
   15934:	bl	18410 <ceil@plt+0x68c8>
   15938:	ldr	r3, [r4, #20]
   1593c:	cmp	r3, #0
   15940:	beq	14c6c <ceil@plt+0x3124>
   15944:	movw	r1, #47504	; 0xb990
   15948:	mov	r0, #1
   1594c:	movt	r1, #1
   15950:	ldr	r2, [r4, #16]
   15954:	bl	117f4 <__printf_chk@plt>
   15958:	ldr	r3, [r4, #16]
   1595c:	cmp	r3, #0
   15960:	ble	14c6c <ceil@plt+0x3124>
   15964:	ldr	sl, [fp, #-268]	; 0xfffffef4
   15968:	mov	r6, #0
   1596c:	movw	r8, #41092	; 0xa084
   15970:	movt	r8, #1
   15974:	mov	r7, r6
   15978:	mov	r9, #1
   1597c:	ldr	r3, [sl, #20]
   15980:	movw	r1, #47528	; 0xb9a8
   15984:	mov	r0, #1
   15988:	movt	r1, #1
   1598c:	add	r3, r3, r6
   15990:	mov	r2, r7
   15994:	mov	r5, #0
   15998:	ldr	r4, [r3, #16]
   1599c:	ldr	r3, [r3, #8]
   159a0:	ldr	ip, [r4]
   159a4:	str	ip, [sp]
   159a8:	bl	117f4 <__printf_chk@plt>
   159ac:	ldr	r2, [r4]
   159b0:	lsl	r3, r9, r5
   159b4:	tst	r3, r2
   159b8:	beq	159d4 <ceil@plt+0x3e8c>
   159bc:	add	r3, r8, r3, lsl #2
   159c0:	movw	r1, #47560	; 0xb9c8
   159c4:	mov	r0, #1
   159c8:	movt	r1, #1
   159cc:	ldr	r2, [r3, #200]	; 0xc8
   159d0:	bl	117f4 <__printf_chk@plt>
   159d4:	add	r5, r5, #1
   159d8:	cmp	r5, #4
   159dc:	bne	159ac <ceil@plt+0x3e64>
   159e0:	ldr	r0, [r4, #24]
   159e4:	movw	r1, #47568	; 0xb9d0
   159e8:	ldr	r3, [r4, #12]
   159ec:	movt	r1, #1
   159f0:	ldr	r2, [r4, #4]
   159f4:	add	r7, r7, #1
   159f8:	str	r0, [sp]
   159fc:	mov	r0, #1
   15a00:	ldr	ip, [r4, #20]
   15a04:	add	r6, r6, #20
   15a08:	str	ip, [sp, #4]
   15a0c:	bl	117f4 <__printf_chk@plt>
   15a10:	ldr	r3, [sl, #16]
   15a14:	cmp	r3, r7
   15a18:	bgt	1597c <ceil@plt+0x3e34>
   15a1c:	b	14c6c <ceil@plt+0x3124>
   15a20:	movw	r0, #47480	; 0xb978
   15a24:	movt	r0, #1
   15a28:	bl	11a4c <puts@plt>
   15a2c:	mov	r0, r5
   15a30:	bl	11b24 <exit@plt>
   15a34:	movw	r1, #53656	; 0xd198
   15a38:	movt	r1, #2
   15a3c:	mov	r3, r4
   15a40:	movw	r2, #47700	; 0xba54
   15a44:	ldr	r0, [r1]
   15a48:	movt	r2, #1
   15a4c:	str	ip, [sp]
   15a50:	mov	r1, #1
   15a54:	bl	11a10 <__fprintf_chk@plt>
   15a58:	mov	r0, #1
   15a5c:	bl	11b24 <exit@plt>
   15a60:	mov	r0, #1
   15a64:	bl	11b24 <exit@plt>
   15a68:	ldr	ip, [fp, #-276]	; 0xfffffeec
   15a6c:	cmp	sl, ip
   15a70:	beq	15fbc <ceil@plt+0x4474>
   15a74:	vldr	d8, [pc, #996]	; 15e60 <ceil@plt+0x4318>
   15a78:	ldr	r4, [fp, #-316]	; 0xfffffec4
   15a7c:	cmp	r4, #0
   15a80:	beq	15ab0 <ceil@plt+0x3f68>
   15a84:	ldr	ip, [fp, #-268]	; 0xfffffef4
   15a88:	sub	r1, fp, #212	; 0xd4
   15a8c:	sub	r2, fp, #204	; 0xcc
   15a90:	ldr	r0, [ip, #24]
   15a94:	bl	11860 <XRRQueryVersion@plt>
   15a98:	movw	r1, #47800	; 0xbab8
   15a9c:	mov	r0, #1
   15aa0:	movt	r1, #1
   15aa4:	ldr	r2, [fp, #-212]	; 0xffffff2c
   15aa8:	ldr	r3, [fp, #-204]	; 0xffffff34
   15aac:	bl	117f4 <__printf_chk@plt>
   15ab0:	ldr	r4, [fp, #-328]	; 0xfffffeb8
   15ab4:	ldr	ip, [fp, #-312]	; 0xfffffec8
   15ab8:	orrs	r4, r4, ip
   15abc:	bne	15e74 <ceil@plt+0x432c>
   15ac0:	ldr	r1, [fp, #-264]	; 0xfffffef8
   15ac4:	mov	r0, r8
   15ac8:	bl	11aac <XRRConfigRotations@plt>
   15acc:	ldr	r4, [fp, #-340]	; 0xfffffeac
   15ad0:	cmp	r4, #0
   15ad4:	mov	r5, r0
   15ad8:	beq	15aec <ceil@plt+0x3fa4>
   15adc:	ldrh	r3, [fp, #-224]	; 0xffffff20
   15ae0:	tst	r3, #16
   15ae4:	moveq	r4, #16
   15ae8:	movne	r4, #0
   15aec:	ldr	ip, [fp, #-272]	; 0xfffffef0
   15af0:	cmp	ip, #0
   15af4:	beq	15b04 <ceil@plt+0x3fbc>
   15af8:	ldrh	r3, [fp, #-224]	; 0xffffff20
   15afc:	tst	r3, #32
   15b00:	orreq	r4, r4, #32
   15b04:	ldr	ip, [fp, #-312]	; 0xfffffec8
   15b08:	cmp	ip, #0
   15b0c:	beq	15c1c <ceil@plt+0x40d4>
   15b10:	ldrh	r0, [fp, #-224]	; 0xffffff20
   15b14:	tst	r0, #15
   15b18:	movweq	r2, #42020	; 0xa424
   15b1c:	movteq	r2, #1
   15b20:	beq	15b2c <ceil@plt+0x3fe4>
   15b24:	bl	18170 <ceil@plt+0x6628>
   15b28:	mov	r2, r0
   15b2c:	movw	r1, #47932	; 0xbb3c
   15b30:	mov	r0, #1
   15b34:	movt	r1, #1
   15b38:	bl	117f4 <__printf_chk@plt>
   15b3c:	ldrh	r3, [fp, #-224]	; 0xffffff20
   15b40:	and	r3, r3, #48	; 0x30
   15b44:	cmp	r3, #16
   15b48:	beq	162c4 <ceil@plt+0x477c>
   15b4c:	bls	15d14 <ceil@plt+0x41cc>
   15b50:	cmp	r3, #32
   15b54:	movweq	r2, #42044	; 0xa43c
   15b58:	movteq	r2, #1
   15b5c:	beq	15b70 <ceil@plt+0x4028>
   15b60:	cmp	r3, #48	; 0x30
   15b64:	movweq	r2, #42052	; 0xa444
   15b68:	movteq	r2, #1
   15b6c:	bne	15d24 <ceil@plt+0x41dc>
   15b70:	movw	r1, #47956	; 0xbb54
   15b74:	mov	r0, #1
   15b78:	movt	r1, #1
   15b7c:	ldr	r7, [pc, #740]	; 15e68 <ceil@plt+0x4320>
   15b80:	bl	117f4 <__printf_chk@plt>
   15b84:	movw	r1, #47984	; 0xbb70
   15b88:	mov	r0, #1
   15b8c:	movt	r1, #1
   15b90:	bl	117f4 <__printf_chk@plt>
   15b94:	mov	r6, #0
   15b98:	asr	r3, r5, r6
   15b9c:	tst	r3, #1
   15ba0:	beq	15bb8 <ceil@plt+0x4070>
   15ba4:	movw	r1, #48008	; 0xbb88
   15ba8:	mov	r0, #1
   15bac:	movt	r1, #1
   15bb0:	ldr	r2, [r7, r6, lsl #2]
   15bb4:	bl	117f4 <__printf_chk@plt>
   15bb8:	add	r6, r6, #1
   15bbc:	cmp	r6, #4
   15bc0:	bne	15b98 <ceil@plt+0x4050>
   15bc4:	mov	r0, #10
   15bc8:	bl	11818 <putchar@plt>
   15bcc:	movw	r1, #48012	; 0xbb8c
   15bd0:	mov	r0, #1
   15bd4:	movt	r1, #1
   15bd8:	bl	117f4 <__printf_chk@plt>
   15bdc:	tst	r5, #48	; 0x30
   15be0:	beq	162d0 <ceil@plt+0x4788>
   15be4:	tst	r5, #16
   15be8:	beq	15bfc <ceil@plt+0x40b4>
   15bec:	movw	r1, #48036	; 0xbba4
   15bf0:	mov	r0, #1
   15bf4:	movt	r1, #1
   15bf8:	bl	117f4 <__printf_chk@plt>
   15bfc:	tst	r5, #32
   15c00:	beq	15c14 <ceil@plt+0x40cc>
   15c04:	movw	r1, #48044	; 0xbbac
   15c08:	mov	r0, #1
   15c0c:	movt	r1, #1
   15c10:	bl	117f4 <__printf_chk@plt>
   15c14:	mov	r0, #10
   15c18:	bl	11818 <putchar@plt>
   15c1c:	ldr	ip, [fp, #-268]	; 0xfffffef4
   15c20:	ldr	r3, [ip, #28]
   15c24:	cmp	r3, #0
   15c28:	bne	161cc <ceil@plt+0x4684>
   15c2c:	ldr	ip, [fp, #-268]	; 0xfffffef4
   15c30:	mov	r2, #131072	; 0x20000
   15c34:	movw	r5, #53664	; 0xd1a0
   15c38:	movt	r5, #2
   15c3c:	ldr	r0, [ip, #24]
   15c40:	ldr	r1, [ip, #40]	; 0x28
   15c44:	bl	119a4 <XSelectInput@plt>
   15c48:	ldr	ip, [fp, #-280]	; 0xfffffee8
   15c4c:	cmp	ip, #0
   15c50:	beq	15fe8 <ceil@plt+0x44a0>
   15c54:	ldr	r3, [r5, #32]
   15c58:	cmp	r3, #0
   15c5c:	beq	16140 <ceil@plt+0x45f8>
   15c60:	mov	r4, #3
   15c64:	mov	r6, #0
   15c68:	ldr	ip, [fp, #-268]	; 0xfffffef4
   15c6c:	movw	r3, #53664	; 0xd1a0
   15c70:	movt	r3, #2
   15c74:	ldr	r2, [ip, #28]
   15c78:	cmp	r2, #0
   15c7c:	beq	15fec <ceil@plt+0x44a4>
   15c80:	ldr	r3, [r3, #32]
   15c84:	cmp	r3, #0
   15c88:	bne	15fec <ceil@plt+0x44a4>
   15c8c:	ldr	ip, [fp, #-276]	; 0xfffffeec
   15c90:	cmp	sl, ip
   15c94:	beq	15fec <ceil@plt+0x44a4>
   15c98:	cmp	r4, #0
   15c9c:	bne	15fec <ceil@plt+0x44a4>
   15ca0:	sub	r4, fp, #188	; 0xbc
   15ca4:	ldr	ip, [fp, #-268]	; 0xfffffef4
   15ca8:	mov	r1, r4
   15cac:	ldr	r0, [ip, #24]
   15cb0:	bl	11944 <XNextEvent@plt>
   15cb4:	ldr	r2, [fp, #-188]	; 0xffffff44
   15cb8:	movw	r1, #48172	; 0xbc2c
   15cbc:	mov	r0, #1
   15cc0:	movt	r1, #1
   15cc4:	bl	117f4 <__printf_chk@plt>
   15cc8:	mov	r0, r4
   15ccc:	bl	119bc <XRRUpdateConfiguration@plt>
   15cd0:	ldr	r2, [fp, #-188]	; 0xffffff44
   15cd4:	cmp	r2, #22
   15cd8:	bne	15cec <ceil@plt+0x41a4>
   15cdc:	movw	r0, #48200	; 0xbc48
   15ce0:	movt	r0, #1
   15ce4:	bl	11a4c <puts@plt>
   15ce8:	ldr	r2, [fp, #-188]	; 0xffffff44
   15cec:	ldr	r3, [fp, #-256]	; 0xffffff00
   15cf0:	cmp	r2, r3
   15cf4:	beq	16018 <ceil@plt+0x44d0>
   15cf8:	cmp	r2, #22
   15cfc:	beq	15ca4 <ceil@plt+0x415c>
   15d00:	movw	r1, #48560	; 0xbdb0
   15d04:	mov	r0, #1
   15d08:	movt	r1, #1
   15d0c:	bl	117f4 <__printf_chk@plt>
   15d10:	b	15ca4 <ceil@plt+0x415c>
   15d14:	cmp	r3, #0
   15d18:	movweq	r2, #42028	; 0xa42c
   15d1c:	movteq	r2, #1
   15d20:	beq	15b70 <ceil@plt+0x4028>
   15d24:	movw	r2, #42068	; 0xa454
   15d28:	movt	r2, #1
   15d2c:	b	15b70 <ceil@plt+0x4028>
   15d30:	movw	r0, #46796	; 0xb6cc
   15d34:	movt	r0, #1
   15d38:	bl	11a4c <puts@plt>
   15d3c:	mov	r0, #0
   15d40:	bl	11b24 <exit@plt>
   15d44:	sub	r4, r4, #-1073741823	; 0xc0000001
   15d48:	movw	r0, #42648	; 0xa698
   15d4c:	movt	r0, #1
   15d50:	ldr	r1, [r7, r4, lsl #2]
   15d54:	bl	17bd8 <ceil@plt+0x6090>
   15d58:	movw	r0, #44820	; 0xaf14
   15d5c:	mov	r1, r6
   15d60:	movt	r0, #1
   15d64:	bl	11b18 <strcmp@plt>
   15d68:	cmp	r0, #0
   15d6c:	bne	15e10 <ceil@plt+0x42c8>
   15d70:	cmp	r5, #0
   15d74:	beq	15e00 <ceil@plt+0x42b8>
   15d78:	add	r4, r4, #1
   15d7c:	cmp	sl, r4
   15d80:	ble	15dec <ceil@plt+0x42a4>
   15d84:	add	r8, r7, r8
   15d88:	add	r0, r5, #32
   15d8c:	mov	r2, #6
   15d90:	ldr	r1, [r8, #4]
   15d94:	bl	11bb8 <ceil@plt+0x70>
   15d98:	ldr	r3, [r5, #4]
   15d9c:	orr	r3, r3, #1
   15da0:	str	r3, [r5, #4]
   15da4:	b	12178 <ceil@plt+0x630>
   15da8:	ldr	r4, [fp, #-308]	; 0xfffffecc
   15dac:	sub	r2, fp, #232	; 0xe8
   15db0:	movw	r1, #41684	; 0xa2d4
   15db4:	movt	r1, #1
   15db8:	ldr	r0, [r4, #8]
   15dbc:	bl	117c4 <__isoc99_sscanf@plt>
   15dc0:	cmp	r0, #1
   15dc4:	bne	1558c <ceil@plt+0x3a44>
   15dc8:	b	15430 <ceil@plt+0x38e8>
   15dcc:	movw	r0, #46132	; 0xb434
   15dd0:	ldr	r1, [r4, #84]	; 0x54
   15dd4:	movt	r0, #1
   15dd8:	bl	17ce4 <ceil@plt+0x619c>
   15ddc:	movw	r0, #46156	; 0xb44c
   15de0:	ldr	r1, [r4, #68]	; 0x44
   15de4:	movt	r0, #1
   15de8:	bl	17ce4 <ceil@plt+0x619c>
   15dec:	sub	r4, r4, #-1073741823	; 0xc0000001
   15df0:	movw	r0, #42648	; 0xa698
   15df4:	movt	r0, #1
   15df8:	ldr	r1, [r7, r4, lsl #2]
   15dfc:	bl	17bd8 <ceil@plt+0x6090>
   15e00:	movw	r0, #44828	; 0xaf1c
   15e04:	mov	r1, r6
   15e08:	movt	r0, #1
   15e0c:	bl	17bd8 <ceil@plt+0x6090>
   15e10:	movw	r0, #44860	; 0xaf3c
   15e14:	mov	r1, r6
   15e18:	movt	r0, #1
   15e1c:	bl	11b18 <strcmp@plt>
   15e20:	cmp	r0, #0
   15e24:	bne	16288 <ceil@plt+0x4740>
   15e28:	cmp	r5, #0
   15e2c:	beq	16278 <ceil@plt+0x4730>
   15e30:	add	r4, r4, #1
   15e34:	cmp	sl, r4
   15e38:	ble	16264 <ceil@plt+0x471c>
   15e3c:	add	r8, r7, r8
   15e40:	add	r0, r5, #56	; 0x38
   15e44:	mov	r2, #3
   15e48:	ldr	r1, [r8, #4]
   15e4c:	bl	11bb8 <ceil@plt+0x70>
   15e50:	ldr	r3, [r5, #4]
   15e54:	orr	r3, r3, #2
   15e58:	str	r3, [r5, #4]
   15e5c:	b	12178 <ceil@plt+0x630>
	...
   15e68:	ldrdeq	sl, [r1], -r4
   15e6c:	ldrdeq	sl, [r1], -r0
   15e70:	andeq	sl, r1, r4, lsl r1
   15e74:	movw	r0, #47836	; 0xbadc
   15e78:	movt	r0, #1
   15e7c:	bl	11a4c <puts@plt>
   15e80:	ldr	r3, [fp, #-220]	; 0xffffff24
   15e84:	cmp	r3, #0
   15e88:	ble	15ac0 <ceil@plt+0x3f78>
   15e8c:	sub	ip, fp, #216	; 0xd8
   15e90:	mov	r9, #0
   15e94:	str	ip, [fp, #-292]	; 0xfffffedc
   15e98:	b	15eb8 <ceil@plt+0x4370>
   15e9c:	mov	r0, #10
   15ea0:	add	r9, r9, #1
   15ea4:	bl	11818 <putchar@plt>
   15ea8:	ldr	r3, [fp, #-220]	; 0xffffff24
   15eac:	add	r7, r7, #16
   15eb0:	cmp	r3, r9
   15eb4:	ble	15ac0 <ceil@plt+0x3f78>
   15eb8:	ldr	ip, [r7]
   15ebc:	cmp	r9, sl
   15ec0:	mov	r3, r9
   15ec4:	movw	r1, #47884	; 0xbb0c
   15ec8:	movne	r2, #32
   15ecc:	moveq	r2, #42	; 0x2a
   15ed0:	str	ip, [sp]
   15ed4:	movt	r1, #1
   15ed8:	ldr	ip, [r7, #4]
   15edc:	mov	r0, #1
   15ee0:	str	ip, [sp, #4]
   15ee4:	ldr	ip, [r7, #8]
   15ee8:	str	ip, [sp, #8]
   15eec:	ldr	ip, [r7, #12]
   15ef0:	str	ip, [sp, #12]
   15ef4:	bl	117f4 <__printf_chk@plt>
   15ef8:	mov	r0, r8
   15efc:	mov	r1, r9
   15f00:	ldr	r2, [fp, #-292]	; 0xfffffedc
   15f04:	bl	11884 <XRRConfigRates@plt>
   15f08:	ldr	r3, [fp, #-216]	; 0xffffff28
   15f0c:	cmp	r3, #0
   15f10:	mov	r6, r0
   15f14:	beq	15e9c <ceil@plt+0x4354>
   15f18:	movw	r1, #47920	; 0xbb30
   15f1c:	mov	r0, #1
   15f20:	movt	r1, #1
   15f24:	bl	117f4 <__printf_chk@plt>
   15f28:	ldr	r3, [fp, #-216]	; 0xffffff28
   15f2c:	cmp	r3, #0
   15f30:	ble	15e9c <ceil@plt+0x4354>
   15f34:	mov	r4, #0
   15f38:	mov	r5, r4
   15f3c:	b	15f68 <ceil@plt+0x4420>
   15f40:	mov	r2, #32
   15f44:	mov	r0, #1
   15f48:	movw	r1, #47924	; 0xbb34
   15f4c:	movt	r1, #1
   15f50:	add	r5, r5, r0
   15f54:	bl	117f4 <__printf_chk@plt>
   15f58:	ldr	r3, [fp, #-216]	; 0xffffff28
   15f5c:	add	r4, r4, #2
   15f60:	cmp	r3, r5
   15f64:	ble	15e9c <ceil@plt+0x4354>
   15f68:	cmp	r9, sl
   15f6c:	ldrsh	r3, [r6, r4]
   15f70:	bne	15f40 <ceil@plt+0x43f8>
   15f74:	vmov	lr, s18
   15f78:	cmp	lr, r3
   15f7c:	moveq	r2, #42	; 0x2a
   15f80:	bne	15f40 <ceil@plt+0x43f8>
   15f84:	b	15f44 <ceil@plt+0x43fc>
   15f88:	ldrh	r3, [fp, #-224]	; 0xffffff20
   15f8c:	and	r3, r3, #15
   15f90:	cmp	r3, #1
   15f94:	beq	15fdc <ceil@plt+0x4494>
   15f98:	cmp	r3, #2
   15f9c:	beq	15fd0 <ceil@plt+0x4488>
   15fa0:	cmp	r3, #4
   15fa4:	beq	15fc4 <ceil@plt+0x447c>
   15fa8:	cmp	r3, #8
   15fac:	movne	r3, #4
   15fb0:	moveq	r3, #3
   15fb4:	str	r3, [fp, #-284]	; 0xfffffee4
   15fb8:	b	14ecc <ceil@plt+0x3384>
   15fbc:	vcvt.f64.s32	d8, s18
   15fc0:	b	15a78 <ceil@plt+0x3f30>
   15fc4:	mov	r4, #2
   15fc8:	str	r4, [fp, #-284]	; 0xfffffee4
   15fcc:	b	14ecc <ceil@plt+0x3384>
   15fd0:	mov	ip, #1
   15fd4:	str	ip, [fp, #-284]	; 0xfffffee4
   15fd8:	b	14ecc <ceil@plt+0x3384>
   15fdc:	mov	r4, #0
   15fe0:	str	r4, [fp, #-284]	; 0xfffffee4
   15fe4:	b	14ecc <ceil@plt+0x3384>
   15fe8:	ldr	r6, [fp, #-280]	; 0xfffffee8
   15fec:	mov	r0, r8
   15ff0:	bl	11710 <XRRFreeScreenConfigInfo@plt>
   15ff4:	ldr	ip, [fp, #-368]	; 0xfffffe90
   15ff8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   15ffc:	mov	r0, r6
   16000:	ldr	r3, [ip]
   16004:	cmp	r2, r3
   16008:	bne	1613c <ceil@plt+0x45f4>
   1600c:	sub	sp, fp, #80	; 0x50
   16010:	vpop	{d8-d13}
   16014:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16018:	movw	r0, #48232	; 0xbc68
   1601c:	movt	r0, #1
   16020:	bl	11a4c <puts@plt>
   16024:	ldrh	r0, [fp, #-156]	; 0xffffff64
   16028:	ldr	r2, [fp, #-172]	; 0xffffff54
   1602c:	movw	r1, #48268	; 0xbc8c
   16030:	ldr	r3, [fp, #-168]	; 0xffffff58
   16034:	movt	r1, #1
   16038:	str	r0, [sp]
   1603c:	mov	r0, #1
   16040:	ldrh	ip, [fp, #-152]	; 0xffffff68
   16044:	str	ip, [sp, #4]
   16048:	bl	117f4 <__printf_chk@plt>
   1604c:	ldr	r3, [fp, #-160]	; 0xffffff60
   16050:	ldr	r2, [fp, #-164]	; 0xffffff5c
   16054:	movw	r1, #48324	; 0xbcc4
   16058:	mov	r0, #1
   1605c:	movt	r1, #1
   16060:	bl	117f4 <__printf_chk@plt>
   16064:	ldrh	r2, [fp, #-152]	; 0xffffff68
   16068:	movw	r1, #48368	; 0xbcf0
   1606c:	mov	r0, #1
   16070:	movt	r1, #1
   16074:	bl	117f4 <__printf_chk@plt>
   16078:	ldr	r0, [fp, #-140]	; 0xffffff74
   1607c:	ldr	r2, [fp, #-148]	; 0xffffff6c
   16080:	movw	r1, #48384	; 0xbd00
   16084:	ldr	r3, [fp, #-144]	; 0xffffff70
   16088:	movt	r1, #1
   1608c:	str	r0, [sp]
   16090:	mov	r0, #1
   16094:	ldr	ip, [fp, #-136]	; 0xffffff78
   16098:	str	ip, [sp, #4]
   1609c:	bl	117f4 <__printf_chk@plt>
   160a0:	ldr	r4, [fp, #-268]	; 0xfffffef4
   160a4:	ldr	ip, [fp, #-300]	; 0xfffffed4
   160a8:	movw	r1, #48416	; 0xbd20
   160ac:	mov	r0, #1
   160b0:	movt	r1, #1
   160b4:	ldr	r3, [r4, #24]
   160b8:	ldr	r2, [ip, #4]
   160bc:	ldr	r3, [r3, #140]	; 0x8c
   160c0:	add	r2, r2, r2, lsl #2
   160c4:	add	r3, r3, r2, lsl #4
   160c8:	ldr	r2, [r3, #12]
   160cc:	ldr	r3, [r3, #16]
   160d0:	bl	117f4 <__printf_chk@plt>
   160d4:	ldr	r3, [r4, #24]
   160d8:	ldr	r4, [fp, #-300]	; 0xfffffed4
   160dc:	movw	r1, #48452	; 0xbd44
   160e0:	mov	r0, #1
   160e4:	movt	r1, #1
   160e8:	ldr	r3, [r3, #140]	; 0x8c
   160ec:	ldr	r2, [r4, #4]
   160f0:	add	r2, r2, r2, lsl #2
   160f4:	add	r3, r3, r2, lsl #4
   160f8:	ldr	r2, [r3, #20]
   160fc:	ldr	r3, [r3, #24]
   16100:	bl	117f4 <__printf_chk@plt>
   16104:	ldrh	r2, [fp, #-154]	; 0xffffff66
   16108:	cmp	r2, #5
   1610c:	movwls	r3, #41092	; 0xa084
   16110:	movwhi	r1, #48488	; 0xbd68
   16114:	movwls	r1, #48524	; 0xbd8c
   16118:	movhi	r0, #1
   1611c:	movls	r0, #1
   16120:	movtls	r3, #1
   16124:	movthi	r1, #1
   16128:	addls	r3, r3, r2, lsl #2
   1612c:	movtls	r1, #1
   16130:	ldrls	r2, [r3, #180]	; 0xb4
   16134:	bl	117f4 <__printf_chk@plt>
   16138:	b	15fec <ceil@plt+0x44a4>
   1613c:	bl	119ec <__stack_chk_fail@plt>
   16140:	ldr	r0, [r5, #24]
   16144:	mov	r2, #1
   16148:	ldr	r1, [r5, #40]	; 0x28
   1614c:	bl	118b4 <XRRSelectInput@plt>
   16150:	ldr	r6, [r5, #32]
   16154:	cmp	r6, #0
   16158:	bne	15c60 <ceil@plt+0x4118>
   1615c:	vcvt.s32.f64	s7, d8
   16160:	ldr	r1, [fp, #-284]	; 0xfffffee4
   16164:	mov	r7, #1
   16168:	ldr	r0, [r5, #24]
   1616c:	orr	r3, r4, r7, lsl r1
   16170:	ldr	r2, [r5, #40]	; 0x28
   16174:	str	r6, [sp, #8]
   16178:	mov	r1, r8
   1617c:	uxth	r3, r3
   16180:	str	r3, [sp]
   16184:	ldr	r4, [fp, #-276]	; 0xfffffeec
   16188:	vmov	ip, s7
   1618c:	uxth	r3, r4
   16190:	sxth	ip, ip
   16194:	str	ip, [sp, #4]
   16198:	bl	117a0 <XRRSetScreenConfigAndRate@plt>
   1619c:	ldr	r3, [r5, #32]
   161a0:	cmp	r3, #0
   161a4:	mov	r4, r0
   161a8:	bne	15c68 <ceil@plt+0x4120>
   161ac:	cmp	r0, #3
   161b0:	movne	r6, r3
   161b4:	bne	15c68 <ceil@plt+0x4120>
   161b8:	movw	r0, #48128	; 0xbc00
   161bc:	movt	r0, #1
   161c0:	mov	r6, r7
   161c4:	bl	11a4c <puts@plt>
   161c8:	b	15c68 <ceil@plt+0x4120>
   161cc:	ldr	ip, [fp, #-284]	; 0xfffffee4
   161d0:	movw	r3, #41092	; 0xa084
   161d4:	movt	r3, #1
   161d8:	ldr	r2, [fp, #-276]	; 0xfffffeec
   161dc:	movw	r1, #48052	; 0xbbb4
   161e0:	mov	r0, #1
   161e4:	add	r3, r3, ip, lsl #2
   161e8:	movt	r1, #1
   161ec:	ldr	r3, [r3, #80]	; 0x50
   161f0:	bl	117f4 <__printf_chk@plt>
   161f4:	movw	r1, #48088	; 0xbbd8
   161f8:	mov	r0, #1
   161fc:	movt	r1, #1
   16200:	bl	117f4 <__printf_chk@plt>
   16204:	cmp	r4, #0
   16208:	beq	16248 <ceil@plt+0x4700>
   1620c:	tst	r4, #16
   16210:	beq	16224 <ceil@plt+0x46dc>
   16214:	movw	r1, #48036	; 0xbba4
   16218:	mov	r0, #1
   1621c:	movt	r1, #1
   16220:	bl	117f4 <__printf_chk@plt>
   16224:	tst	r4, #32
   16228:	beq	1623c <ceil@plt+0x46f4>
   1622c:	movw	r1, #48044	; 0xbbac
   16230:	mov	r0, #1
   16234:	movt	r1, #1
   16238:	bl	117f4 <__printf_chk@plt>
   1623c:	mov	r0, #10
   16240:	bl	11818 <putchar@plt>
   16244:	b	15c2c <ceil@plt+0x40e4>
   16248:	movw	r1, #48112	; 0xbbf0
   1624c:	mov	r0, #1
   16250:	movt	r1, #1
   16254:	bl	117f4 <__printf_chk@plt>
   16258:	b	1623c <ceil@plt+0x46f4>
   1625c:	bne	15a78 <ceil@plt+0x3f30>
   16260:	b	14f48 <ceil@plt+0x3400>
   16264:	sub	r4, r4, #-1073741823	; 0xc0000001
   16268:	movw	r0, #42648	; 0xa698
   1626c:	movt	r0, #1
   16270:	ldr	r1, [r7, r4, lsl #2]
   16274:	bl	17bd8 <ceil@plt+0x6090>
   16278:	movw	r0, #44828	; 0xaf1c
   1627c:	mov	r1, r6
   16280:	movt	r0, #1
   16284:	bl	17bd8 <ceil@plt+0x6090>
   16288:	movw	r0, #44868	; 0xaf44
   1628c:	mov	r1, r6
   16290:	movt	r0, #1
   16294:	bl	11b18 <strcmp@plt>
   16298:	cmp	r0, #0
   1629c:	bne	162f4 <ceil@plt+0x47ac>
   162a0:	cmp	r5, #0
   162a4:	beq	162e4 <ceil@plt+0x479c>
   162a8:	ldr	r2, [r5, #56]	; 0x38
   162ac:	ldr	r3, [r5, #4]
   162b0:	orr	r2, r2, #8
   162b4:	str	r2, [r5, #56]	; 0x38
   162b8:	orr	r3, r3, #2
   162bc:	str	r3, [r5, #4]
   162c0:	b	12178 <ceil@plt+0x630>
   162c4:	movw	r2, #42036	; 0xa434
   162c8:	movt	r2, #1
   162cc:	b	15b70 <ceil@plt+0x4028>
   162d0:	movw	r1, #42028	; 0xa42c
   162d4:	mov	r0, #1
   162d8:	movt	r1, #1
   162dc:	bl	117f4 <__printf_chk@plt>
   162e0:	b	15c14 <ceil@plt+0x40cc>
   162e4:	movw	r0, #44828	; 0xaf1c
   162e8:	mov	r1, r6
   162ec:	movt	r0, #1
   162f0:	bl	17bd8 <ceil@plt+0x6090>
   162f4:	movw	r0, #44880	; 0xaf50
   162f8:	mov	r1, r6
   162fc:	movt	r0, #1
   16300:	bl	11b18 <strcmp@plt>
   16304:	cmp	r0, #0
   16308:	bne	16358 <ceil@plt+0x4810>
   1630c:	cmp	r5, #0
   16310:	beq	16414 <ceil@plt+0x48cc>
   16314:	add	r4, r4, #1
   16318:	cmp	sl, r4
   1631c:	ble	16400 <ceil@plt+0x48b8>
   16320:	add	r8, r8, #4
   16324:	movw	r1, #44600	; 0xae38
   16328:	add	r2, r5, #108	; 0x6c
   1632c:	movt	r1, #1
   16330:	ldr	r0, [r7, r8]
   16334:	add	r3, r5, #112	; 0x70
   16338:	bl	117c4 <__isoc99_sscanf@plt>
   1633c:	add	r8, r7, r8
   16340:	cmp	r0, #2
   16344:	bne	16424 <ceil@plt+0x48dc>
   16348:	ldr	r3, [r5, #4]
   1634c:	orr	r3, r3, #8
   16350:	str	r3, [r5, #4]
   16354:	b	12178 <ceil@plt+0x630>
   16358:	movw	r0, #44924	; 0xaf7c
   1635c:	mov	r1, r6
   16360:	movt	r0, #1
   16364:	bl	11b18 <strcmp@plt>
   16368:	cmp	r0, #0
   1636c:	beq	16388 <ceil@plt+0x4840>
   16370:	movw	r0, #44936	; 0xaf88
   16374:	mov	r1, r6
   16378:	movt	r0, #1
   1637c:	bl	11b18 <strcmp@plt>
   16380:	cmp	r0, #0
   16384:	bne	16434 <ceil@plt+0x48ec>
   16388:	cmp	r5, #0
   1638c:	beq	16590 <ceil@plt+0x4a48>
   16390:	add	r4, r4, #1
   16394:	cmp	sl, r4
   16398:	ble	1657c <ceil@plt+0x4a34>
   1639c:	ldr	r3, [r7, r4, lsl #2]
   163a0:	mov	r2, r7
   163a4:	ldr	r8, [pc, #-1344]	; 15e6c <ceil@plt+0x4324>
   163a8:	mov	r7, r5
   163ac:	mov	r6, #0
   163b0:	mov	r5, r4
   163b4:	mov	r4, r3
   163b8:	ldr	r0, [r8, #4]!
   163bc:	mov	r1, r4
   163c0:	str	r2, [fp, #-392]	; 0xfffffe78
   163c4:	bl	11b18 <strcmp@plt>
   163c8:	ldr	r2, [fp, #-392]	; 0xfffffe78
   163cc:	cmp	r0, #0
   163d0:	beq	1654c <ceil@plt+0x4a04>
   163d4:	add	r6, r6, #1
   163d8:	cmp	r6, #4
   163dc:	bne	163b8 <ceil@plt+0x4870>
   163e0:	mov	r8, r4
   163e4:	sub	r4, r5, #-1073741823	; 0xc0000001
   163e8:	mov	r7, r2
   163ec:	movw	r0, #44736	; 0xaec0
   163f0:	mov	r2, r8
   163f4:	movt	r0, #1
   163f8:	ldr	r1, [r7, r4, lsl #2]
   163fc:	bl	17bd8 <ceil@plt+0x6090>
   16400:	sub	r4, r4, #-1073741823	; 0xc0000001
   16404:	movw	r0, #42648	; 0xa698
   16408:	movt	r0, #1
   1640c:	ldr	r1, [r7, r4, lsl #2]
   16410:	bl	17bd8 <ceil@plt+0x6090>
   16414:	movw	r0, #44828	; 0xaf1c
   16418:	mov	r1, r6
   1641c:	movt	r0, #1
   16420:	bl	17bd8 <ceil@plt+0x6090>
   16424:	movw	r0, #44888	; 0xaf58
   16428:	ldr	r1, [r8]
   1642c:	movt	r0, #1
   16430:	bl	17bd8 <ceil@plt+0x6090>
   16434:	movw	r0, #44948	; 0xaf94
   16438:	mov	r1, r6
   1643c:	movt	r0, #1
   16440:	bl	11b18 <strcmp@plt>
   16444:	cmp	r0, #0
   16448:	beq	16464 <ceil@plt+0x491c>
   1644c:	movw	r0, #44960	; 0xafa0
   16450:	mov	r1, r6
   16454:	movt	r0, #1
   16458:	bl	11b18 <strcmp@plt>
   1645c:	cmp	r0, #0
   16460:	bne	164dc <ceil@plt+0x4994>
   16464:	cmp	r5, #0
   16468:	beq	1653c <ceil@plt+0x49f4>
   1646c:	add	r4, r4, #1
   16470:	cmp	sl, r4
   16474:	ble	16528 <ceil@plt+0x49e0>
   16478:	ldr	r3, [r7, r4, lsl #2]
   1647c:	mov	r2, r7
   16480:	ldr	r8, [pc, #-1560]	; 15e70 <ceil@plt+0x4328>
   16484:	mov	r7, r5
   16488:	mov	r6, #0
   1648c:	mov	r5, r4
   16490:	mov	r4, r3
   16494:	ldr	r0, [r8, #4]!
   16498:	mov	r1, r4
   1649c:	str	r2, [fp, #-392]	; 0xfffffe78
   164a0:	bl	11b18 <strcmp@plt>
   164a4:	ldr	r2, [fp, #-392]	; 0xfffffe78
   164a8:	cmp	r0, #0
   164ac:	beq	165a0 <ceil@plt+0x4a58>
   164b0:	add	r6, r6, #1
   164b4:	cmp	r6, #4
   164b8:	bne	16494 <ceil@plt+0x494c>
   164bc:	mov	r8, r4
   164c0:	sub	r4, r5, #-1073741823	; 0xc0000001
   164c4:	mov	r7, r2
   164c8:	movw	r0, #44736	; 0xaec0
   164cc:	mov	r2, r8
   164d0:	movt	r0, #1
   164d4:	ldr	r1, [r7, r4, lsl #2]
   164d8:	bl	17bd8 <ceil@plt+0x6090>
   164dc:	movw	r0, #44976	; 0xafb0
   164e0:	mov	r1, r6
   164e4:	movt	r0, #1
   164e8:	bl	11b18 <strcmp@plt>
   164ec:	cmp	r0, #0
   164f0:	bne	165f0 <ceil@plt+0x4aa8>
   164f4:	cmp	r5, #0
   164f8:	beq	165e0 <ceil@plt+0x4a98>
   164fc:	add	r4, r4, #1
   16500:	cmp	sl, r4
   16504:	ble	165cc <ceil@plt+0x4a84>
   16508:	add	r8, r7, r8
   1650c:	str	r0, [r5, #100]	; 0x64
   16510:	ldr	r2, [r5, #4]
   16514:	ldr	r3, [r8, #4]
   16518:	orr	r2, r2, #4
   1651c:	str	r2, [r5, #4]
   16520:	str	r3, [r5, #104]	; 0x68
   16524:	b	12178 <ceil@plt+0x630>
   16528:	sub	r4, r4, #-1073741823	; 0xc0000001
   1652c:	movw	r0, #42648	; 0xa698
   16530:	movt	r0, #1
   16534:	ldr	r1, [r7, r4, lsl #2]
   16538:	bl	17bd8 <ceil@plt+0x6090>
   1653c:	movw	r0, #44828	; 0xaf1c
   16540:	mov	r1, r6
   16544:	movt	r0, #1
   16548:	bl	17bd8 <ceil@plt+0x6090>
   1654c:	mov	r4, r5
   16550:	mov	r5, r7
   16554:	mov	r7, r2
   16558:	ldrh	r2, [r5, #116]	; 0x74
   1655c:	ldr	r3, [r5, #4]
   16560:	mov	r1, #1
   16564:	bic	r2, r2, #15
   16568:	orr	r6, r2, r1, lsl r6
   1656c:	orr	r3, r3, #16
   16570:	strh	r6, [r5, #116]	; 0x74
   16574:	str	r3, [r5, #4]
   16578:	b	12178 <ceil@plt+0x630>
   1657c:	sub	r4, r4, #-1073741823	; 0xc0000001
   16580:	movw	r0, #42648	; 0xa698
   16584:	movt	r0, #1
   16588:	ldr	r1, [r7, r4, lsl #2]
   1658c:	bl	17bd8 <ceil@plt+0x6090>
   16590:	movw	r0, #44828	; 0xaf1c
   16594:	mov	r1, r6
   16598:	movt	r0, #1
   1659c:	bl	17bd8 <ceil@plt+0x6090>
   165a0:	mov	r4, r5
   165a4:	mov	r5, r7
   165a8:	mov	r7, r2
   165ac:	ldrh	r2, [r5, #116]	; 0x74
   165b0:	ldr	r3, [r5, #4]
   165b4:	bic	r2, r2, #48	; 0x30
   165b8:	orr	r6, r2, r6, lsl #4
   165bc:	orr	r3, r3, #32
   165c0:	strh	r6, [r5, #116]	; 0x74
   165c4:	str	r3, [r5, #4]
   165c8:	b	12178 <ceil@plt+0x630>
   165cc:	sub	r4, r4, #-1073741823	; 0xc0000001
   165d0:	movw	r0, #42648	; 0xa698
   165d4:	movt	r0, #1
   165d8:	ldr	r1, [r7, r4, lsl #2]
   165dc:	bl	17bd8 <ceil@plt+0x6090>
   165e0:	movw	r0, #44828	; 0xaf1c
   165e4:	mov	r1, r6
   165e8:	movt	r0, #1
   165ec:	bl	17bd8 <ceil@plt+0x6090>
   165f0:	movw	r0, #44988	; 0xafbc
   165f4:	mov	r1, r6
   165f8:	movt	r0, #1
   165fc:	bl	11b18 <strcmp@plt>
   16600:	cmp	r0, #0
   16604:	bne	16640 <ceil@plt+0x4af8>
   16608:	cmp	r5, #0
   1660c:	beq	1668c <ceil@plt+0x4b44>
   16610:	add	r4, r4, #1
   16614:	cmp	sl, r4
   16618:	ble	16678 <ceil@plt+0x4b30>
   1661c:	add	r8, r7, r8
   16620:	mov	r3, #1
   16624:	str	r3, [r5, #100]	; 0x64
   16628:	ldr	r2, [r8, #4]
   1662c:	ldr	r3, [r5, #4]
   16630:	str	r2, [r5, #104]	; 0x68
   16634:	orr	r3, r3, #4
   16638:	str	r3, [r5, #4]
   1663c:	b	12178 <ceil@plt+0x630>
   16640:	movw	r0, #45000	; 0xafc8
   16644:	mov	r1, r6
   16648:	movt	r0, #1
   1664c:	bl	11b18 <strcmp@plt>
   16650:	cmp	r0, #0
   16654:	bne	166c0 <ceil@plt+0x4b78>
   16658:	cmp	r5, #0
   1665c:	beq	166b0 <ceil@plt+0x4b68>
   16660:	add	r4, r4, #1
   16664:	cmp	sl, r4
   16668:	ble	1669c <ceil@plt+0x4b54>
   1666c:	add	r8, r7, r8
   16670:	mov	r3, #2
   16674:	b	16624 <ceil@plt+0x4adc>
   16678:	sub	r4, r4, #-1073741823	; 0xc0000001
   1667c:	movw	r0, #42648	; 0xa698
   16680:	movt	r0, #1
   16684:	ldr	r1, [r7, r4, lsl #2]
   16688:	bl	17bd8 <ceil@plt+0x6090>
   1668c:	movw	r0, #44828	; 0xaf1c
   16690:	mov	r1, r6
   16694:	movt	r0, #1
   16698:	bl	17bd8 <ceil@plt+0x6090>
   1669c:	sub	r4, r4, #-1073741823	; 0xc0000001
   166a0:	movw	r0, #42648	; 0xa698
   166a4:	movt	r0, #1
   166a8:	ldr	r1, [r7, r4, lsl #2]
   166ac:	bl	17bd8 <ceil@plt+0x6090>
   166b0:	movw	r0, #44828	; 0xaf1c
   166b4:	mov	r1, r6
   166b8:	movt	r0, #1
   166bc:	bl	17bd8 <ceil@plt+0x6090>
   166c0:	movw	r0, #45008	; 0xafd0
   166c4:	mov	r1, r6
   166c8:	movt	r0, #1
   166cc:	bl	11b18 <strcmp@plt>
   166d0:	cmp	r0, #0
   166d4:	bne	166f8 <ceil@plt+0x4bb0>
   166d8:	cmp	r5, #0
   166dc:	beq	16744 <ceil@plt+0x4bfc>
   166e0:	add	r4, r4, #1
   166e4:	cmp	sl, r4
   166e8:	ble	16730 <ceil@plt+0x4be8>
   166ec:	add	r8, r7, r8
   166f0:	mov	r3, #3
   166f4:	b	16624 <ceil@plt+0x4adc>
   166f8:	movw	r0, #45016	; 0xafd8
   166fc:	mov	r1, r6
   16700:	movt	r0, #1
   16704:	bl	11b18 <strcmp@plt>
   16708:	cmp	r0, #0
   1670c:	bne	16778 <ceil@plt+0x4c30>
   16710:	cmp	r5, #0
   16714:	beq	16768 <ceil@plt+0x4c20>
   16718:	add	r4, r4, #1
   1671c:	cmp	sl, r4
   16720:	ble	16754 <ceil@plt+0x4c0c>
   16724:	add	r8, r7, r8
   16728:	mov	r3, #4
   1672c:	b	16624 <ceil@plt+0x4adc>
   16730:	sub	r4, r4, #-1073741823	; 0xc0000001
   16734:	movw	r0, #42648	; 0xa698
   16738:	movt	r0, #1
   1673c:	ldr	r1, [r7, r4, lsl #2]
   16740:	bl	17bd8 <ceil@plt+0x6090>
   16744:	movw	r0, #44828	; 0xaf1c
   16748:	mov	r1, r6
   1674c:	movt	r0, #1
   16750:	bl	17bd8 <ceil@plt+0x6090>
   16754:	sub	r4, r4, #-1073741823	; 0xc0000001
   16758:	movw	r0, #42648	; 0xa698
   1675c:	movt	r0, #1
   16760:	ldr	r1, [r7, r4, lsl #2]
   16764:	bl	17bd8 <ceil@plt+0x6090>
   16768:	movw	r0, #44828	; 0xaf1c
   1676c:	mov	r1, r6
   16770:	movt	r0, #1
   16774:	bl	17bd8 <ceil@plt+0x6090>
   16778:	movw	r0, #45028	; 0xafe4
   1677c:	mov	r1, r6
   16780:	movt	r0, #1
   16784:	bl	11b18 <strcmp@plt>
   16788:	cmp	r0, #0
   1678c:	bne	16850 <ceil@plt+0x4d08>
   16790:	cmp	r5, #0
   16794:	beq	16a4c <ceil@plt+0x4f04>
   16798:	add	r4, r4, #1
   1679c:	cmp	sl, r4
   167a0:	ble	16a38 <ceil@plt+0x4ef0>
   167a4:	add	r8, r8, #4
   167a8:	add	r1, r5, #124	; 0x7c
   167ac:	add	r2, r5, #128	; 0x80
   167b0:	add	ip, r5, #148	; 0x94
   167b4:	ldr	r0, [r7, r8]
   167b8:	add	r3, r5, #152	; 0x98
   167bc:	str	r1, [sp]
   167c0:	add	r1, r5, #140	; 0x8c
   167c4:	str	r2, [sp, #4]
   167c8:	add	r2, r5, #144	; 0x90
   167cc:	str	r3, [sp, #12]
   167d0:	add	r3, r5, #156	; 0x9c
   167d4:	str	r1, [sp, #16]
   167d8:	add	r1, r5, #160	; 0xa0
   167dc:	str	r2, [sp, #20]
   167e0:	add	r2, r5, #164	; 0xa4
   167e4:	str	r3, [sp, #24]
   167e8:	add	r3, r5, #168	; 0xa8
   167ec:	str	r1, [sp, #28]
   167f0:	movw	r1, #45040	; 0xaff0
   167f4:	str	r2, [sp, #32]
   167f8:	movt	r1, #1
   167fc:	str	r3, [sp, #36]	; 0x24
   16800:	add	r2, r5, #132	; 0x84
   16804:	str	ip, [sp, #8]
   16808:	add	r3, r5, #136	; 0x88
   1680c:	bl	117c4 <__isoc99_sscanf@plt>
   16810:	add	r8, r7, r8
   16814:	sub	r0, r0, #2
   16818:	cmp	r0, #10
   1681c:	ldrls	pc, [pc, r0, lsl #2]
   16820:	b	16a20 <ceil@plt+0x4ed8>
   16824:	andeq	r6, r1, r4, asr #17
   16828:	andeq	r6, r1, r0, lsr #20
   1682c:	ldrdeq	r6, [r1], -r0
   16830:	andeq	r6, r1, r0, lsr #20
   16834:	andeq	r6, r1, r0, lsr #20
   16838:	andeq	r6, r1, r0, lsr #20
   1683c:	andeq	r6, r1, r4, ror #17
   16840:	andeq	r6, r1, r0, lsr #20
   16844:	andeq	r6, r1, r0, lsr #20
   16848:	andeq	r6, r1, r0, lsr #20
   1684c:	strdeq	r6, [r1], -r8
   16850:	movw	r0, #45076	; 0xb014
   16854:	mov	r1, r6
   16858:	movt	r0, #1
   1685c:	bl	11b18 <strcmp@plt>
   16860:	cmp	r0, #0
   16864:	bne	16944 <ceil@plt+0x4dfc>
   16868:	cmp	r5, #0
   1686c:	beq	16934 <ceil@plt+0x4dec>
   16870:	add	r4, r4, #1
   16874:	cmp	sl, r4
   16878:	ble	16920 <ceil@plt+0x4dd8>
   1687c:	add	r8, r8, #4
   16880:	add	r3, r5, #240	; 0xf0
   16884:	movw	r1, #45084	; 0xb01c
   16888:	add	r2, r5, #232	; 0xe8
   1688c:	ldr	r0, [r7, r8]
   16890:	movt	r1, #1
   16894:	str	r3, [sp]
   16898:	add	r3, r5, #236	; 0xec
   1689c:	bl	117c4 <__isoc99_sscanf@plt>
   168a0:	add	r8, r7, r8
   168a4:	cmp	r0, #3
   168a8:	bne	16908 <ceil@plt+0x4dc0>
   168ac:	ldr	r3, [r5, #4]
   168b0:	mov	ip, #1
   168b4:	str	ip, [fp, #-264]	; 0xfffffef8
   168b8:	orr	r3, r3, #2048	; 0x800
   168bc:	str	r3, [r5, #4]
   168c0:	b	12178 <ceil@plt+0x630>
   168c4:	mov	r3, #0
   168c8:	str	r3, [r5, #128]	; 0x80
   168cc:	str	r3, [r5, #124]	; 0x7c
   168d0:	mov	r3, #0
   168d4:	str	r3, [r5, #152]	; 0x98
   168d8:	str	r3, [r5, #148]	; 0x94
   168dc:	str	r3, [r5, #144]	; 0x90
   168e0:	str	r3, [r5, #140]	; 0x8c
   168e4:	mov	r3, #0
   168e8:	str	r3, [r5, #168]	; 0xa8
   168ec:	str	r3, [r5, #164]	; 0xa4
   168f0:	str	r3, [r5, #160]	; 0xa0
   168f4:	str	r3, [r5, #156]	; 0x9c
   168f8:	ldr	r3, [r5, #4]
   168fc:	orr	r3, r3, #1024	; 0x400
   16900:	str	r3, [r5, #4]
   16904:	b	12178 <ceil@plt+0x630>
   16908:	sub	r4, r4, #-1073741823	; 0xc0000001
   1690c:	movw	r0, #44736	; 0xaec0
   16910:	ldr	r2, [r8]
   16914:	movt	r0, #1
   16918:	ldr	r1, [r7, r4, lsl #2]
   1691c:	bl	17bd8 <ceil@plt+0x6090>
   16920:	sub	r4, r4, #-1073741823	; 0xc0000001
   16924:	movw	r0, #42648	; 0xa698
   16928:	movt	r0, #1
   1692c:	ldr	r1, [r7, r4, lsl #2]
   16930:	bl	17bd8 <ceil@plt+0x6090>
   16934:	movw	r0, #44828	; 0xaf1c
   16938:	mov	r1, r6
   1693c:	movt	r0, #1
   16940:	bl	17bd8 <ceil@plt+0x6090>
   16944:	movw	r0, #45096	; 0xb028
   16948:	mov	r1, r6
   1694c:	movt	r0, #1
   16950:	bl	11b18 <strcmp@plt>
   16954:	cmp	r0, #0
   16958:	bne	169e4 <ceil@plt+0x4e9c>
   1695c:	cmp	r5, #0
   16960:	beq	169d4 <ceil@plt+0x4e8c>
   16964:	add	r4, r4, #1
   16968:	cmp	sl, r4
   1696c:	ble	169c0 <ceil@plt+0x4e78>
   16970:	add	r8, r8, #4
   16974:	movw	r1, #45112	; 0xb038
   16978:	add	r2, r5, #244	; 0xf4
   1697c:	movt	r1, #1
   16980:	ldr	r0, [r7, r8]
   16984:	add	r6, r7, r8
   16988:	bl	117c4 <__isoc99_sscanf@plt>
   1698c:	cmp	r0, #1
   16990:	bne	169a8 <ceil@plt+0x4e60>
   16994:	ldr	r3, [r5, #4]
   16998:	str	r0, [fp, #-264]	; 0xfffffef8
   1699c:	orr	r3, r3, #2048	; 0x800
   169a0:	str	r3, [r5, #4]
   169a4:	b	12178 <ceil@plt+0x630>
   169a8:	sub	r4, r4, #-1073741823	; 0xc0000001
   169ac:	movw	r0, #44736	; 0xaec0
   169b0:	ldr	r2, [r6]
   169b4:	movt	r0, #1
   169b8:	ldr	r1, [r7, r4, lsl #2]
   169bc:	bl	17bd8 <ceil@plt+0x6090>
   169c0:	sub	r4, r4, #-1073741823	; 0xc0000001
   169c4:	movw	r0, #42648	; 0xa698
   169c8:	movt	r0, #1
   169cc:	ldr	r1, [r7, r4, lsl #2]
   169d0:	bl	17bd8 <ceil@plt+0x6090>
   169d4:	movw	r0, #44828	; 0xaf1c
   169d8:	mov	r1, r6
   169dc:	movt	r0, #1
   169e0:	bl	17bd8 <ceil@plt+0x6090>
   169e4:	movw	r0, #45116	; 0xb03c
   169e8:	mov	r1, r6
   169ec:	movt	r0, #1
   169f0:	bl	11b18 <strcmp@plt>
   169f4:	cmp	r0, #0
   169f8:	bne	16a6c <ceil@plt+0x4f24>
   169fc:	cmp	r5, #0
   16a00:	beq	16a5c <ceil@plt+0x4f14>
   16a04:	ldr	r2, [r5, #4]
   16a08:	mov	r3, #1
   16a0c:	str	r3, [r5, #248]	; 0xf8
   16a10:	str	r3, [fp, #-264]	; 0xfffffef8
   16a14:	orr	r3, r2, #4096	; 0x1000
   16a18:	str	r3, [r5, #4]
   16a1c:	b	12178 <ceil@plt+0x630>
   16a20:	sub	r4, r4, #-1073741823	; 0xc0000001
   16a24:	movw	r0, #44736	; 0xaec0
   16a28:	ldr	r2, [r8]
   16a2c:	movt	r0, #1
   16a30:	ldr	r1, [r7, r4, lsl #2]
   16a34:	bl	17bd8 <ceil@plt+0x6090>
   16a38:	sub	r4, r4, #-1073741823	; 0xc0000001
   16a3c:	movw	r0, #42648	; 0xa698
   16a40:	movt	r0, #1
   16a44:	ldr	r1, [r7, r4, lsl #2]
   16a48:	bl	17bd8 <ceil@plt+0x6090>
   16a4c:	movw	r0, #44828	; 0xaf1c
   16a50:	mov	r1, r6
   16a54:	movt	r0, #1
   16a58:	bl	17bd8 <ceil@plt+0x6090>
   16a5c:	movw	r0, #44828	; 0xaf1c
   16a60:	mov	r1, r6
   16a64:	movt	r0, #1
   16a68:	bl	17bd8 <ceil@plt+0x6090>
   16a6c:	movw	r0, #45128	; 0xb048
   16a70:	mov	r1, r6
   16a74:	movt	r0, #1
   16a78:	bl	11b18 <strcmp@plt>
   16a7c:	cmp	r0, #0
   16a80:	bne	16a98 <ceil@plt+0x4f50>
   16a84:	ldr	ip, [fp, #-268]	; 0xfffffef4
   16a88:	mov	r3, #1
   16a8c:	str	r3, [fp, #-264]	; 0xfffffef8
   16a90:	str	r3, [ip, #92]	; 0x5c
   16a94:	b	12178 <ceil@plt+0x630>
   16a98:	movw	r0, #45140	; 0xb054
   16a9c:	mov	r1, r6
   16aa0:	movt	r0, #1
   16aa4:	bl	11b18 <strcmp@plt>
   16aa8:	cmp	r0, #0
   16aac:	bne	16b0c <ceil@plt+0x4fc4>
   16ab0:	cmp	r5, #0
   16ab4:	beq	16d60 <ceil@plt+0x5218>
   16ab8:	add	r4, r4, #2
   16abc:	cmp	sl, r4
   16ac0:	ble	16d50 <ceil@plt+0x5208>
   16ac4:	mov	r0, #12
   16ac8:	mov	ip, #1
   16acc:	str	ip, [fp, #-304]	; 0xfffffed0
   16ad0:	bl	119d4 <malloc@plt>
   16ad4:	ldr	r3, [r5, #8]
   16ad8:	add	r8, r7, r8
   16adc:	ldr	ip, [fp, #-304]	; 0xfffffed0
   16ae0:	str	ip, [fp, #-264]	; 0xfffffef8
   16ae4:	str	r3, [r0]
   16ae8:	str	r0, [r5, #8]
   16aec:	ldr	r3, [r8, #4]
   16af0:	str	r3, [r0, #4]
   16af4:	ldr	r3, [r8, #8]
   16af8:	str	r3, [r0, #8]
   16afc:	ldr	r3, [r5, #4]
   16b00:	orr	r3, r3, #256	; 0x100
   16b04:	str	r3, [r5, #4]
   16b08:	b	12178 <ceil@plt+0x630>
   16b0c:	movw	r0, #45176	; 0xb078
   16b10:	mov	r1, r6
   16b14:	movt	r0, #1
   16b18:	bl	11b18 <strcmp@plt>
   16b1c:	cmp	r0, #0
   16b20:	bne	16c0c <ceil@plt+0x50c4>
   16b24:	cmp	r5, #0
   16b28:	beq	16bfc <ceil@plt+0x50b4>
   16b2c:	add	r4, r4, #1
   16b30:	cmp	sl, r4
   16b34:	ble	16be8 <ceil@plt+0x50a0>
   16b38:	add	r8, r8, #4
   16b3c:	movw	r1, #45184	; 0xb080
   16b40:	sub	r2, fp, #212	; 0xd4
   16b44:	movt	r1, #1
   16b48:	ldr	r0, [r7, r8]
   16b4c:	sub	r3, fp, #204	; 0xcc
   16b50:	bl	117c4 <__isoc99_sscanf@plt>
   16b54:	add	r8, r7, r8
   16b58:	cmp	r0, #2
   16b5c:	bne	16bd8 <ceil@plt+0x5090>
   16b60:	add	r0, r5, #184	; 0xb8
   16b64:	bl	17b34 <ceil@plt+0x5fec>
   16b68:	vldr	d7, [fp, #-212]	; 0xffffff2c
   16b6c:	vmul.f64	d5, d7, d9
   16b70:	mov	r3, #65536	; 0x10000
   16b74:	vmov.f64	d6, #112	; 0x3f800000  1.0
   16b78:	vcvt.s32.f64	s10, d5
   16b7c:	vstr	s10, [r5, #184]	; 0xb8
   16b80:	vcmp.f64	d7, d6
   16b84:	vldr	d7, [fp, #-204]	; 0xffffff34
   16b88:	str	r3, [r5, #216]	; 0xd8
   16b8c:	vmul.f64	d6, d7, d9
   16b90:	vmrs	APSR_nzcv, fpscr
   16b94:	vcvt.s32.f64	s12, d6
   16b98:	vstr	s12, [r5, #200]	; 0xc8
   16b9c:	bne	16bb0 <ceil@plt+0x5068>
   16ba0:	vmov.f64	d6, #112	; 0x3f800000  1.0
   16ba4:	vcmp.f64	d7, d6
   16ba8:	vmrs	APSR_nzcv, fpscr
   16bac:	beq	16c8c <ceil@plt+0x5144>
   16bb0:	movw	r3, #42480	; 0xa5f0
   16bb4:	movt	r3, #1
   16bb8:	str	r3, [r5, #220]	; 0xdc
   16bbc:	ldr	r2, [r5, #4]
   16bc0:	mov	r3, #0
   16bc4:	str	r3, [r5, #224]	; 0xe0
   16bc8:	orr	r2, r2, #512	; 0x200
   16bcc:	str	r3, [r5, #228]	; 0xe4
   16bd0:	str	r2, [r5, #4]
   16bd4:	b	12178 <ceil@plt+0x630>
   16bd8:	movw	r0, #45192	; 0xb088
   16bdc:	ldr	r1, [r8]
   16be0:	movt	r0, #1
   16be4:	bl	17bd8 <ceil@plt+0x6090>
   16be8:	sub	r4, r4, #-1073741823	; 0xc0000001
   16bec:	movw	r0, #42648	; 0xa698
   16bf0:	movt	r0, #1
   16bf4:	ldr	r1, [r7, r4, lsl #2]
   16bf8:	bl	17bd8 <ceil@plt+0x6090>
   16bfc:	movw	r0, #44828	; 0xaf1c
   16c00:	mov	r1, r6
   16c04:	movt	r0, #1
   16c08:	bl	17bd8 <ceil@plt+0x6090>
   16c0c:	movw	r0, #45236	; 0xb0b4
   16c10:	mov	r1, r6
   16c14:	movt	r0, #1
   16c18:	bl	11b18 <strcmp@plt>
   16c1c:	cmp	r0, #0
   16c20:	bne	16cdc <ceil@plt+0x5194>
   16c24:	cmp	r5, #0
   16c28:	beq	16ccc <ceil@plt+0x5184>
   16c2c:	add	r4, r4, #1
   16c30:	cmp	sl, r4
   16c34:	ble	16cb8 <ceil@plt+0x5170>
   16c38:	movw	r1, #44600	; 0xae38
   16c3c:	ldr	r0, [r7, r4, lsl #2]
   16c40:	movt	r1, #1
   16c44:	sub	r2, fp, #212	; 0xd4
   16c48:	sub	r3, fp, #204	; 0xcc
   16c4c:	add	r6, r7, r4, lsl #2
   16c50:	bl	117c4 <__isoc99_sscanf@plt>
   16c54:	cmp	r0, #2
   16c58:	bne	16ca8 <ceil@plt+0x5160>
   16c5c:	ldr	r2, [fp, #-212]	; 0xffffff2c
   16c60:	cmp	r2, #0
   16c64:	ble	16c9c <ceil@plt+0x5154>
   16c68:	ldr	r3, [fp, #-204]	; 0xffffff34
   16c6c:	cmp	r3, #0
   16c70:	ble	16c9c <ceil@plt+0x5154>
   16c74:	ldr	r1, [r5, #4]
   16c78:	str	r3, [r5, #180]	; 0xb4
   16c7c:	str	r2, [r5, #176]	; 0xb0
   16c80:	orr	r3, r1, #512	; 0x200
   16c84:	str	r3, [r5, #4]
   16c88:	b	12178 <ceil@plt+0x630>
   16c8c:	movw	r3, #42492	; 0xa5fc
   16c90:	movt	r3, #1
   16c94:	str	r3, [r5, #220]	; 0xdc
   16c98:	b	16bbc <ceil@plt+0x5074>
   16c9c:	movw	r0, #45296	; 0xb0f0
   16ca0:	movt	r0, #1
   16ca4:	bl	17bd8 <ceil@plt+0x6090>
   16ca8:	movw	r0, #45252	; 0xb0c4
   16cac:	ldr	r1, [r6]
   16cb0:	movt	r0, #1
   16cb4:	bl	17bd8 <ceil@plt+0x6090>
   16cb8:	sub	r4, r4, #-1073741823	; 0xc0000001
   16cbc:	movw	r0, #42648	; 0xa698
   16cc0:	movt	r0, #1
   16cc4:	ldr	r1, [r7, r4, lsl #2]
   16cc8:	bl	17bd8 <ceil@plt+0x6090>
   16ccc:	movw	r0, #44828	; 0xaf1c
   16cd0:	mov	r1, r6
   16cd4:	movt	r0, #1
   16cd8:	bl	17bd8 <ceil@plt+0x6090>
   16cdc:	movw	r0, #45344	; 0xb120
   16ce0:	mov	r1, r6
   16ce4:	movt	r0, #1
   16ce8:	bl	11b18 <strcmp@plt>
   16cec:	cmp	r0, #0
   16cf0:	bne	16e60 <ceil@plt+0x5318>
   16cf4:	cmp	r5, #0
   16cf8:	beq	16e50 <ceil@plt+0x5308>
   16cfc:	add	r4, r4, #1
   16d00:	cmp	sl, r4
   16d04:	ble	16e28 <ceil@plt+0x52e0>
   16d08:	add	r6, r5, #184	; 0xb8
   16d0c:	add	ip, r7, r4, lsl #2
   16d10:	str	ip, [fp, #-300]	; 0xfffffed4
   16d14:	mov	r0, r6
   16d18:	bl	17b34 <ceil@plt+0x5fec>
   16d1c:	ldr	r3, [r7, r4, lsl #2]
   16d20:	movw	r1, #42028	; 0xa42c
   16d24:	movt	r1, #1
   16d28:	mov	r0, r3
   16d2c:	str	r3, [fp, #-392]	; 0xfffffe78
   16d30:	bl	11b18 <strcmp@plt>
   16d34:	ldr	r3, [fp, #-392]	; 0xfffffe78
   16d38:	cmp	r0, #0
   16d3c:	bne	16d70 <ceil@plt+0x5228>
   16d40:	ldr	r3, [r5, #4]
   16d44:	orr	r3, r3, #512	; 0x200
   16d48:	str	r3, [r5, #4]
   16d4c:	b	12178 <ceil@plt+0x630>
   16d50:	movw	r0, #45148	; 0xb05c
   16d54:	mov	r1, r6
   16d58:	movt	r0, #1
   16d5c:	bl	17bd8 <ceil@plt+0x6090>
   16d60:	movw	r0, #44828	; 0xaf1c
   16d64:	mov	r1, r6
   16d68:	movt	r0, #1
   16d6c:	bl	17bd8 <ceil@plt+0x6090>
   16d70:	sub	r8, fp, #188	; 0xbc
   16d74:	mov	r0, r3
   16d78:	sub	r1, fp, #172	; 0xac
   16d7c:	sub	r3, fp, #164	; 0xa4
   16d80:	mov	r2, r8
   16d84:	stm	sp, {r1, r3}
   16d88:	sub	r1, fp, #156	; 0x9c
   16d8c:	sub	r3, fp, #148	; 0x94
   16d90:	str	r1, [sp, #8]
   16d94:	sub	r1, fp, #140	; 0x8c
   16d98:	str	r3, [sp, #12]
   16d9c:	sub	r3, fp, #132	; 0x84
   16da0:	str	r1, [sp, #16]
   16da4:	movw	r1, #45356	; 0xb12c
   16da8:	str	r3, [sp, #20]
   16dac:	movt	r1, #1
   16db0:	sub	r3, fp, #124	; 0x7c
   16db4:	str	r3, [sp, #24]
   16db8:	sub	r3, fp, #180	; 0xb4
   16dbc:	bl	117c4 <__isoc99_sscanf@plt>
   16dc0:	cmp	r0, #9
   16dc4:	bne	16e3c <ceil@plt+0x52f4>
   16dc8:	mov	r0, r6
   16dcc:	bl	17b34 <ceil@plt+0x5fec>
   16dd0:	mov	r3, #0
   16dd4:	add	r1, r8, r3, lsl #1
   16dd8:	add	r0, r5, r3
   16ddc:	mov	r2, #0
   16de0:	vldmia	r1!, {d7}
   16de4:	vmul.f64	d7, d7, d9
   16de8:	add	ip, r0, r2
   16dec:	add	r2, r2, #4
   16df0:	cmp	r2, #12
   16df4:	vcvt.s32.f64	s14, d7
   16df8:	vstr	s14, [ip, #184]	; 0xb8
   16dfc:	bne	16de0 <ceil@plt+0x5298>
   16e00:	add	r3, r3, #12
   16e04:	cmp	r3, #36	; 0x24
   16e08:	bne	16dd4 <ceil@plt+0x528c>
   16e0c:	movw	r3, #42480	; 0xa5f0
   16e10:	movt	r3, #1
   16e14:	str	r3, [r5, #220]	; 0xdc
   16e18:	mov	r3, #0
   16e1c:	str	r3, [r5, #224]	; 0xe0
   16e20:	str	r3, [r5, #228]	; 0xe4
   16e24:	b	16d40 <ceil@plt+0x51f8>
   16e28:	sub	r4, r4, #-1073741823	; 0xc0000001
   16e2c:	movw	r0, #42648	; 0xa698
   16e30:	movt	r0, #1
   16e34:	ldr	r1, [r7, r4, lsl #2]
   16e38:	bl	17bd8 <ceil@plt+0x6090>
   16e3c:	ldr	r4, [fp, #-300]	; 0xfffffed4
   16e40:	movw	r0, #45392	; 0xb150
   16e44:	movt	r0, #1
   16e48:	ldr	r1, [r4]
   16e4c:	bl	17bd8 <ceil@plt+0x6090>
   16e50:	movw	r0, #44828	; 0xaf1c
   16e54:	mov	r1, r6
   16e58:	movt	r0, #1
   16e5c:	bl	17bd8 <ceil@plt+0x6090>
   16e60:	movw	r0, #45436	; 0xb17c
   16e64:	mov	r1, r6
   16e68:	movt	r0, #1
   16e6c:	bl	11b18 <strcmp@plt>
   16e70:	cmp	r0, #0
   16e74:	bne	16eb4 <ceil@plt+0x536c>
   16e78:	cmp	r5, #0
   16e7c:	beq	16f0c <ceil@plt+0x53c4>
   16e80:	mov	r3, #0
   16e84:	ldr	r1, [r5, #56]	; 0x38
   16e88:	ldr	r2, [r5, #32]
   16e8c:	str	r3, [r5, #64]	; 0x40
   16e90:	orr	r1, r1, #2
   16e94:	str	r3, [r5, #40]	; 0x28
   16e98:	orr	r2, r2, #2
   16e9c:	ldr	r3, [r5, #4]
   16ea0:	str	r1, [r5, #56]	; 0x38
   16ea4:	orr	r3, r3, #3
   16ea8:	str	r2, [r5, #32]
   16eac:	str	r3, [r5, #4]
   16eb0:	b	12178 <ceil@plt+0x630>
   16eb4:	movw	r0, #45444	; 0xb184
   16eb8:	mov	r1, r6
   16ebc:	movt	r0, #1
   16ec0:	bl	11b18 <strcmp@plt>
   16ec4:	cmp	r0, #0
   16ec8:	bne	16f40 <ceil@plt+0x53f8>
   16ecc:	add	r4, r4, #1
   16ed0:	cmp	sl, r4
   16ed4:	ble	16f2c <ceil@plt+0x53e4>
   16ed8:	ldr	r2, [pc, #2420]	; 17854 <ceil@plt+0x5d0c>
   16edc:	movw	r1, #44600	; 0xae38
   16ee0:	ldr	r0, [r7, r4, lsl #2]
   16ee4:	movt	r1, #1
   16ee8:	add	r3, r2, #4
   16eec:	add	r6, r7, r4, lsl #2
   16ef0:	bl	117c4 <__isoc99_sscanf@plt>
   16ef4:	cmp	r0, #2
   16ef8:	bne	16f1c <ceil@plt+0x53d4>
   16efc:	mov	ip, #1
   16f00:	str	ip, [fp, #-264]	; 0xfffffef8
   16f04:	mov	r9, ip
   16f08:	b	12178 <ceil@plt+0x630>
   16f0c:	movw	r0, #44828	; 0xaf1c
   16f10:	mov	r1, r6
   16f14:	movt	r0, #1
   16f18:	bl	17bd8 <ceil@plt+0x6090>
   16f1c:	movw	r0, #45452	; 0xb18c
   16f20:	ldr	r1, [r6]
   16f24:	movt	r0, #1
   16f28:	bl	17bd8 <ceil@plt+0x6090>
   16f2c:	sub	r4, r4, #-1073741823	; 0xc0000001
   16f30:	movw	r0, #42648	; 0xa698
   16f34:	movt	r0, #1
   16f38:	ldr	r1, [r7, r4, lsl #2]
   16f3c:	bl	17bd8 <ceil@plt+0x6090>
   16f40:	movw	r0, #45496	; 0xb1b8
   16f44:	mov	r1, r6
   16f48:	movt	r0, #1
   16f4c:	bl	11b18 <strcmp@plt>
   16f50:	cmp	r0, #0
   16f54:	bne	16f98 <ceil@plt+0x5450>
   16f58:	add	r4, r4, #1
   16f5c:	cmp	sl, r4
   16f60:	ble	16ff0 <ceil@plt+0x54a8>
   16f64:	ldr	r2, [pc, #2284]	; 17858 <ceil@plt+0x5d10>
   16f68:	movw	r1, #44600	; 0xae38
   16f6c:	ldr	r0, [r7, r4, lsl #2]
   16f70:	movt	r1, #1
   16f74:	add	r3, r2, #4
   16f78:	add	r6, r7, r4, lsl #2
   16f7c:	bl	117c4 <__isoc99_sscanf@plt>
   16f80:	cmp	r0, #2
   16f84:	beq	16efc <ceil@plt+0x53b4>
   16f88:	movw	r0, #45504	; 0xb1c0
   16f8c:	ldr	r1, [r6]
   16f90:	movt	r0, #1
   16f94:	bl	17bd8 <ceil@plt+0x6090>
   16f98:	movw	r0, #45548	; 0xb1ec
   16f9c:	mov	r1, r6
   16fa0:	movt	r0, #1
   16fa4:	bl	11b18 <strcmp@plt>
   16fa8:	cmp	r0, #0
   16fac:	bne	17018 <ceil@plt+0x54d0>
   16fb0:	add	r4, r4, #1
   16fb4:	cmp	sl, r4
   16fb8:	ble	17004 <ceil@plt+0x54bc>
   16fbc:	ldr	r0, [r7, r4, lsl #2]
   16fc0:	sub	r1, fp, #204	; 0xcc
   16fc4:	bl	11800 <strtod@plt>
   16fc8:	ldr	r3, [r7, r4, lsl #2]
   16fcc:	ldr	r2, [fp, #-204]	; 0xffffff34
   16fd0:	ldr	ip, [fp, #-268]	; 0xfffffef4
   16fd4:	cmp	r3, r2
   16fd8:	vstr	d0, [ip, #112]	; 0x70
   16fdc:	movweq	lr, #53664	; 0xd1a0
   16fe0:	movteq	lr, #2
   16fe4:	vstreq	d11, [lr, #112]	; 0x70
   16fe8:	streq	r3, [lr, #120]	; 0x78
   16fec:	b	16efc <ceil@plt+0x53b4>
   16ff0:	sub	r4, r4, #-1073741823	; 0xc0000001
   16ff4:	movw	r0, #42648	; 0xa698
   16ff8:	movt	r0, #1
   16ffc:	ldr	r1, [r7, r4, lsl #2]
   17000:	bl	17bd8 <ceil@plt+0x6090>
   17004:	sub	r4, r4, #-1073741823	; 0xc0000001
   17008:	movw	r0, #42648	; 0xa698
   1700c:	movt	r0, #1
   17010:	ldr	r1, [r7, r4, lsl #2]
   17014:	bl	17bd8 <ceil@plt+0x6090>
   17018:	movw	r0, #45556	; 0xb1f4
   1701c:	mov	r1, r6
   17020:	movt	r0, #1
   17024:	bl	11b18 <strcmp@plt>
   17028:	cmp	r0, #0
   1702c:	bne	17064 <ceil@plt+0x551c>
   17030:	cmp	r5, #0
   17034:	mov	r3, #1
   17038:	strne	r3, [fp, #-264]	; 0xfffffef8
   1703c:	ldreq	ip, [fp, #-268]	; 0xfffffef4
   17040:	movne	r9, r3
   17044:	ldrne	r2, [r5, #4]
   17048:	moveq	r9, r3
   1704c:	strne	r3, [r5, #172]	; 0xac
   17050:	streq	r3, [ip, #80]	; 0x50
   17054:	orrne	r3, r2, #64	; 0x40
   17058:	streq	r3, [fp, #-264]	; 0xfffffef8
   1705c:	strne	r3, [r5, #4]
   17060:	b	12178 <ceil@plt+0x630>
   17064:	movw	r0, #45564	; 0xb1fc
   17068:	mov	r1, r6
   1706c:	movt	r0, #1
   17070:	bl	11b18 <strcmp@plt>
   17074:	cmp	r0, #0
   17078:	beq	17178 <ceil@plt+0x5630>
   1707c:	movw	r0, #45572	; 0xb204
   17080:	mov	r1, r6
   17084:	movt	r0, #1
   17088:	bl	11b18 <strcmp@plt>
   1708c:	cmp	r0, #0
   17090:	beq	17550 <ceil@plt+0x5a08>
   17094:	movw	r0, #45580	; 0xb20c
   17098:	mov	r1, r6
   1709c:	movt	r0, #1
   170a0:	bl	11b18 <strcmp@plt>
   170a4:	subs	r9, r0, #0
   170a8:	beq	17404 <ceil@plt+0x58bc>
   170ac:	movw	r0, #45640	; 0xb248
   170b0:	mov	r1, r6
   170b4:	movt	r0, #1
   170b8:	bl	11b18 <strcmp@plt>
   170bc:	cmp	r0, #0
   170c0:	beq	175c0 <ceil@plt+0x5a78>
   170c4:	movw	r0, #45652	; 0xb254
   170c8:	mov	r1, r6
   170cc:	movt	r0, #1
   170d0:	bl	11b18 <strcmp@plt>
   170d4:	cmp	r0, #0
   170d8:	beq	17390 <ceil@plt+0x5848>
   170dc:	movw	r0, #45664	; 0xb260
   170e0:	mov	r1, r6
   170e4:	movt	r0, #1
   170e8:	bl	11b18 <strcmp@plt>
   170ec:	cmp	r0, #0
   170f0:	beq	17234 <ceil@plt+0x56ec>
   170f4:	movw	r0, #45676	; 0xb26c
   170f8:	mov	r1, r6
   170fc:	movt	r0, #1
   17100:	bl	11b18 <strcmp@plt>
   17104:	cmp	r0, #0
   17108:	beq	17224 <ceil@plt+0x56dc>
   1710c:	movw	r0, #45692	; 0xb27c
   17110:	mov	r1, r6
   17114:	movt	r0, #1
   17118:	bl	11b18 <strcmp@plt>
   1711c:	subs	r8, r0, #0
   17120:	bne	171b8 <ceil@plt+0x5670>
   17124:	add	r3, r4, #1
   17128:	cmp	sl, r3
   1712c:	ble	171a8 <ceil@plt+0x5660>
   17130:	add	r4, r4, #2
   17134:	ldr	r0, [pc, #1824]	; 1785c <ceil@plt+0x5d14>
   17138:	ldr	r1, [r7, r3, lsl #2]
   1713c:	mov	r2, #7
   17140:	lsl	r6, r3, #2
   17144:	bl	11bb8 <ceil@plt+0x70>
   17148:	cmp	sl, r4
   1714c:	bgt	17184 <ceil@plt+0x563c>
   17150:	movw	lr, #53664	; 0xd1a0
   17154:	movt	lr, #2
   17158:	mov	ip, #1
   1715c:	str	ip, [fp, #-332]	; 0xfffffeb4
   17160:	ldr	r3, [lr, #144]	; 0x90
   17164:	mov	r9, ip
   17168:	str	r8, [lr, #152]	; 0x98
   1716c:	orr	r3, r3, #2
   17170:	str	r3, [lr, #144]	; 0x90
   17174:	b	12178 <ceil@plt+0x630>
   17178:	mov	ip, #1
   1717c:	str	ip, [fp, #-348]	; 0xfffffea4
   17180:	b	12178 <ceil@plt+0x630>
   17184:	add	r6, r7, r6
   17188:	ldr	r0, [pc, #1744]	; 17860 <ceil@plt+0x5d18>
   1718c:	mov	r2, #7
   17190:	mov	ip, #1
   17194:	ldr	r1, [r6, #4]
   17198:	str	ip, [fp, #-332]	; 0xfffffeb4
   1719c:	bl	11bb8 <ceil@plt+0x70>
   171a0:	ldr	r9, [fp, #-332]	; 0xfffffeb4
   171a4:	b	12178 <ceil@plt+0x630>
   171a8:	movw	r0, #42648	; 0xa698
   171ac:	ldr	r1, [r7, r4, lsl #2]
   171b0:	movt	r0, #1
   171b4:	bl	17bd8 <ceil@plt+0x6090>
   171b8:	movw	r0, #45720	; 0xb298
   171bc:	mov	r1, r6
   171c0:	movt	r0, #1
   171c4:	bl	11b18 <strcmp@plt>
   171c8:	subs	r8, r0, #0
   171cc:	bne	172ec <ceil@plt+0x57a4>
   171d0:	add	r3, r4, #1
   171d4:	cmp	sl, r3
   171d8:	ble	172dc <ceil@plt+0x5794>
   171dc:	add	r4, r4, #2
   171e0:	ldr	r0, [pc, #1652]	; 1785c <ceil@plt+0x5d14>
   171e4:	ldr	r1, [r7, r3, lsl #2]
   171e8:	mov	r2, #7
   171ec:	lsl	r6, r3, #2
   171f0:	bl	11bb8 <ceil@plt+0x70>
   171f4:	cmp	sl, r4
   171f8:	bgt	172a8 <ceil@plt+0x5760>
   171fc:	movw	lr, #53664	; 0xd1a0
   17200:	movt	lr, #2
   17204:	mov	ip, #1
   17208:	str	ip, [fp, #-336]	; 0xfffffeb0
   1720c:	ldr	r3, [lr, #160]	; 0xa0
   17210:	mov	r9, ip
   17214:	str	r8, [lr, #168]	; 0xa8
   17218:	orr	r3, r3, #2
   1721c:	str	r3, [lr, #160]	; 0xa0
   17220:	b	12178 <ceil@plt+0x630>
   17224:	mov	ip, #1
   17228:	str	ip, [fp, #-360]	; 0xfffffe98
   1722c:	mov	r9, ip
   17230:	b	12178 <ceil@plt+0x630>
   17234:	mov	r0, #1
   17238:	mov	r1, #96	; 0x60
   1723c:	bl	11830 <calloc@plt>
   17240:	add	r9, r4, #2
   17244:	cmp	sl, r9
   17248:	mov	r8, r0
   1724c:	ble	172cc <ceil@plt+0x5784>
   17250:	add	r3, r4, #1
   17254:	add	r0, r0, #64	; 0x40
   17258:	mov	r2, #3
   1725c:	mov	r4, r9
   17260:	lsl	r6, r3, #2
   17264:	ldr	r1, [r7, r3, lsl #2]
   17268:	add	r6, r7, r6
   1726c:	bl	11bb8 <ceil@plt+0x70>
   17270:	mov	r2, #3
   17274:	add	r0, r8, #80	; 0x50
   17278:	ldr	r1, [r6, #4]
   1727c:	mov	ip, #1
   17280:	str	ip, [fp, #-288]	; 0xfffffee0
   17284:	bl	11bb8 <ceil@plt+0x70>
   17288:	ldr	ip, [fp, #-268]	; 0xfffffef4
   1728c:	mov	r2, #3
   17290:	ldr	r9, [fp, #-288]	; 0xfffffee0
   17294:	ldr	r3, [ip, #124]	; 0x7c
   17298:	str	r8, [ip, #124]	; 0x7c
   1729c:	str	r2, [r8, #4]
   172a0:	str	r3, [r8]
   172a4:	b	12178 <ceil@plt+0x630>
   172a8:	add	r6, r7, r6
   172ac:	ldr	r0, [pc, #1456]	; 17864 <ceil@plt+0x5d1c>
   172b0:	mov	r2, #7
   172b4:	mov	ip, #1
   172b8:	ldr	r1, [r6, #4]
   172bc:	str	ip, [fp, #-336]	; 0xfffffeb0
   172c0:	bl	11bb8 <ceil@plt+0x70>
   172c4:	ldr	r9, [fp, #-336]	; 0xfffffeb0
   172c8:	b	12178 <ceil@plt+0x630>
   172cc:	movw	r0, #45148	; 0xb05c
   172d0:	mov	r1, r6
   172d4:	movt	r0, #1
   172d8:	bl	17bd8 <ceil@plt+0x6090>
   172dc:	movw	r0, #42648	; 0xa698
   172e0:	ldr	r1, [r7, r4, lsl #2]
   172e4:	movt	r0, #1
   172e8:	bl	17bd8 <ceil@plt+0x6090>
   172ec:	movw	r0, #45748	; 0xb2b4
   172f0:	mov	r1, r6
   172f4:	movt	r0, #1
   172f8:	bl	11b18 <strcmp@plt>
   172fc:	cmp	r0, #0
   17300:	beq	17730 <ceil@plt+0x5be8>
   17304:	movw	r0, #45764	; 0xb2c4
   17308:	mov	r1, r6
   1730c:	movt	r0, #1
   17310:	bl	11b18 <strcmp@plt>
   17314:	cmp	r0, #0
   17318:	beq	17720 <ceil@plt+0x5bd8>
   1731c:	movw	r0, #45788	; 0xb2dc
   17320:	mov	r1, r6
   17324:	movt	r0, #1
   17328:	bl	11b18 <strcmp@plt>
   1732c:	cmp	r0, #0
   17330:	beq	17660 <ceil@plt+0x5b18>
   17334:	movw	r0, #45956	; 0xb384
   17338:	mov	r1, r6
   1733c:	movt	r0, #1
   17340:	bl	11b18 <strcmp@plt>
   17344:	subs	r8, r0, #0
   17348:	bne	17650 <ceil@plt+0x5b08>
   1734c:	add	r4, r4, #1
   17350:	mov	r0, #1
   17354:	mov	r1, #48	; 0x30
   17358:	bl	11830 <calloc@plt>
   1735c:	cmp	sl, r4
   17360:	ble	1763c <ceil@plt+0x5af4>
   17364:	ldr	ip, [fp, #-268]	; 0xfffffef4
   17368:	ldr	r2, [r7, r4, lsl #2]
   1736c:	ldr	r3, [ip, #84]	; 0x54
   17370:	stmib	r0, {r2, r8}
   17374:	cmp	r3, #0
   17378:	beq	17610 <ceil@plt+0x5ac8>
   1737c:	ldr	r2, [r3]
   17380:	cmp	r2, #0
   17384:	beq	17614 <ceil@plt+0x5acc>
   17388:	mov	r3, r2
   1738c:	b	1737c <ceil@plt+0x5834>
   17390:	mov	r0, #1
   17394:	mov	r1, #96	; 0x60
   17398:	bl	11830 <calloc@plt>
   1739c:	add	r9, r4, #2
   173a0:	cmp	sl, r9
   173a4:	mov	r8, r0
   173a8:	ble	1755c <ceil@plt+0x5a14>
   173ac:	add	r3, r4, #1
   173b0:	add	r0, r0, #64	; 0x40
   173b4:	mov	r2, #3
   173b8:	mov	r4, r9
   173bc:	lsl	r6, r3, #2
   173c0:	ldr	r1, [r7, r3, lsl #2]
   173c4:	add	r6, r7, r6
   173c8:	bl	11bb8 <ceil@plt+0x70>
   173cc:	mov	r2, #3
   173d0:	add	r0, r8, #80	; 0x50
   173d4:	ldr	r1, [r6, #4]
   173d8:	mov	ip, #1
   173dc:	str	ip, [fp, #-288]	; 0xfffffee0
   173e0:	bl	11bb8 <ceil@plt+0x70>
   173e4:	ldr	ip, [fp, #-268]	; 0xfffffef4
   173e8:	mov	r2, #2
   173ec:	ldr	r9, [fp, #-288]	; 0xfffffee0
   173f0:	ldr	r3, [ip, #124]	; 0x7c
   173f4:	str	r8, [ip, #124]	; 0x7c
   173f8:	str	r2, [r8, #4]
   173fc:	str	r3, [r8]
   17400:	b	12178 <ceil@plt+0x630>
   17404:	mov	r0, #1
   17408:	mov	r1, #96	; 0x60
   1740c:	bl	11830 <calloc@plt>
   17410:	add	r3, r4, #10
   17414:	cmp	sl, r3
   17418:	add	r8, r4, #1
   1741c:	mov	r6, r0
   17420:	ble	175b0 <ceil@plt+0x5a68>
   17424:	ldr	r3, [r7, r8, lsl #2]
   17428:	add	r8, r7, r8, lsl #2
   1742c:	mov	r0, r3
   17430:	str	r3, [r6, #52]	; 0x34
   17434:	bl	118fc <strlen@plt>
   17438:	sub	r1, fp, #204	; 0xcc
   1743c:	str	r0, [r6, #56]	; 0x38
   17440:	ldr	r3, [r8, #4]
   17444:	mov	r0, r3
   17448:	str	r3, [fp, #-392]	; 0xfffffe78
   1744c:	bl	11800 <strtod@plt>
   17450:	ldr	r2, [fp, #-204]	; 0xffffff34
   17454:	ldr	r3, [fp, #-392]	; 0xfffffe78
   17458:	cmp	r3, r2
   1745c:	beq	175a0 <ceil@plt+0x5a58>
   17460:	vmul.f64	d7, d0, d10
   17464:	add	r4, r4, #11
   17468:	vcvt.u32.f64	s14, d7
   1746c:	vstr	s14, [r6, #20]
   17470:	ldr	r0, [r8, #8]
   17474:	bl	11b58 <ceil@plt+0x10>
   17478:	str	r0, [r6, #12]
   1747c:	ldr	r0, [r8, #12]
   17480:	bl	11b58 <ceil@plt+0x10>
   17484:	str	r0, [r6, #24]
   17488:	ldr	r0, [r8, #16]
   1748c:	bl	11b58 <ceil@plt+0x10>
   17490:	str	r0, [r6, #28]
   17494:	ldr	r0, [r8, #20]
   17498:	bl	11b58 <ceil@plt+0x10>
   1749c:	str	r0, [r6, #32]
   174a0:	ldr	r0, [r8, #24]
   174a4:	bl	11b58 <ceil@plt+0x10>
   174a8:	str	r0, [r6, #16]
   174ac:	ldr	r0, [r8, #28]
   174b0:	bl	11b58 <ceil@plt+0x10>
   174b4:	str	r0, [r6, #40]	; 0x28
   174b8:	ldr	r0, [r8, #32]
   174bc:	bl	11b58 <ceil@plt+0x10>
   174c0:	str	r0, [r6, #44]	; 0x2c
   174c4:	ldr	r0, [r8, #36]	; 0x24
   174c8:	bl	11b58 <ceil@plt+0x10>
   174cc:	cmp	sl, r4
   174d0:	str	r9, [r6, #60]	; 0x3c
   174d4:	str	r0, [r6, #48]	; 0x30
   174d8:	ble	17524 <ceil@plt+0x59dc>
   174dc:	ldr	r3, [r8, #40]	; 0x28
   174e0:	movw	r0, #42608	; 0xa670
   174e4:	movw	r8, #41092	; 0xa084
   174e8:	movt	r0, #1
   174ec:	movt	r8, #1
   174f0:	mov	ip, r5
   174f4:	mov	r5, r3
   174f8:	mov	r1, r5
   174fc:	str	ip, [fp, #-392]	; 0xfffffe78
   17500:	bl	11824 <strcasecmp@plt>
   17504:	ldr	ip, [fp, #-392]	; 0xfffffe78
   17508:	cmp	r0, #0
   1750c:	beq	1756c <ceil@plt+0x5a24>
   17510:	add	r9, r9, #1
   17514:	ldr	r0, [r8, r9, lsl #3]
   17518:	cmp	r0, #0
   1751c:	bne	174f8 <ceil@plt+0x59b0>
   17520:	mov	r5, ip
   17524:	ldr	ip, [fp, #-268]	; 0xfffffef4
   17528:	mov	r2, #0
   1752c:	mov	r9, #1
   17530:	str	r2, [r6, #4]
   17534:	ldr	r3, [ip, #124]	; 0x7c
   17538:	mov	ip, #1
   1753c:	str	ip, [fp, #-288]	; 0xfffffee0
   17540:	ldr	ip, [fp, #-268]	; 0xfffffef4
   17544:	str	r3, [r6]
   17548:	str	r6, [ip, #124]	; 0x7c
   1754c:	b	12178 <ceil@plt+0x630>
   17550:	mov	ip, #1
   17554:	str	ip, [fp, #-328]	; 0xfffffeb8
   17558:	b	12178 <ceil@plt+0x630>
   1755c:	movw	r0, #45148	; 0xb05c
   17560:	mov	r1, r6
   17564:	movt	r0, #1
   17568:	bl	17bd8 <ceil@plt+0x6090>
   1756c:	add	r9, r8, r9, lsl #3
   17570:	add	r4, r4, #1
   17574:	ldr	r1, [r6, #60]	; 0x3c
   17578:	cmp	sl, r4
   1757c:	ldr	r2, [r9, #4]
   17580:	orr	r2, r1, r2
   17584:	str	r2, [r6, #60]	; 0x3c
   17588:	ble	17520 <ceil@plt+0x59d8>
   1758c:	mov	r9, r0
   17590:	ldr	r5, [r7, r4, lsl #2]
   17594:	movw	r0, #42608	; 0xa670
   17598:	movt	r0, #1
   1759c:	b	174f8 <ceil@plt+0x59b0>
   175a0:	movw	r0, #41376	; 0xa1a0
   175a4:	mov	r1, r3
   175a8:	movt	r0, #1
   175ac:	bl	17bd8 <ceil@plt+0x6090>
   175b0:	movw	r0, #45592	; 0xb218
   175b4:	ldr	r1, [r7, r8, lsl #2]
   175b8:	movt	r0, #1
   175bc:	bl	17bd8 <ceil@plt+0x6090>
   175c0:	mov	r0, #1
   175c4:	mov	r1, #96	; 0x60
   175c8:	bl	11830 <calloc@plt>
   175cc:	add	r4, r4, #1
   175d0:	cmp	sl, r4
   175d4:	mov	r6, r0
   175d8:	ble	17628 <ceil@plt+0x5ae0>
   175dc:	mov	r2, #3
   175e0:	add	r0, r0, #80	; 0x50
   175e4:	ldr	r1, [r7, r4, lsl #2]
   175e8:	bl	11bb8 <ceil@plt+0x70>
   175ec:	ldr	ip, [fp, #-268]	; 0xfffffef4
   175f0:	mov	r3, #1
   175f4:	str	r3, [fp, #-288]	; 0xfffffee0
   175f8:	str	r3, [r6, #4]
   175fc:	mov	r9, r3
   17600:	ldr	r2, [ip, #124]	; 0x7c
   17604:	str	r6, [ip, #124]	; 0x7c
   17608:	str	r2, [r6]
   1760c:	b	12178 <ceil@plt+0x630>
   17610:	ldr	r3, [pc, #592]	; 17868 <ceil@plt+0x5d20>
   17614:	mov	ip, #1
   17618:	str	r0, [r3]
   1761c:	str	ip, [fp, #-292]	; 0xfffffedc
   17620:	mov	r9, ip
   17624:	b	12178 <ceil@plt+0x630>
   17628:	sub	r4, r4, #-1073741823	; 0xc0000001
   1762c:	movw	r0, #42648	; 0xa698
   17630:	movt	r0, #1
   17634:	ldr	r1, [r7, r4, lsl #2]
   17638:	bl	17bd8 <ceil@plt+0x6090>
   1763c:	sub	r4, r4, #-1073741823	; 0xc0000001
   17640:	movw	r0, #42648	; 0xa698
   17644:	movt	r0, #1
   17648:	ldr	r1, [r7, r4, lsl #2]
   1764c:	bl	17bd8 <ceil@plt+0x6090>
   17650:	movw	r0, #45972	; 0xb394
   17654:	mov	r1, r6
   17658:	movt	r0, #1
   1765c:	bl	17bd8 <ceil@plt+0x6090>
   17660:	mov	r0, #1
   17664:	mov	r1, #48	; 0x30
   17668:	bl	11830 <calloc@plt>
   1766c:	add	r8, r4, #3
   17670:	cmp	sl, r8
   17674:	mov	r9, r0
   17678:	ble	17844 <ceil@plt+0x5cfc>
   1767c:	add	r4, r4, #1
   17680:	movw	r1, #45832	; 0xb308
   17684:	movt	r1, #1
   17688:	ldr	r3, [r7, r4, lsl #2]
   1768c:	lsl	r4, r4, #2
   17690:	add	r6, r4, #4
   17694:	ldrb	r2, [r3]
   17698:	cmp	r2, #42	; 0x2a
   1769c:	addeq	r3, r3, #1
   176a0:	str	r3, [r0, #4]
   176a4:	moveq	r2, #1
   176a8:	mov	r3, #1
   176ac:	streq	r2, [r0, #12]
   176b0:	mov	r2, #4
   176b4:	str	r3, [r0, #8]
   176b8:	ldr	r3, [r7, r6]
   176bc:	add	r6, r7, r6
   176c0:	mov	r0, r3
   176c4:	str	r3, [fp, #-392]	; 0xfffffe78
   176c8:	bl	11ad0 <strncmp@plt>
   176cc:	ldr	r3, [fp, #-392]	; 0xfffffe78
   176d0:	cmp	r0, #0
   176d4:	bne	177f8 <ceil@plt+0x5cb0>
   176d8:	add	r4, r7, r4
   176dc:	movw	r1, #42028	; 0xa42c
   176e0:	movt	r1, #1
   176e4:	ldr	r6, [r4, #8]
   176e8:	mov	r0, r6
   176ec:	bl	11b18 <strcmp@plt>
   176f0:	cmp	r0, #0
   176f4:	bne	17758 <ceil@plt+0x5c10>
   176f8:	ldr	r4, [fp, #-268]	; 0xfffffef4
   176fc:	ldr	r3, [r4, #84]	; 0x54
   17700:	cmp	r3, #0
   17704:	ldreq	r3, [pc, #348]	; 17868 <ceil@plt+0x5d20>
   17708:	beq	17740 <ceil@plt+0x5bf8>
   1770c:	ldr	r2, [r3]
   17710:	cmp	r2, #0
   17714:	beq	17740 <ceil@plt+0x5bf8>
   17718:	mov	r3, r2
   1771c:	b	1770c <ceil@plt+0x5bc4>
   17720:	mov	ip, #1
   17724:	str	ip, [fp, #-352]	; 0xfffffea0
   17728:	mov	r9, ip
   1772c:	b	12178 <ceil@plt+0x630>
   17730:	mov	ip, #1
   17734:	str	ip, [fp, #-364]	; 0xfffffe94
   17738:	mov	r9, ip
   1773c:	b	12178 <ceil@plt+0x630>
   17740:	mov	ip, #1
   17744:	str	r9, [r3]
   17748:	str	ip, [fp, #-292]	; 0xfffffedc
   1774c:	mov	r4, r8
   17750:	mov	r9, ip
   17754:	b	12178 <ceil@plt+0x630>
   17758:	movw	r1, #45904	; 0xb350
   1775c:	mov	r0, #1
   17760:	movt	r1, #1
   17764:	mov	r2, r6
   17768:	bl	117f4 <__printf_chk@plt>
   1776c:	mov	r0, r6
   17770:	movw	r1, #45952	; 0xb380
   17774:	movt	r1, #1
   17778:	bl	11a1c <strtok@plt>
   1777c:	subs	r4, r0, #0
   17780:	beq	176f8 <ceil@plt+0x5bb0>
   17784:	ldr	r1, [r9, #40]	; 0x28
   17788:	mov	r6, #0
   1778c:	ldr	r0, [r9, #44]	; 0x2c
   17790:	add	r1, r1, #1
   17794:	lsl	r1, r1, #4
   17798:	bl	11adc <realloc@plt>
   1779c:	mov	r2, r4
   177a0:	movw	r1, #45920	; 0xb360
   177a4:	movt	r1, #1
   177a8:	str	r0, [r9, #44]	; 0x2c
   177ac:	mov	r0, #1
   177b0:	bl	117f4 <__printf_chk@plt>
   177b4:	ldr	r3, [r9, #40]	; 0x28
   177b8:	ldr	r0, [r9, #44]	; 0x2c
   177bc:	mov	r1, r4
   177c0:	add	r2, r3, #1
   177c4:	str	r2, [r9, #40]	; 0x28
   177c8:	add	r0, r0, r3, lsl #4
   177cc:	mov	r2, #7
   177d0:	bl	11bb8 <ceil@plt+0x70>
   177d4:	ldr	r2, [r9, #40]	; 0x28
   177d8:	ldr	r3, [r9, #44]	; 0x2c
   177dc:	movw	r1, #45936	; 0xb370
   177e0:	mov	r0, #1
   177e4:	movt	r1, #1
   177e8:	add	r3, r3, r2, lsl #4
   177ec:	ldr	r2, [r3, #-12]
   177f0:	bl	117f4 <__printf_chk@plt>
   177f4:	b	1776c <ceil@plt+0x5c24>
   177f8:	mov	r0, r3
   177fc:	add	r2, r9, #28
   17800:	add	r3, r9, #36	; 0x24
   17804:	movw	r1, #45840	; 0xb310
   17808:	stm	sp, {r2, r3}
   1780c:	movt	r1, #1
   17810:	add	r2, r9, #16
   17814:	add	r3, r9, #20
   17818:	str	r2, [sp, #8]
   1781c:	add	r2, r9, #24
   17820:	str	r3, [sp, #12]
   17824:	add	r3, r9, #32
   17828:	bl	117c4 <__isoc99_sscanf@plt>
   1782c:	cmp	r0, #6
   17830:	beq	176d8 <ceil@plt+0x5b90>
   17834:	movw	r0, #45860	; 0xb324
   17838:	ldr	r1, [r6]
   1783c:	movt	r0, #1
   17840:	bl	17bd8 <ceil@plt+0x6090>
   17844:	movw	r0, #45804	; 0xb2ec
   17848:	mov	r1, r6
   1784c:	movt	r0, #1
   17850:	bl	17bd8 <ceil@plt+0x6090>
   17854:	andeq	sp, r2, r0, lsl #4
   17858:	andeq	sp, r2, r8, lsl #4
   1785c:	andeq	sp, r2, r0, lsr #4
   17860:	andeq	sp, r2, r0, lsr r2
   17864:	andeq	sp, r2, r0, asr #4
   17868:	strdeq	sp, [r2], -r4
   1786c:	nop	{0}
   17870:	mov	fp, #0
   17874:	mov	lr, #0
   17878:	pop	{r1}		; (ldr r1, [sp], #4)
   1787c:	mov	r2, sp
   17880:	push	{r2}		; (str r2, [sp, #-4]!)
   17884:	push	{r0}		; (str r0, [sp, #-4]!)
   17888:	ldr	ip, [pc, #16]	; 178a0 <ceil@plt+0x5d58>
   1788c:	push	{ip}		; (str ip, [sp, #-4]!)
   17890:	ldr	r0, [pc, #12]	; 178a4 <ceil@plt+0x5d5c>
   17894:	ldr	r3, [pc, #12]	; 178a8 <ceil@plt+0x5d60>
   17898:	bl	11788 <__libc_start_main@plt>
   1789c:	bl	1174c <abort@plt>
   178a0:	andeq	sl, r1, r0, ror r0
   178a4:	andeq	r2, r1, r8, asr r0
   178a8:	andeq	sl, r1, ip
   178ac:	ldr	r3, [pc, #20]	; 178c8 <ceil@plt+0x5d80>
   178b0:	ldr	r2, [pc, #20]	; 178cc <ceil@plt+0x5d84>
   178b4:	add	r3, pc, r3
   178b8:	ldr	r2, [r3, r2]
   178bc:	cmp	r2, #0
   178c0:	bxeq	lr
   178c4:	b	117b8 <__gmon_start__@plt>
   178c8:	andeq	r5, r1, r4, asr #14
   178cc:	andeq	r0, r0, r8, ror r1
   178d0:	push	{r3, lr}
   178d4:	movw	r0, #53644	; 0xd18c
   178d8:	ldr	r3, [pc, #36]	; 17904 <ceil@plt+0x5dbc>
   178dc:	movt	r0, #2
   178e0:	rsb	r3, r0, r3
   178e4:	cmp	r3, #6
   178e8:	popls	{r3, pc}
   178ec:	movw	r3, #0
   178f0:	movt	r3, #0
   178f4:	cmp	r3, #0
   178f8:	popeq	{r3, pc}
   178fc:	blx	r3
   17900:	pop	{r3, pc}
   17904:	andeq	sp, r2, pc, lsl #3
   17908:	push	{r3, lr}
   1790c:	movw	r0, #53644	; 0xd18c
   17910:	movw	r3, #53644	; 0xd18c
   17914:	movt	r0, #2
   17918:	movt	r3, #2
   1791c:	rsb	r3, r0, r3
   17920:	asr	r3, r3, #2
   17924:	add	r3, r3, r3, lsr #31
   17928:	asrs	r1, r3, #1
   1792c:	popeq	{r3, pc}
   17930:	movw	r2, #0
   17934:	movt	r2, #0
   17938:	cmp	r2, #0
   1793c:	popeq	{r3, pc}
   17940:	blx	r2
   17944:	pop	{r3, pc}
   17948:	push	{r4, lr}
   1794c:	movw	r4, #53660	; 0xd19c
   17950:	movt	r4, #2
   17954:	ldrb	r3, [r4]
   17958:	cmp	r3, #0
   1795c:	popne	{r4, pc}
   17960:	bl	178d0 <ceil@plt+0x5d88>
   17964:	mov	r3, #1
   17968:	strb	r3, [r4]
   1796c:	pop	{r4, pc}
   17970:	movw	r0, #52964	; 0xcee4
   17974:	movt	r0, #2
   17978:	push	{r3, lr}
   1797c:	ldr	r3, [r0]
   17980:	cmp	r3, #0
   17984:	beq	1799c <ceil@plt+0x5e54>
   17988:	movw	r3, #0
   1798c:	movt	r3, #0
   17990:	cmp	r3, #0
   17994:	beq	1799c <ceil@plt+0x5e54>
   17998:	blx	r3
   1799c:	pop	{r3, lr}
   179a0:	b	17908 <ceil@plt+0x5dc0>
   179a4:	andeq	r0, r0, r0
   179a8:	vldr	s11, [r0, #40]	; 0x28
   179ac:	vcvt.f64.u32	d7, s11
   179b0:	ldr	r3, [r0, #52]	; 0x34
   179b4:	tst	r3, #32
   179b8:	vaddne.f64	d7, d7, d7
   179bc:	tst	r3, #16
   179c0:	ldr	r3, [r0, #24]
   179c4:	vmovne.f64	d6, #96	; 0x3f000000  0.5
   179c8:	vmulne.f64	d7, d7, d6
   179cc:	cmp	r3, #0
   179d0:	beq	179fc <ceil@plt+0x5eb4>
   179d4:	vcmp.f64	d7, #0.0
   179d8:	vmrs	APSR_nzcv, fpscr
   179dc:	beq	179fc <ceil@plt+0x5eb4>
   179e0:	vmov	s11, r3
   179e4:	vldr	s0, [r0, #12]
   179e8:	vcvt.f64.u32	d0, s0
   179ec:	vcvt.f64.u32	d6, s11
   179f0:	vmul.f64	d7, d6, d7
   179f4:	vdiv.f64	d0, d0, d7
   179f8:	bx	lr
   179fc:	vldr	d0, [pc, #4]	; 17a08 <ceil@plt+0x5ec0>
   17a00:	bx	lr
   17a04:	nop	{0}
	...
   17a10:	push	{r3, r4, r5, r6, r7, lr}
   17a14:	movw	r3, #53664	; 0xd1a0
   17a18:	movt	r3, #2
   17a1c:	mov	r6, r0
   17a20:	ldr	r4, [r3]
   17a24:	cmp	r4, #0
   17a28:	beq	17a90 <ceil@plt+0x5f48>
   17a2c:	ldr	r7, [r0]
   17a30:	ldr	r5, [r4, #12]
   17a34:	and	r5, r7, r5
   17a38:	tst	r5, #2
   17a3c:	beq	17a50 <ceil@plt+0x5f08>
   17a40:	ldr	r2, [r6, #8]
   17a44:	ldr	r3, [r4, #20]
   17a48:	cmp	r2, r3
   17a4c:	beq	17a90 <ceil@plt+0x5f48>
   17a50:	tst	r5, #1
   17a54:	beq	17a6c <ceil@plt+0x5f24>
   17a58:	ldr	r0, [r6, #4]
   17a5c:	ldr	r1, [r4, #16]
   17a60:	bl	11b18 <strcmp@plt>
   17a64:	cmp	r0, #0
   17a68:	beq	17a90 <ceil@plt+0x5f48>
   17a6c:	tst	r5, #4
   17a70:	beq	17a84 <ceil@plt+0x5f3c>
   17a74:	ldr	r2, [r6, #12]
   17a78:	ldr	r3, [r4, #24]
   17a7c:	cmp	r2, r3
   17a80:	beq	17a90 <ceil@plt+0x5f48>
   17a84:	ldr	r4, [r4]
   17a88:	cmp	r4, #0
   17a8c:	bne	17a30 <ceil@plt+0x5ee8>
   17a90:	mov	r0, r4
   17a94:	pop	{r3, r4, r5, r6, r7, pc}
   17a98:	movw	r3, #53664	; 0xd1a0
   17a9c:	movt	r3, #2
   17aa0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   17aa4:	mov	r7, r0
   17aa8:	ldr	r9, [r3, #4]
   17aac:	cmp	r9, #0
   17ab0:	ble	17b28 <ceil@plt+0x5fe0>
   17ab4:	ldr	r4, [r3, #8]
   17ab8:	mov	r6, #0
   17abc:	ldr	sl, [r0]
   17ac0:	ldr	r5, [r4]
   17ac4:	add	r6, r6, #1
   17ac8:	mov	r8, r4
   17acc:	and	r5, sl, r5
   17ad0:	tst	r5, #2
   17ad4:	beq	17ae8 <ceil@plt+0x5fa0>
   17ad8:	ldr	r2, [r7, #8]
   17adc:	ldr	r3, [r4, #8]
   17ae0:	cmp	r2, r3
   17ae4:	beq	17b2c <ceil@plt+0x5fe4>
   17ae8:	tst	r5, #1
   17aec:	beq	17b04 <ceil@plt+0x5fbc>
   17af0:	ldr	r0, [r7, #4]
   17af4:	ldr	r1, [r4, #4]
   17af8:	bl	11b18 <strcmp@plt>
   17afc:	cmp	r0, #0
   17b00:	beq	17b2c <ceil@plt+0x5fe4>
   17b04:	tst	r5, #4
   17b08:	beq	17b1c <ceil@plt+0x5fd4>
   17b0c:	ldr	r2, [r7, #12]
   17b10:	ldr	r3, [r4, #12]
   17b14:	cmp	r2, r3
   17b18:	beq	17b2c <ceil@plt+0x5fe4>
   17b1c:	cmp	r6, r9
   17b20:	add	r4, r4, #148	; 0x94
   17b24:	bne	17ac0 <ceil@plt+0x5f78>
   17b28:	mov	r8, #0
   17b2c:	mov	r0, r8
   17b30:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   17b34:	push	{r4, lr}
   17b38:	mov	r1, #0
   17b3c:	mov	r4, r0
   17b40:	mov	r2, #36	; 0x24
   17b44:	bl	11854 <memset@plt>
   17b48:	mov	r3, #65536	; 0x10000
   17b4c:	mov	r1, #0
   17b50:	movw	r2, #46180	; 0xb464
   17b54:	str	r3, [r4]
   17b58:	movt	r2, #1
   17b5c:	str	r3, [r4, #16]
   17b60:	str	r2, [r4, #36]	; 0x24
   17b64:	str	r3, [r4, #32]
   17b68:	str	r1, [r4, #40]	; 0x28
   17b6c:	str	r1, [r4, #44]	; 0x2c
   17b70:	pop	{r4, pc}
   17b74:	push	{r4, r5, r6, r7, r8, lr}
   17b78:	mov	lr, r1
   17b7c:	mov	r4, r0
   17b80:	mov	r8, r2
   17b84:	mov	r7, r3
   17b88:	mov	ip, r4
   17b8c:	ldm	lr!, {r0, r1, r2, r3}
   17b90:	ldr	r6, [sp, #24]
   17b94:	stmia	ip!, {r0, r1, r2, r3}
   17b98:	lsl	r5, r6, #2
   17b9c:	ldm	lr!, {r0, r1, r2, r3}
   17ba0:	stmia	ip!, {r0, r1, r2, r3}
   17ba4:	mov	r0, r8
   17ba8:	ldr	r3, [lr]
   17bac:	str	r3, [ip]
   17bb0:	bl	11af4 <__strdup@plt>
   17bb4:	str	r6, [r4, #40]	; 0x28
   17bb8:	str	r0, [r4, #36]	; 0x24
   17bbc:	mov	r0, r5
   17bc0:	bl	119d4 <malloc@plt>
   17bc4:	mov	r2, r5
   17bc8:	mov	r1, r7
   17bcc:	str	r0, [r4, #44]	; 0x2c
   17bd0:	pop	{r4, r5, r6, r7, r8, lr}
   17bd4:	b	11938 <memcpy@plt>
   17bd8:	push	{r0, r1, r2, r3}
   17bdc:	movw	r3, #53648	; 0xd190
   17be0:	push	{r4, r5, r6, lr}
   17be4:	movt	r3, #2
   17be8:	sub	sp, sp, #8
   17bec:	movw	r4, #53656	; 0xd198
   17bf0:	ldr	ip, [r3]
   17bf4:	movt	r4, #2
   17bf8:	ldr	r6, [sp, #24]
   17bfc:	movw	r5, #53664	; 0xd1a0
   17c00:	movt	r5, #2
   17c04:	mov	r1, #1
   17c08:	ldr	r0, [r4]
   17c0c:	movw	r2, #41328	; 0xa170
   17c10:	ldr	r3, [r5, #12]
   17c14:	movt	r2, #1
   17c18:	str	ip, [sp, #4]
   17c1c:	add	ip, sp, #28
   17c20:	str	ip, [sp]
   17c24:	bl	11a10 <__fprintf_chk@plt>
   17c28:	mov	r2, r6
   17c2c:	mov	r1, #1
   17c30:	ldr	r3, [sp]
   17c34:	ldr	r0, [r4]
   17c38:	bl	11968 <__vfprintf_chk@plt>
   17c3c:	ldr	r0, [r4]
   17c40:	ldr	r3, [r5, #12]
   17c44:	movw	r2, #41336	; 0xa178
   17c48:	mov	r1, #1
   17c4c:	movt	r2, #1
   17c50:	bl	11a10 <__fprintf_chk@plt>
   17c54:	mov	r0, #1
   17c58:	bl	11b24 <exit@plt>
   17c5c:	push	{r0, r1, r2, r3}
   17c60:	movw	r3, #53664	; 0xd1a0
   17c64:	push	{r4, r5, r6, lr}
   17c68:	movw	r4, #53648	; 0xd190
   17c6c:	sub	sp, sp, #8
   17c70:	movt	r4, #2
   17c74:	movw	r5, #53656	; 0xd198
   17c78:	movt	r3, #2
   17c7c:	ldr	ip, [r4]
   17c80:	movt	r5, #2
   17c84:	ldr	r6, [sp, #24]
   17c88:	mov	r1, #1
   17c8c:	ldr	r3, [r3, #12]
   17c90:	movw	r2, #41328	; 0xa170
   17c94:	ldr	r0, [r5]
   17c98:	movt	r2, #1
   17c9c:	str	ip, [sp, #4]
   17ca0:	add	ip, sp, #28
   17ca4:	str	ip, [sp]
   17ca8:	bl	11a10 <__fprintf_chk@plt>
   17cac:	mov	r2, r6
   17cb0:	ldr	r3, [sp]
   17cb4:	ldr	r0, [r5]
   17cb8:	mov	r1, #1
   17cbc:	bl	11968 <__vfprintf_chk@plt>
   17cc0:	ldr	r2, [sp, #4]
   17cc4:	ldr	r3, [r4]
   17cc8:	cmp	r2, r3
   17ccc:	bne	17ce0 <ceil@plt+0x6198>
   17cd0:	add	sp, sp, #8
   17cd4:	pop	{r4, r5, r6, lr}
   17cd8:	add	sp, sp, #16
   17cdc:	bx	lr
   17ce0:	bl	119ec <__stack_chk_fail@plt>
   17ce4:	push	{r0, r1, r2, r3}
   17ce8:	movw	r2, #53648	; 0xd190
   17cec:	push	{r4, r5, lr}
   17cf0:	movt	r2, #2
   17cf4:	sub	sp, sp, #12
   17cf8:	movw	r4, #53656	; 0xd198
   17cfc:	ldr	ip, [r2]
   17d00:	movt	r4, #2
   17d04:	ldr	r5, [sp, #24]
   17d08:	movw	r3, #53664	; 0xd1a0
   17d0c:	movt	r3, #2
   17d10:	mov	r1, #1
   17d14:	ldr	r0, [r4]
   17d18:	movw	r2, #41328	; 0xa170
   17d1c:	ldr	r3, [r3, #12]
   17d20:	movt	r2, #1
   17d24:	str	ip, [sp, #4]
   17d28:	add	ip, sp, #28
   17d2c:	str	ip, [sp]
   17d30:	bl	11a10 <__fprintf_chk@plt>
   17d34:	ldr	r0, [r4]
   17d38:	mov	r2, r5
   17d3c:	mov	r1, #1
   17d40:	ldr	r3, [sp]
   17d44:	bl	11968 <__vfprintf_chk@plt>
   17d48:	mov	r0, #1
   17d4c:	bl	11b24 <exit@plt>
   17d50:	push	{r4, lr}
   17d54:	mov	r0, #1
   17d58:	mov	r1, #256	; 0x100
   17d5c:	bl	11830 <calloc@plt>
   17d60:	subs	r3, r0, #0
   17d64:	beq	17d94 <ceil@plt+0x624c>
   17d68:	movw	r2, #53632	; 0xd180
   17d6c:	movt	r2, #2
   17d70:	mov	r1, #0
   17d74:	mov	r4, #1065353216	; 0x3f800000
   17d78:	ldr	ip, [r2]
   17d7c:	str	r1, [r3]
   17d80:	str	r1, [r3, #252]	; 0xfc
   17d84:	str	r4, [r3, #244]	; 0xf4
   17d88:	str	r3, [r2]
   17d8c:	str	r3, [ip]
   17d90:	pop	{r4, pc}
   17d94:	movw	r0, #41432	; 0xa1d8
   17d98:	movt	r0, #1
   17d9c:	bl	17ce4 <ceil@plt+0x619c>
   17da0:	push	{r4, r5, r6, r7, lr}
   17da4:	vldr	d7, [pc, #348]	; 17f08 <ceil@plt+0x63c0>
   17da8:	mov	r4, r0
   17dac:	vldr	s9, [r4, #12]
   17db0:	vcvt.f64.u32	d6, s9
   17db4:	ldr	r0, [r0, #44]	; 0x2c
   17db8:	ldr	r3, [r4]
   17dbc:	sub	sp, sp, #28
   17dc0:	mov	r7, r1
   17dc4:	mov	r6, r2
   17dc8:	movw	r1, #41448	; 0xa1e8
   17dcc:	mov	r2, r0
   17dd0:	movt	r1, #1
   17dd4:	mov	r0, #1
   17dd8:	ldr	r5, [pc, #320]	; 17f20 <ceil@plt+0x63d8>
   17ddc:	vdiv.f64	d7, d6, d7
   17de0:	vstr	d7, [sp]
   17de4:	bl	117f4 <__printf_chk@plt>
   17de8:	mov	r3, #1
   17dec:	b	17dfc <ceil@plt+0x62b4>
   17df0:	ldr	r3, [r5], #8
   17df4:	cmp	r3, #0
   17df8:	beq	17e28 <ceil@plt+0x62e0>
   17dfc:	ldr	r0, [r4, #52]	; 0x34
   17e00:	tst	r3, r0
   17e04:	beq	17df0 <ceil@plt+0x62a8>
   17e08:	ldr	r2, [r5, #-12]
   17e0c:	movw	r1, #47380	; 0xb914
   17e10:	mov	r0, #1
   17e14:	movt	r1, #1
   17e18:	bl	117f4 <__printf_chk@plt>
   17e1c:	ldr	r3, [r5], #8
   17e20:	cmp	r3, #0
   17e24:	bne	17dfc <ceil@plt+0x62b4>
   17e28:	cmp	r7, #0
   17e2c:	bne	17ed8 <ceil@plt+0x6390>
   17e30:	cmp	r6, #0
   17e34:	bne	17ef0 <ceil@plt+0x63a8>
   17e38:	mov	r0, #10
   17e3c:	bl	11818 <putchar@plt>
   17e40:	ldr	r1, [r4, #24]
   17e44:	ldr	lr, [r4, #12]
   17e48:	cmp	r1, #0
   17e4c:	vldrne	d6, [pc, #188]	; 17f10 <ceil@plt+0x63c8>
   17e50:	ldr	ip, [r4, #20]
   17e54:	vldreq	d7, [pc, #188]	; 17f18 <ceil@plt+0x63d0>
   17e58:	vmovne	s15, lr
   17e5c:	ldr	r0, [r4, #28]
   17e60:	vmovne	s9, r1
   17e64:	ldr	r2, [r4, #4]
   17e68:	ldr	r3, [r4, #16]
   17e6c:	str	ip, [sp]
   17e70:	str	r1, [sp, #4]
   17e74:	movw	r1, #41496	; 0xa218
   17e78:	str	r0, [sp, #8]
   17e7c:	movt	r1, #1
   17e80:	mov	r0, #1
   17e84:	vcvtne.f64.u32	d5, s15
   17e88:	vcvtne.f64.u32	d7, s9
   17e8c:	vdivne.f64	d7, d5, d7
   17e90:	vdivne.f64	d7, d7, d6
   17e94:	vstr	d7, [sp, #16]
   17e98:	bl	117f4 <__printf_chk@plt>
   17e9c:	mov	r0, r4
   17ea0:	bl	179a8 <ceil@plt+0x5e60>
   17ea4:	ldr	r0, [r4, #36]	; 0x24
   17ea8:	ldr	r2, [r4, #8]
   17eac:	movw	r1, #41572	; 0xa264
   17eb0:	ldr	r3, [r4, #32]
   17eb4:	movt	r1, #1
   17eb8:	str	r0, [sp]
   17ebc:	mov	r0, #1
   17ec0:	ldr	ip, [r4, #40]	; 0x28
   17ec4:	str	ip, [sp, #4]
   17ec8:	vstr	d0, [sp, #8]
   17ecc:	bl	117f4 <__printf_chk@plt>
   17ed0:	add	sp, sp, #28
   17ed4:	pop	{r4, r5, r6, r7, pc}
   17ed8:	movw	r1, #41472	; 0xa200
   17edc:	mov	r0, #1
   17ee0:	movt	r1, #1
   17ee4:	bl	117f4 <__printf_chk@plt>
   17ee8:	cmp	r6, #0
   17eec:	beq	17e38 <ceil@plt+0x62f0>
   17ef0:	movw	r1, #41484	; 0xa20c
   17ef4:	mov	r0, #1
   17ef8:	movt	r1, #1
   17efc:	bl	117f4 <__printf_chk@plt>
   17f00:	b	17e38 <ceil@plt+0x62f0>
   17f04:	nop	{0}
   17f08:	andeq	r0, r0, r0
   17f0c:	smlawbmi	lr, r0, r4, r8
   17f10:	andeq	r0, r0, r0
   17f14:	addmi	r4, pc, r0
	...
   17f20:	muleq	r1, r0, r0
   17f24:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   17f28:	mov	r7, r0
   17f2c:	ldr	r8, [r0]
   17f30:	tst	r8, #2
   17f34:	beq	17f44 <ceil@plt+0x63fc>
   17f38:	ldr	r0, [r0, #8]
   17f3c:	cmp	r0, #0
   17f40:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   17f44:	movw	r3, #53664	; 0xd1a0
   17f48:	movt	r3, #2
   17f4c:	ldr	r9, [r3, #16]
   17f50:	cmp	r9, #0
   17f54:	ble	17fd0 <ceil@plt+0x6488>
   17f58:	ldr	r4, [r3, #20]
   17f5c:	mov	r6, #0
   17f60:	b	17fa8 <ceil@plt+0x6460>
   17f64:	tst	r5, #1
   17f68:	beq	17f80 <ceil@plt+0x6438>
   17f6c:	ldr	r0, [r7, #4]
   17f70:	ldr	r1, [r4, #4]
   17f74:	bl	11b18 <strcmp@plt>
   17f78:	cmp	r0, #0
   17f7c:	beq	17fc8 <ceil@plt+0x6480>
   17f80:	tst	r5, #4
   17f84:	beq	17f98 <ceil@plt+0x6450>
   17f88:	ldr	r2, [r7, #12]
   17f8c:	ldr	r3, [r4, #12]
   17f90:	cmp	r2, r3
   17f94:	beq	17fc8 <ceil@plt+0x6480>
   17f98:	add	r6, r6, #1
   17f9c:	add	r4, r4, #20
   17fa0:	cmp	r6, r9
   17fa4:	beq	17fd0 <ceil@plt+0x6488>
   17fa8:	ldr	r5, [r4]
   17fac:	and	r5, r8, r5
   17fb0:	tst	r5, #2
   17fb4:	beq	17f64 <ceil@plt+0x641c>
   17fb8:	ldr	r2, [r7, #8]
   17fbc:	ldr	r3, [r4, #8]
   17fc0:	cmp	r2, r3
   17fc4:	bne	17f64 <ceil@plt+0x641c>
   17fc8:	mov	r0, r4
   17fcc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   17fd0:	movw	r1, #41648	; 0xa2b0
   17fd4:	mov	r0, #1
   17fd8:	movt	r1, #1
   17fdc:	bl	117f4 <__printf_chk@plt>
   17fe0:	ldr	r3, [r7]
   17fe4:	tst	r3, #2
   17fe8:	bne	1801c <ceil@plt+0x64d4>
   17fec:	tst	r3, #1
   17ff0:	bne	1804c <ceil@plt+0x6504>
   17ff4:	tst	r3, #4
   17ff8:	bne	18034 <ceil@plt+0x64ec>
   17ffc:	movw	r1, #41712	; 0xa2f0
   18000:	mov	r0, #1
   18004:	movt	r1, #1
   18008:	bl	117f4 <__printf_chk@plt>
   1800c:	mov	r0, #10
   18010:	bl	11818 <putchar@plt>
   18014:	mov	r0, #1
   18018:	bl	11b24 <exit@plt>
   1801c:	ldr	r2, [r7, #8]
   18020:	movw	r1, #41680	; 0xa2d0
   18024:	mov	r0, #1
   18028:	movt	r1, #1
   1802c:	bl	117f4 <__printf_chk@plt>
   18030:	b	1800c <ceil@plt+0x64c4>
   18034:	ldr	r2, [r7, #12]
   18038:	movw	r1, #41700	; 0xa2e4
   1803c:	mov	r0, #1
   18040:	movt	r1, #1
   18044:	bl	117f4 <__printf_chk@plt>
   18048:	b	1800c <ceil@plt+0x64c4>
   1804c:	ldr	r2, [r7, #4]
   18050:	movw	r1, #41692	; 0xa2dc
   18054:	mov	r0, #1
   18058:	movt	r1, #1
   1805c:	bl	117f4 <__printf_chk@plt>
   18060:	b	1800c <ceil@plt+0x64c4>
   18064:	subs	ip, r0, #32
   18068:	rsbs	r3, ip, #0
   1806c:	adcs	r3, r3, ip
   18070:	cmp	r1, #4
   18074:	cmpeq	r0, #32
   18078:	push	{r4, lr}
   1807c:	beq	180ec <ceil@plt+0x65a4>
   18080:	cmp	r1, #19
   18084:	beq	180b8 <ceil@plt+0x6570>
   18088:	cmp	r1, #6
   1808c:	bne	180ac <ceil@plt+0x6564>
   18090:	cmp	r0, #8
   18094:	ldrbeq	r2, [r2]
   18098:	beq	1812c <ceil@plt+0x65e4>
   1809c:	cmp	r0, #16
   180a0:	beq	18128 <ceil@plt+0x65e0>
   180a4:	cmp	r3, #0
   180a8:	bne	18158 <ceil@plt+0x6610>
   180ac:	mov	r0, #63	; 0x3f
   180b0:	pop	{r4, lr}
   180b4:	b	11818 <putchar@plt>
   180b8:	cmp	r0, #8
   180bc:	ldrsbeq	r2, [r2]
   180c0:	beq	18144 <ceil@plt+0x65fc>
   180c4:	cmp	r0, #16
   180c8:	beq	18140 <ceil@plt+0x65f8>
   180cc:	cmp	r3, #0
   180d0:	beq	180ac <ceil@plt+0x6564>
   180d4:	movw	r1, #41728	; 0xa300
   180d8:	ldr	r2, [r2]
   180dc:	mov	r0, #1
   180e0:	movt	r1, #1
   180e4:	pop	{r4, lr}
   180e8:	b	117f4 <__printf_chk@plt>
   180ec:	movw	r3, #53664	; 0xd1a0
   180f0:	movt	r3, #2
   180f4:	ldr	r1, [r2]
   180f8:	ldr	r0, [r3, #24]
   180fc:	bl	119f8 <XGetAtomName@plt>
   18100:	subs	r4, r0, #0
   18104:	beq	180ac <ceil@plt+0x6564>
   18108:	mov	r2, r4
   1810c:	movw	r1, #42712	; 0xa6d8
   18110:	mov	r0, #1
   18114:	movt	r1, #1
   18118:	bl	117f4 <__printf_chk@plt>
   1811c:	mov	r0, r4
   18120:	pop	{r4, lr}
   18124:	b	11728 <XFree@plt>
   18128:	ldrh	r2, [r2]
   1812c:	movw	r1, #41732	; 0xa304
   18130:	mov	r0, #1
   18134:	movt	r1, #1
   18138:	pop	{r4, lr}
   1813c:	b	117f4 <__printf_chk@plt>
   18140:	ldrsh	r2, [r2]
   18144:	movw	r1, #46756	; 0xb6a4
   18148:	mov	r0, #1
   1814c:	movt	r1, #1
   18150:	pop	{r4, lr}
   18154:	b	117f4 <__printf_chk@plt>
   18158:	movw	r1, #41736	; 0xa308
   1815c:	ldr	r2, [r2]
   18160:	mov	r0, #1
   18164:	movt	r1, #1
   18168:	pop	{r4, lr}
   1816c:	b	117f4 <__printf_chk@plt>
   18170:	mov	r3, #0
   18174:	asr	r2, r0, r3
   18178:	tst	r2, #1
   1817c:	bne	18198 <ceil@plt+0x6650>
   18180:	add	r3, r3, #1
   18184:	cmp	r3, #4
   18188:	bne	18174 <ceil@plt+0x662c>
   1818c:	movw	r0, #41740	; 0xa30c
   18190:	movt	r0, #1
   18194:	bx	lr
   18198:	movw	r2, #41092	; 0xa084
   1819c:	movt	r2, #1
   181a0:	add	r3, r2, r3, lsl #2
   181a4:	ldr	r0, [r3, #80]	; 0x50
   181a8:	bx	lr
   181ac:	push	{r4, r5, r6, lr}
   181b0:	mov	r2, #36	; 0x24
   181b4:	mov	r6, r0
   181b8:	mov	r5, r1
   181bc:	bl	1177c <memcmp@plt>
   181c0:	subs	r4, r0, #0
   181c4:	movne	r4, #0
   181c8:	bne	1820c <ceil@plt+0x66c4>
   181cc:	ldr	r0, [r6, #36]	; 0x24
   181d0:	ldr	r1, [r5, #36]	; 0x24
   181d4:	bl	11b18 <strcmp@plt>
   181d8:	cmp	r0, #0
   181dc:	bne	1820c <ceil@plt+0x66c4>
   181e0:	ldr	r2, [r6, #40]	; 0x28
   181e4:	ldr	r3, [r5, #40]	; 0x28
   181e8:	cmp	r2, r3
   181ec:	bne	18208 <ceil@plt+0x66c0>
   181f0:	ldr	r0, [r6, #44]	; 0x2c
   181f4:	lsl	r2, r2, #2
   181f8:	ldr	r1, [r5, #44]	; 0x2c
   181fc:	bl	1177c <memcmp@plt>
   18200:	rsbs	r0, r0, #1
   18204:	movcc	r0, #0
   18208:	mov	r4, r0
   1820c:	mov	r0, r4
   18210:	pop	{r4, r5, r6, pc}
   18214:	cmp	r0, #11
   18218:	movw	r2, #41796	; 0xa344
   1821c:	push	{r4, r5, r6, r7, r8, r9, lr}
   18220:	movwls	r3, #41092	; 0xa084
   18224:	movtls	r3, #1
   18228:	sub	sp, sp, #28
   1822c:	addls	r3, r3, r0, lsl #2
   18230:	movw	r4, #53664	; 0xd1a0
   18234:	movt	r4, #2
   18238:	movwhi	ip, #41780	; 0xa334
   1823c:	ldrls	ip, [r3, #100]	; 0x64
   18240:	movw	r3, #53656	; 0xd198
   18244:	movt	r3, #2
   18248:	movthi	ip, #1
   1824c:	str	r1, [sp]
   18250:	movt	r2, #1
   18254:	ldr	r0, [r3]
   18258:	mov	r1, #1
   1825c:	ldr	r3, [r4, #12]
   18260:	str	ip, [sp, #4]
   18264:	bl	11a10 <__fprintf_chk@plt>
   18268:	ldr	r3, [r4, #36]	; 0x24
   1826c:	ldr	r3, [r3, #8]
   18270:	cmp	r3, #0
   18274:	movgt	r5, #0
   18278:	movgt	r6, r5
   1827c:	ble	182ac <ceil@plt+0x6764>
   18280:	ldr	r1, [r4, #8]
   18284:	add	r6, r6, #1
   18288:	add	r1, r1, r5
   1828c:	add	r5, r5, #148	; 0x94
   18290:	add	r0, r1, #8
   18294:	add	r1, r1, #12
   18298:	bl	11ca0 <ceil@plt+0x158>
   1829c:	ldr	r3, [r4, #36]	; 0x24
   182a0:	ldr	r3, [r3, #8]
   182a4:	cmp	r6, r3
   182a8:	blt	18280 <ceil@plt+0x6738>
   182ac:	ldr	r3, [r4, #28]
   182b0:	cmp	r3, #0
   182b4:	bne	183f0 <ceil@plt+0x68a8>
   182b8:	ldr	r2, [r4, #32]
   182bc:	movw	r3, #53664	; 0xd1a0
   182c0:	movt	r3, #2
   182c4:	cmp	r2, #0
   182c8:	bne	1830c <ceil@plt+0x67c4>
   182cc:	ldr	ip, [r3, #24]
   182d0:	movw	r2, #53632	; 0xd180
   182d4:	movt	r2, #2
   182d8:	ldr	r1, [r3, #40]	; 0x28
   182dc:	mov	lr, #80	; 0x50
   182e0:	ldr	r3, [r2, #4]
   182e4:	mov	r0, ip
   182e8:	ldr	r2, [ip, #140]	; 0x8c
   182ec:	mla	r3, lr, r3, r2
   182f0:	ldr	r2, [r3, #20]
   182f4:	str	r2, [sp]
   182f8:	ldr	r2, [r3, #24]
   182fc:	str	r2, [sp, #4]
   18300:	ldr	r2, [r3, #12]
   18304:	ldr	r3, [r3, #16]
   18308:	bl	11980 <XRRSetScreenSize@plt>
   1830c:	ldr	r3, [r4, #36]	; 0x24
   18310:	ldr	r3, [r3, #8]
   18314:	cmp	r3, #0
   18318:	movgt	r7, #0
   1831c:	movgt	r8, r7
   18320:	bgt	183a8 <ceil@plt+0x6860>
   18324:	b	183e8 <ceil@plt+0x68a0>
   18328:	ldr	r3, [r4, #32]
   1832c:	cmp	r3, #0
   18330:	bne	18390 <ceil@plt+0x6848>
   18334:	add	r9, r6, #52	; 0x34
   18338:	add	r1, r6, #100	; 0x64
   1833c:	mov	r0, r9
   18340:	bl	181ac <ceil@plt+0x6664>
   18344:	cmp	r0, #0
   18348:	beq	183d8 <ceil@plt+0x6890>
   1834c:	ldr	r1, [r5, #4]
   18350:	mov	r3, #0
   18354:	ldr	r2, [r6, #8]
   18358:	ldr	r0, [r4, #24]
   1835c:	str	r1, [sp]
   18360:	ldr	ip, [r5, #8]
   18364:	ldr	r1, [r4, #36]	; 0x24
   18368:	str	ip, [sp, #4]
   1836c:	ldr	ip, [r5, #20]
   18370:	str	ip, [sp, #8]
   18374:	ldrh	ip, [r5, #24]
   18378:	str	ip, [sp, #12]
   1837c:	ldr	ip, [r5, #32]
   18380:	str	ip, [sp, #16]
   18384:	ldr	ip, [r5, #28]
   18388:	str	ip, [sp, #20]
   1838c:	bl	11740 <XRRSetCrtcConfig@plt>
   18390:	ldr	r3, [r4, #36]	; 0x24
   18394:	add	r8, r8, #1
   18398:	add	r7, r7, #148	; 0x94
   1839c:	ldr	r3, [r3, #8]
   183a0:	cmp	r8, r3
   183a4:	bge	183e8 <ceil@plt+0x68a0>
   183a8:	ldr	r6, [r4, #8]
   183ac:	ldr	r3, [r4, #28]
   183b0:	add	r6, r6, r7
   183b4:	cmp	r3, #0
   183b8:	ldr	r5, [r6, #20]
   183bc:	beq	18328 <ceil@plt+0x67e0>
   183c0:	movw	r1, #41844	; 0xa374
   183c4:	ldr	r2, [r6, #12]
   183c8:	movt	r1, #1
   183cc:	mov	r0, #1
   183d0:	bl	117f4 <__printf_chk@plt>
   183d4:	b	18328 <ceil@plt+0x67e0>
   183d8:	mov	r1, r9
   183dc:	add	r0, r6, #8
   183e0:	bl	11d28 <ceil@plt+0x1e0>
   183e4:	b	1834c <ceil@plt+0x6804>
   183e8:	mov	r0, #1
   183ec:	bl	11b24 <exit@plt>
   183f0:	movw	r3, #53632	; 0xd180
   183f4:	movt	r3, #2
   183f8:	movw	r1, #41824	; 0xa360
   183fc:	mov	r0, #1
   18400:	ldr	r2, [r3, #4]
   18404:	movt	r1, #1
   18408:	bl	117f4 <__printf_chk@plt>
   1840c:	b	182b8 <ceil@plt+0x6770>
   18410:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18414:	movw	r4, #53664	; 0xd1a0
   18418:	movt	r4, #2
   1841c:	ldr	r3, [r4, #44]	; 0x2c
   18420:	cmp	r3, #0
   18424:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   18428:	ldr	r5, [r4, #20]
   1842c:	cmp	r5, #0
   18430:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   18434:	ldr	r1, [r4, #40]	; 0x28
   18438:	ldr	r0, [r4, #24]
   1843c:	bl	11734 <XRRGetProviderResources@plt>
   18440:	mov	r1, #20
   18444:	ldr	r6, [r0, #4]
   18448:	mov	sl, r0
   1844c:	mov	r0, r6
   18450:	str	r6, [r4, #16]
   18454:	bl	11830 <calloc@plt>
   18458:	cmp	r0, #0
   1845c:	str	r0, [r4, #20]
   18460:	beq	184dc <ceil@plt+0x6994>
   18464:	cmp	r6, #0
   18468:	movgt	r9, #20
   1846c:	ble	184d0 <ceil@plt+0x6988>
   18470:	ldr	r3, [sl, #8]
   18474:	ldr	r1, [r4, #36]	; 0x24
   18478:	ldr	r0, [r4, #24]
   1847c:	ldr	r2, [r3, r5, lsl #2]
   18480:	ldr	r8, [r4, #20]
   18484:	bl	119b0 <XRRGetProviderInfo@plt>
   18488:	mul	r7, r9, r5
   1848c:	ldr	r1, [r4, #16]
   18490:	add	r6, r8, r7
   18494:	str	r0, [r6, #16]
   18498:	ldr	r2, [sl, #8]
   1849c:	ldr	r3, [r8, r7]
   184a0:	ldr	ip, [r2, r5, lsl #2]
   184a4:	orr	r2, r3, #6
   184a8:	orr	r3, r3, #7
   184ac:	str	ip, [r6, #8]
   184b0:	str	r2, [r8, r7]
   184b4:	str	r5, [r6, #12]
   184b8:	add	r5, r5, #1
   184bc:	ldr	r2, [r0, #20]
   184c0:	cmp	r5, r1
   184c4:	str	r3, [r8, r7]
   184c8:	str	r2, [r6, #4]
   184cc:	blt	18470 <ceil@plt+0x6928>
   184d0:	mov	r0, sl
   184d4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   184d8:	b	11a88 <XRRFreeProviderResources@plt>
   184dc:	movw	r0, #41432	; 0xa1d8
   184e0:	movt	r0, #1
   184e4:	bl	17ce4 <ceil@plt+0x619c>
   184e8:	push	{r4, r5, lr}
   184ec:	movw	r4, #53664	; 0xd1a0
   184f0:	movt	r4, #2
   184f4:	sub	sp, sp, #12
   184f8:	mov	r5, r0
   184fc:	ldr	r3, [r4, #48]	; 0x30
   18500:	cmp	r3, #0
   18504:	beq	1857c <ceil@plt+0x6a34>
   18508:	ldr	r3, [r4, #36]	; 0x24
   1850c:	cmp	r3, #0
   18510:	beq	1851c <ceil@plt+0x69d4>
   18514:	add	sp, sp, #12
   18518:	pop	{r4, r5, pc}
   1851c:	add	r2, r4, #60	; 0x3c
   18520:	add	r3, r4, #64	; 0x40
   18524:	str	r2, [sp]
   18528:	add	r2, r4, #52	; 0x34
   1852c:	str	r3, [sp, #4]
   18530:	add	r3, r4, #56	; 0x38
   18534:	ldr	r1, [r4, #40]	; 0x28
   18538:	ldr	r0, [r4, #24]
   1853c:	bl	118c0 <XRRGetScreenSizeRange@plt>
   18540:	cmp	r5, #0
   18544:	ldr	r0, [r4, #24]
   18548:	ldr	r1, [r4, #40]	; 0x28
   1854c:	beq	18570 <ceil@plt+0x6a28>
   18550:	bl	11b3c <XRRGetScreenResourcesCurrent@plt>
   18554:	str	r0, [r4, #36]	; 0x24
   18558:	ldr	r3, [r4, #36]	; 0x24
   1855c:	cmp	r3, #0
   18560:	bne	18514 <ceil@plt+0x69cc>
   18564:	movw	r0, #41900	; 0xa3ac
   18568:	movt	r0, #1
   1856c:	bl	17ce4 <ceil@plt+0x619c>
   18570:	bl	1192c <XRRGetScreenResources@plt>
   18574:	str	r0, [r4, #36]	; 0x24
   18578:	b	18558 <ceil@plt+0x6a10>
   1857c:	movw	r0, #41864	; 0xa388
   18580:	movt	r0, #1
   18584:	bl	17ce4 <ceil@plt+0x619c>
   18588:	push	{r4, r5, r6, lr}
   1858c:	movw	r5, #53664	; 0xd1a0
   18590:	movt	r5, #2
   18594:	movw	r4, #53648	; 0xd190
   18598:	movt	r4, #2
   1859c:	sub	sp, sp, #8
   185a0:	ldr	r3, [r5, #68]	; 0x44
   185a4:	ldr	r1, [r4]
   185a8:	cmp	r3, #0
   185ac:	str	r1, [sp, #4]
   185b0:	beq	185c0 <ceil@plt+0x6a78>
   185b4:	ldr	r3, [r5, #72]	; 0x48
   185b8:	cmp	r3, #0
   185bc:	beq	185d8 <ceil@plt+0x6a90>
   185c0:	ldr	r2, [sp, #4]
   185c4:	ldr	r3, [r4]
   185c8:	cmp	r2, r3
   185cc:	bne	18618 <ceil@plt+0x6ad0>
   185d0:	add	sp, sp, #8
   185d4:	pop	{r4, r5, r6, pc}
   185d8:	mov	r2, r0
   185dc:	mov	r3, sp
   185e0:	ldr	r0, [r5, #24]
   185e4:	ldr	r1, [r5, #40]	; 0x28
   185e8:	bl	117e8 <XRRGetMonitors@plt>
   185ec:	ldr	r3, [sp]
   185f0:	cmn	r3, #1
   185f4:	mov	r6, r0
   185f8:	beq	1861c <ceil@plt+0x6ad4>
   185fc:	mov	r0, #1
   18600:	mov	r1, #8
   18604:	bl	11830 <calloc@plt>
   18608:	ldr	r2, [sp]
   1860c:	str	r0, [r5, #72]	; 0x48
   18610:	stm	r0, {r2, r6}
   18614:	b	185c0 <ceil@plt+0x6a78>
   18618:	bl	119ec <__stack_chk_fail@plt>
   1861c:	movw	r0, #41932	; 0xa3cc
   18620:	movt	r0, #1
   18624:	bl	17ce4 <ceil@plt+0x619c>
   18628:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1862c:	movw	r4, #53664	; 0xd1a0
   18630:	sub	sp, sp, #76	; 0x4c
   18634:	movt	r4, #2
   18638:	movw	r1, #53648	; 0xd190
   1863c:	movt	r1, #2
   18640:	ldr	r7, [r4, #36]	; 0x24
   18644:	str	r1, [sp, #12]
   18648:	mov	r1, #148	; 0x94
   1864c:	ldr	r2, [sp, #12]
   18650:	ldr	r5, [r7, #8]
   18654:	ldr	r3, [r2]
   18658:	mov	r0, r5
   1865c:	str	r5, [r4, #4]
   18660:	str	r3, [sp, #68]	; 0x44
   18664:	bl	11830 <calloc@plt>
   18668:	cmp	r0, #0
   1866c:	str	r0, [r4, #8]
   18670:	beq	18864 <ceil@plt+0x6d1c>
   18674:	cmp	r5, #0
   18678:	ble	18834 <ceil@plt+0x6cec>
   1867c:	mov	r5, #0
   18680:	mov	r9, r4
   18684:	mov	r6, r5
   18688:	mov	r8, r5
   1868c:	mov	r1, r7
   18690:	b	18778 <ceil@plt+0x6c30>
   18694:	ldr	r1, [r4, #36]	; 0x24
   18698:	cmp	r7, #0
   1869c:	ldr	r2, [r4, #8]
   186a0:	ldr	ip, [r1, #12]
   186a4:	add	r3, r2, r5
   186a8:	ldr	r0, [r2, r5]
   186ac:	ldr	ip, [ip, fp]
   186b0:	orr	r0, r0, #6
   186b4:	str	ip, [r3, #8]
   186b8:	str	r0, [r2, r5]
   186bc:	str	r6, [r3, #12]
   186c0:	beq	18850 <ceil@plt+0x6d08>
   186c4:	str	r7, [r3, #20]
   186c8:	str	sl, [r3, #28]
   186cc:	ldr	r2, [r7, #20]
   186d0:	ldr	r0, [r4, #24]
   186d4:	cmp	r2, #0
   186d8:	streq	r2, [r3, #24]
   186dc:	streq	r2, [r3, #32]
   186e0:	streq	r2, [r3, #36]	; 0x24
   186e4:	moveq	r2, #1
   186e8:	strheq	r2, [r3, #40]	; 0x28
   186ec:	add	r2, sp, #16
   186f0:	ldr	r3, [r1, #12]
   186f4:	ldr	r1, [r3, fp]
   186f8:	bl	11ac4 <XRRGetCrtcTransform@plt>
   186fc:	cmp	r0, #0
   18700:	beq	18818 <ceil@plt+0x6cd0>
   18704:	ldr	ip, [sp, #16]
   18708:	cmp	ip, #0
   1870c:	beq	18818 <ceil@plt+0x6cd0>
   18710:	add	r1, ip, #48	; 0x30
   18714:	ldr	r2, [ip, #84]	; 0x54
   18718:	ldr	r3, [ip, #92]	; 0x5c
   1871c:	ldr	r0, [r9, #8]
   18720:	ldr	ip, [ip, #88]	; 0x58
   18724:	add	r0, r0, r5
   18728:	add	r0, r0, #52	; 0x34
   1872c:	str	ip, [sp]
   18730:	bl	17b74 <ceil@plt+0x602c>
   18734:	ldr	r0, [sp, #16]
   18738:	bl	11728 <XFree@plt>
   1873c:	ldr	r7, [r9, #8]
   18740:	add	r7, r7, r5
   18744:	add	r1, r7, #52	; 0x34
   18748:	ldr	ip, [r7, #92]	; 0x5c
   1874c:	add	r0, r7, #100	; 0x64
   18750:	ldr	r3, [r7, #96]	; 0x60
   18754:	add	r6, r6, #1
   18758:	ldr	r2, [r7, #88]	; 0x58
   1875c:	add	r5, r5, #148	; 0x94
   18760:	str	ip, [sp]
   18764:	bl	17b74 <ceil@plt+0x602c>
   18768:	ldr	r1, [r4, #36]	; 0x24
   1876c:	ldr	r3, [r1, #8]
   18770:	cmp	r3, r6
   18774:	ble	18834 <ceil@plt+0x6cec>
   18778:	ldr	r3, [r1, #12]
   1877c:	lsl	fp, r6, #2
   18780:	ldr	r0, [r4, #24]
   18784:	ldr	r2, [r3, r6, lsl #2]
   18788:	bl	11a70 <XRRGetCrtcInfo@plt>
   1878c:	ldr	sl, [r4, #76]	; 0x4c
   18790:	cmp	sl, #0
   18794:	mov	r7, r0
   18798:	beq	18694 <ceil@plt+0x6b4c>
   1879c:	ldr	r3, [r9, #36]	; 0x24
   187a0:	str	r8, [sp, #16]
   187a4:	str	r8, [sp, #20]
   187a8:	str	r8, [sp, #24]
   187ac:	mov	r1, r3
   187b0:	str	r8, [sp, #28]
   187b4:	str	r8, [sp, #32]
   187b8:	str	r8, [sp, #36]	; 0x24
   187bc:	str	r8, [sp, #40]	; 0x28
   187c0:	str	r8, [sp, #44]	; 0x2c
   187c4:	str	r8, [sp, #48]	; 0x30
   187c8:	str	r8, [sp, #52]	; 0x34
   187cc:	str	r8, [sp, #56]	; 0x38
   187d0:	str	r8, [sp, #60]	; 0x3c
   187d4:	str	r8, [sp, #64]	; 0x40
   187d8:	ldr	r3, [r3, #12]
   187dc:	ldr	r0, [r9, #24]
   187e0:	ldr	r2, [r3, r6, lsl #2]
   187e4:	bl	11a28 <XRRGetPanning@plt>
   187e8:	add	r1, sp, #16
   187ec:	mov	r2, #52	; 0x34
   187f0:	ldr	r3, [r0]
   187f4:	mov	sl, r0
   187f8:	str	r3, [sp, #16]
   187fc:	bl	1177c <memcmp@plt>
   18800:	subs	r3, r0, #0
   18804:	bne	18694 <ceil@plt+0x6b4c>
   18808:	mov	r0, sl
   1880c:	mov	sl, r3
   18810:	bl	118a8 <free@plt>
   18814:	b	18694 <ceil@plt+0x6b4c>
   18818:	ldr	r7, [r4, #8]
   1881c:	add	r7, r7, r5
   18820:	add	sl, r7, #52	; 0x34
   18824:	mov	r0, sl
   18828:	bl	17b34 <ceil@plt+0x5fec>
   1882c:	mov	r1, sl
   18830:	b	18748 <ceil@plt+0x6c00>
   18834:	ldr	r1, [sp, #12]
   18838:	ldr	r2, [sp, #68]	; 0x44
   1883c:	ldr	r3, [r1]
   18840:	cmp	r2, r3
   18844:	bne	18870 <ceil@plt+0x6d28>
   18848:	add	sp, sp, #76	; 0x4c
   1884c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18850:	ldr	r3, [r1, #12]
   18854:	movw	r0, #41956	; 0xa3e4
   18858:	movt	r0, #1
   1885c:	ldr	r1, [r3, fp]
   18860:	bl	17ce4 <ceil@plt+0x619c>
   18864:	movw	r0, #41432	; 0xa1d8
   18868:	movt	r0, #1
   1886c:	bl	17ce4 <ceil@plt+0x619c>
   18870:	bl	119ec <__stack_chk_fail@plt>
   18874:	movw	r3, #53664	; 0xd1a0
   18878:	movt	r3, #2
   1887c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18880:	mov	r6, r0
   18884:	ldr	r3, [r3, #36]	; 0x24
   18888:	ldr	r7, [r3, #24]
   1888c:	cmp	r7, #0
   18890:	ble	1890c <ceil@plt+0x6dc4>
   18894:	ldr	r9, [r0]
   18898:	mov	sl, #0
   1889c:	ldr	r4, [r3, #28]
   188a0:	mov	r5, sl
   188a4:	and	r8, r9, #2
   188a8:	and	r9, r9, #1
   188ac:	cmp	r8, #0
   188b0:	add	r5, r5, #1
   188b4:	beq	188c8 <ceil@plt+0x6d80>
   188b8:	ldr	r2, [r6, #8]
   188bc:	ldr	r3, [r4]
   188c0:	cmp	r2, r3
   188c4:	beq	18900 <ceil@plt+0x6db8>
   188c8:	cmp	r9, #0
   188cc:	beq	188ec <ceil@plt+0x6da4>
   188d0:	ldr	r0, [r6, #4]
   188d4:	ldr	r1, [r4, #44]	; 0x2c
   188d8:	bl	11b18 <strcmp@plt>
   188dc:	cmp	r0, #0
   188e0:	bne	188ec <ceil@plt+0x6da4>
   188e4:	cmp	sl, #0
   188e8:	moveq	sl, r4
   188ec:	cmp	r5, r7
   188f0:	add	r4, r4, #56	; 0x38
   188f4:	bne	188ac <ceil@plt+0x6d64>
   188f8:	mov	r0, sl
   188fc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18900:	mov	sl, r4
   18904:	mov	r0, sl
   18908:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1890c:	mov	sl, #0
   18910:	b	188f8 <ceil@plt+0x6db0>
   18914:	push	{r4, r5, r6, r7, r8, lr}
   18918:	mov	r6, r1
   1891c:	ldr	r1, [r1, #28]
   18920:	movw	r7, #53648	; 0xd190
   18924:	movt	r7, #2
   18928:	sub	sp, sp, #24
   1892c:	ldr	r4, [r1, #28]
   18930:	ldr	r3, [r7]
   18934:	cmp	r4, #0
   18938:	str	r3, [sp, #20]
   1893c:	ble	18990 <ceil@plt+0x6e48>
   18940:	ldr	r2, [r1, #32]
   18944:	ldr	r5, [r0, #8]
   18948:	ldr	r3, [r2]
   1894c:	cmp	r3, r5
   18950:	beq	18994 <ceil@plt+0x6e4c>
   18954:	mov	r3, #0
   18958:	b	18968 <ceil@plt+0x6e20>
   1895c:	ldr	ip, [r2, #4]!
   18960:	cmp	ip, r5
   18964:	beq	18994 <ceil@plt+0x6e4c>
   18968:	add	r3, r3, #1
   1896c:	cmp	r3, r4
   18970:	bne	1895c <ceil@plt+0x6e14>
   18974:	mov	r0, #0
   18978:	ldr	r2, [sp, #20]
   1897c:	ldr	r3, [r7]
   18980:	cmp	r2, r3
   18984:	bne	18ae8 <ceil@plt+0x6fa0>
   18988:	add	sp, sp, #24
   1898c:	pop	{r4, r5, r6, r7, r8, pc}
   18990:	beq	18974 <ceil@plt+0x6e2c>
   18994:	movw	r3, #53664	; 0xd1a0
   18998:	movt	r3, #2
   1899c:	ldr	r3, [r3]
   189a0:	cmp	r3, #0
   189a4:	beq	18a0c <ceil@plt+0x6ec4>
   189a8:	cmp	r3, r6
   189ac:	beq	1899c <ceil@plt+0x6e54>
   189b0:	ldr	r2, [r3, #80]	; 0x50
   189b4:	cmp	r2, #0
   189b8:	beq	1899c <ceil@plt+0x6e54>
   189bc:	ldr	r2, [r3, #48]	; 0x30
   189c0:	cmp	r2, r0
   189c4:	bne	1899c <ceil@plt+0x6e54>
   189c8:	ldr	r5, [r1, #36]	; 0x24
   189cc:	cmp	r5, #0
   189d0:	ble	18ae0 <ceil@plt+0x6f98>
   189d4:	ldr	ip, [r1, #40]	; 0x28
   189d8:	ldr	r8, [r3, #20]
   189dc:	ldr	r2, [ip]
   189e0:	cmp	r2, r8
   189e4:	beq	1899c <ceil@plt+0x6e54>
   189e8:	mov	r2, #0
   189ec:	b	189fc <ceil@plt+0x6eb4>
   189f0:	ldr	r4, [ip, #4]!
   189f4:	cmp	r4, r8
   189f8:	beq	1899c <ceil@plt+0x6e54>
   189fc:	add	r2, r2, #1
   18a00:	cmp	r2, r5
   18a04:	bne	189f0 <ceil@plt+0x6ea8>
   18a08:	b	18974 <ceil@plt+0x6e2c>
   18a0c:	ldr	r3, [r0, #48]	; 0x30
   18a10:	cmp	r3, #0
   18a14:	bne	18a88 <ceil@plt+0x6f40>
   18a18:	ldr	r4, [r0, #20]
   18a1c:	ldr	r3, [r4, #28]
   18a20:	cmp	r3, #0
   18a24:	moveq	r0, #1
   18a28:	beq	18978 <ceil@plt+0x6e30>
   18a2c:	ldr	r3, [r4, #20]
   18a30:	add	r0, sp, #4
   18a34:	mov	r2, #2
   18a38:	str	r2, [sp, #4]
   18a3c:	str	r3, [sp, #12]
   18a40:	bl	18874 <ceil@plt+0x6d2c>
   18a44:	ldr	r3, [r6, #80]	; 0x50
   18a48:	cmp	r3, r0
   18a4c:	bne	18974 <ceil@plt+0x6e2c>
   18a50:	ldr	r2, [r4, #4]
   18a54:	ldr	r3, [r6, #108]	; 0x6c
   18a58:	cmp	r2, r3
   18a5c:	bne	18974 <ceil@plt+0x6e2c>
   18a60:	ldr	r2, [r4, #8]
   18a64:	ldr	r3, [r6, #112]	; 0x70
   18a68:	cmp	r2, r3
   18a6c:	bne	18974 <ceil@plt+0x6e2c>
   18a70:	ldrh	r0, [r4, #24]
   18a74:	ldrh	r3, [r6, #116]	; 0x74
   18a78:	subs	r3, r0, r3
   18a7c:	rsbs	r0, r3, #0
   18a80:	adcs	r0, r0, r3
   18a84:	b	18978 <ceil@plt+0x6e30>
   18a88:	ldr	r2, [r0, #24]
   18a8c:	ldr	r3, [r6, #80]	; 0x50
   18a90:	cmp	r2, r3
   18a94:	bne	18974 <ceil@plt+0x6e2c>
   18a98:	ldr	r2, [r0, #32]
   18a9c:	ldr	r3, [r6, #108]	; 0x6c
   18aa0:	cmp	r2, r3
   18aa4:	bne	18974 <ceil@plt+0x6e2c>
   18aa8:	ldr	r2, [r0, #36]	; 0x24
   18aac:	ldr	r3, [r6, #112]	; 0x70
   18ab0:	cmp	r2, r3
   18ab4:	bne	18974 <ceil@plt+0x6e2c>
   18ab8:	ldrh	r2, [r0, #40]	; 0x28
   18abc:	ldrh	r3, [r6, #116]	; 0x74
   18ac0:	cmp	r2, r3
   18ac4:	bne	18974 <ceil@plt+0x6e2c>
   18ac8:	add	r0, r0, #52	; 0x34
   18acc:	add	r1, r6, #184	; 0xb8
   18ad0:	bl	181ac <ceil@plt+0x6664>
   18ad4:	adds	r0, r0, #0
   18ad8:	movne	r0, #1
   18adc:	b	18978 <ceil@plt+0x6e30>
   18ae0:	bne	1899c <ceil@plt+0x6e54>
   18ae4:	b	18974 <ceil@plt+0x6e2c>
   18ae8:	bl	119ec <__stack_chk_fail@plt>
   18aec:	movw	r2, #53648	; 0xd190
   18af0:	movt	r2, #2
   18af4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18af8:	subs	r4, r0, #0
   18afc:	ldr	r3, [r2]
   18b00:	sub	sp, sp, #36	; 0x24
   18b04:	str	r2, [sp, #4]
   18b08:	str	r3, [sp, #28]
   18b0c:	beq	18c20 <ceil@plt+0x70d8>
   18b10:	ldr	r5, [r4]
   18b14:	mov	sl, #0
   18b18:	str	sl, [r4, #48]	; 0x30
   18b1c:	mov	r0, r5
   18b20:	bl	18aec <ceil@plt+0x6fa4>
   18b24:	ldr	r3, [r4, #80]	; 0x50
   18b28:	cmp	r3, sl
   18b2c:	mov	r8, r0
   18b30:	beq	18c04 <ceil@plt+0x70bc>
   18b34:	ldr	r1, [r4, #28]
   18b38:	str	sl, [sp]
   18b3c:	ldr	r3, [r1, #28]
   18b40:	cmp	r3, sl
   18b44:	ble	18be8 <ceil@plt+0x70a0>
   18b48:	mov	fp, sl
   18b4c:	mov	r6, #2
   18b50:	ldr	r1, [r1, #32]
   18b54:	add	r0, sp, #12
   18b58:	add	r7, r1, sl, lsl #2
   18b5c:	ldr	r1, [r1, sl, lsl #2]
   18b60:	str	r6, [sp, #12]
   18b64:	str	r1, [sp, #20]
   18b68:	bl	17a98 <ceil@plt+0x5f50>
   18b6c:	subs	r9, r0, #0
   18b70:	beq	18c2c <ceil@plt+0x70e4>
   18b74:	cmp	r5, #0
   18b78:	movne	r1, r5
   18b7c:	beq	18b90 <ceil@plt+0x7048>
   18b80:	str	fp, [r1, #48]	; 0x30
   18b84:	ldr	r1, [r1]
   18b88:	cmp	r1, #0
   18b8c:	bne	18b80 <ceil@plt+0x7038>
   18b90:	mov	r0, r9
   18b94:	mov	r1, r4
   18b98:	bl	18914 <ceil@plt+0x6dcc>
   18b9c:	cmp	r0, #0
   18ba0:	beq	18bd4 <ceil@plt+0x708c>
   18ba4:	ldr	r7, [r4, #52]	; 0x34
   18ba8:	movw	r3, #1001	; 0x3e9
   18bac:	mov	r0, r5
   18bb0:	str	r9, [r4, #48]	; 0x30
   18bb4:	cmp	r7, r9
   18bb8:	movne	r3, #1000	; 0x3e8
   18bbc:	mov	r7, r3
   18bc0:	bl	18aec <ceil@plt+0x6fa4>
   18bc4:	add	r0, r7, r0
   18bc8:	cmp	r0, r8
   18bcc:	strgt	r9, [sp]
   18bd0:	movgt	r8, r0
   18bd4:	ldr	r1, [r4, #28]
   18bd8:	add	sl, sl, #1
   18bdc:	ldr	r0, [r1, #28]
   18be0:	cmp	r0, sl
   18be4:	bgt	18b50 <ceil@plt+0x7008>
   18be8:	ldr	r2, [sp]
   18bec:	mov	r0, r5
   18bf0:	ldr	r3, [r4, #48]	; 0x30
   18bf4:	cmp	r3, r2
   18bf8:	strne	r2, [r4, #48]	; 0x30
   18bfc:	bl	18aec <ceil@plt+0x6fa4>
   18c00:	mov	r0, r8
   18c04:	ldr	r1, [sp, #4]
   18c08:	ldr	r2, [sp, #28]
   18c0c:	ldr	r3, [r1]
   18c10:	cmp	r2, r3
   18c14:	bne	18c28 <ceil@plt+0x70e0>
   18c18:	add	sp, sp, #36	; 0x24
   18c1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18c20:	mov	r0, r4
   18c24:	b	18c04 <ceil@plt+0x70bc>
   18c28:	bl	119ec <__stack_chk_fail@plt>
   18c2c:	movw	r0, #41996	; 0xa40c
   18c30:	ldr	r1, [r7]
   18c34:	movt	r0, #1
   18c38:	bl	17ce4 <ceil@plt+0x619c>
   18c3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18c40:	vpush	{d8-d15}
   18c44:	sub	sp, sp, #108	; 0x6c
   18c48:	movw	ip, #53664	; 0xd1a0
   18c4c:	movt	ip, #2
   18c50:	str	ip, [sp, #48]	; 0x30
   18c54:	movw	ip, #53648	; 0xd190
   18c58:	movt	ip, #2
   18c5c:	str	ip, [sp, #52]	; 0x34
   18c60:	ldr	ip, [sp, #48]	; 0x30
   18c64:	ldr	r1, [ip, #36]	; 0x24
   18c68:	ldr	ip, [sp, #52]	; 0x34
   18c6c:	ldr	r3, [r1, #16]
   18c70:	ldr	r2, [ip]
   18c74:	cmp	r3, #0
   18c78:	str	r2, [sp, #100]	; 0x64
   18c7c:	ble	1901c <ceil@plt+0x74d4>
   18c80:	mov	ip, #0
   18c84:	vldr	d9, [pc, #940]	; 19038 <ceil@plt+0x74f0>
   18c88:	str	ip, [sp, #44]	; 0x2c
   18c8c:	vldr	d13, [pc, #940]	; 19040 <ceil@plt+0x74f8>
   18c90:	vldr	s24, [pc, #952]	; 19050 <ceil@plt+0x7508>
   18c94:	vldr	d8, [pc, #940]	; 19048 <ceil@plt+0x7500>
   18c98:	ldr	ip, [sp, #48]	; 0x30
   18c9c:	movw	r6, #53664	; 0xd1a0
   18ca0:	ldr	r3, [r1, #20]
   18ca4:	movt	r6, #2
   18ca8:	ldr	r0, [ip, #24]
   18cac:	ldr	ip, [sp, #44]	; 0x2c
   18cb0:	ldr	r2, [r3, ip, lsl #2]
   18cb4:	lsl	r4, ip, #2
   18cb8:	bl	11794 <XRRGetOutputInfo@plt>
   18cbc:	subs	r5, r0, #0
   18cc0:	beq	19b84 <ceil@plt+0x803c>
   18cc4:	movw	r0, #53664	; 0xd1a0
   18cc8:	movt	r0, #2
   18ccc:	ldr	ip, [sp, #44]	; 0x2c
   18cd0:	ldr	r6, [r0, #36]	; 0x24
   18cd4:	add	r0, sp, #68	; 0x44
   18cd8:	ldr	r2, [sp, #68]	; 0x44
   18cdc:	ldr	r3, [r6, #20]
   18ce0:	orr	r2, r2, #7
   18ce4:	ldr	r3, [r3, ip, lsl #2]
   18ce8:	str	ip, [sp, #80]	; 0x50
   18cec:	str	r2, [sp, #68]	; 0x44
   18cf0:	str	r3, [sp, #76]	; 0x4c
   18cf4:	ldr	r3, [r5, #8]
   18cf8:	str	r3, [sp, #72]	; 0x48
   18cfc:	bl	17a10 <ceil@plt+0x5ec8>
   18d00:	subs	r9, r0, #0
   18d04:	beq	1980c <ceil@plt+0x7cc4>
   18d08:	ldr	r3, [r9, #172]	; 0xac
   18d0c:	mov	r2, #1
   18d10:	str	r2, [r9, #252]	; 0xfc
   18d14:	cmp	r3, #0
   18d18:	ldrh	r2, [r5, #24]
   18d1c:	beq	18d34 <ceil@plt+0x71ec>
   18d20:	cmp	r2, #1
   18d24:	beq	195d4 <ceil@plt+0x7a8c>
   18d28:	bcc	195ac <ceil@plt+0x7a64>
   18d2c:	cmp	r2, #2
   18d30:	beq	195ac <ceil@plt+0x7a64>
   18d34:	ldr	r3, [r6, #20]
   18d38:	cmp	r2, #1
   18d3c:	ldr	r4, [r3, r4]
   18d40:	beq	19594 <ceil@plt+0x7a4c>
   18d44:	ldr	r3, [r5, #44]	; 0x2c
   18d48:	cmp	r3, #0
   18d4c:	beq	19578 <ceil@plt+0x7a30>
   18d50:	ldr	r3, [r9, #4]
   18d54:	str	r3, [sp, #24]
   18d58:	ldr	r3, [r9, #12]
   18d5c:	ldr	r1, [sp, #24]
   18d60:	tst	r3, #2
   18d64:	streq	r4, [r9, #20]
   18d68:	orreq	r3, r3, #2
   18d6c:	streq	r3, [r9, #12]
   18d70:	tst	r3, #1
   18d74:	ldr	r4, [r9, #32]
   18d78:	orreq	r3, r3, #1
   18d7c:	ldreq	r2, [r5, #8]
   18d80:	streq	r3, [r9, #12]
   18d84:	str	r5, [r9, #28]
   18d88:	streq	r2, [r9, #16]
   18d8c:	tst	r1, #1
   18d90:	orreq	r4, r4, #2
   18d94:	ldreq	r3, [r5, #4]
   18d98:	streq	r4, [r9, #32]
   18d9c:	streq	r3, [r9, #40]	; 0x28
   18da0:	cmp	r4, #2
   18da4:	beq	18e0c <ceil@plt+0x72c4>
   18da8:	add	r0, r9, #32
   18dac:	bl	17a98 <ceil@plt+0x5f50>
   18db0:	cmp	r0, #0
   18db4:	str	r0, [r9, #48]	; 0x30
   18db8:	beq	19624 <ceil@plt+0x7adc>
   18dbc:	ldr	ip, [r5, #28]
   18dc0:	cmp	ip, #0
   18dc4:	ble	199d0 <ceil@plt+0x7e88>
   18dc8:	ldr	r1, [r5, #32]
   18dcc:	ldr	r2, [r0, #8]
   18dd0:	ldr	r3, [r1]
   18dd4:	cmp	r3, r2
   18dd8:	beq	18e1c <ceil@plt+0x72d4>
   18ddc:	mov	r3, #0
   18de0:	b	18df0 <ceil@plt+0x72a8>
   18de4:	ldr	r0, [r1, #4]!
   18de8:	cmp	r0, r2
   18dec:	beq	18e1c <ceil@plt+0x72d4>
   18df0:	add	r3, r3, #1
   18df4:	cmp	r3, ip
   18df8:	bne	18de4 <ceil@plt+0x729c>
   18dfc:	movw	r0, #42540	; 0xa62c
   18e00:	ldr	r1, [r9, #16]
   18e04:	movt	r0, #1
   18e08:	bl	17ce4 <ceil@plt+0x619c>
   18e0c:	ldr	r3, [r9, #40]	; 0x28
   18e10:	cmp	r3, #0
   18e14:	streq	r3, [r9, #48]	; 0x30
   18e18:	bne	18da8 <ceil@plt+0x7260>
   18e1c:	ldr	r2, [sp, #24]
   18e20:	tst	r2, #2
   18e24:	bne	19130 <ceil@plt+0x75e8>
   18e28:	ldr	r3, [r5, #4]
   18e2c:	cmp	r3, #0
   18e30:	beq	1934c <ceil@plt+0x7804>
   18e34:	add	r0, sp, #84	; 0x54
   18e38:	str	r3, [sp, #92]	; 0x5c
   18e3c:	mov	r3, #2
   18e40:	str	r3, [sp, #84]	; 0x54
   18e44:	bl	17a98 <ceil@plt+0x5f50>
   18e48:	cmp	r0, #0
   18e4c:	beq	1934c <ceil@plt+0x7804>
   18e50:	ldr	r3, [r0, #20]
   18e54:	cmp	r3, #0
   18e58:	beq	1934c <ceil@plt+0x7804>
   18e5c:	ldr	r4, [r3, #20]
   18e60:	ldr	r3, [r9, #56]	; 0x38
   18e64:	cmp	r4, #0
   18e68:	orr	r3, r3, #2
   18e6c:	str	r4, [r9, #64]	; 0x40
   18e70:	str	r3, [r9, #56]	; 0x38
   18e74:	beq	19378 <ceil@plt+0x7830>
   18e78:	add	r0, sp, #84	; 0x54
   18e7c:	mov	r3, #2
   18e80:	str	r4, [sp, #92]	; 0x5c
   18e84:	str	r3, [sp, #84]	; 0x54
   18e88:	bl	18874 <ceil@plt+0x6d2c>
   18e8c:	cmp	r0, #0
   18e90:	str	r0, [r9, #80]	; 0x50
   18e94:	beq	19b48 <ceil@plt+0x8000>
   18e98:	ldr	r1, [r9, #4]
   18e9c:	ldr	r5, [r9, #28]
   18ea0:	str	r1, [sp, #24]
   18ea4:	ldr	r2, [sp, #24]
   18ea8:	tst	r2, #8
   18eac:	bne	18ed4 <ceil@plt+0x738c>
   18eb0:	ldr	r3, [r9, #48]	; 0x30
   18eb4:	cmp	r3, #0
   18eb8:	streq	r3, [r9, #108]	; 0x6c
   18ebc:	ldrne	r2, [r3, #20]
   18ec0:	ldrne	r2, [r2, #4]
   18ec4:	strne	r2, [r9, #108]	; 0x6c
   18ec8:	ldrne	r3, [r3, #20]
   18ecc:	ldrne	r3, [r3, #8]
   18ed0:	str	r3, [r9, #112]	; 0x70
   18ed4:	ldr	r3, [sp, #24]
   18ed8:	tst	r3, #16
   18edc:	beq	190f8 <ceil@plt+0x75b0>
   18ee0:	ldrh	ip, [r9, #116]	; 0x74
   18ee4:	str	ip, [sp, #32]
   18ee8:	ldr	r1, [sp, #24]
   18eec:	tst	r1, #32
   18ef0:	bne	18f24 <ceil@plt+0x73dc>
   18ef4:	ldr	r2, [r9, #48]	; 0x30
   18ef8:	movw	r3, #65487	; 0xffcf
   18efc:	ldr	ip, [sp, #32]
   18f00:	cmp	r2, #0
   18f04:	and	r3, ip, r3
   18f08:	strh	r3, [r9, #116]	; 0x74
   18f0c:	ldrne	r2, [r2, #20]
   18f10:	ldrhne	r2, [r2, #24]
   18f14:	andne	r2, r2, #48	; 0x30
   18f18:	orrne	r3, r3, r2
   18f1c:	strhne	r3, [r9, #116]	; 0x74
   18f20:	str	r3, [sp, #32]
   18f24:	ldr	r6, [r5, #28]
   18f28:	cmp	r6, #0
   18f2c:	ble	18fa8 <ceil@plt+0x7460>
   18f30:	ldr	r1, [r5, #32]
   18f34:	add	r4, sp, #84	; 0x54
   18f38:	ldr	r2, [sp, #32]
   18f3c:	mov	sl, #0
   18f40:	sub	fp, r1, #4
   18f44:	mov	r7, #2
   18f48:	and	r5, r2, #15
   18f4c:	and	r8, r2, #48	; 0x30
   18f50:	ldr	r3, [fp, #4]!
   18f54:	mov	r0, r4
   18f58:	str	r7, [sp, #84]	; 0x54
   18f5c:	str	r3, [sp, #92]	; 0x5c
   18f60:	bl	17a98 <ceil@plt+0x5f50>
   18f64:	cmp	r0, #0
   18f68:	beq	18f9c <ceil@plt+0x7454>
   18f6c:	ldr	r3, [r0, #20]
   18f70:	ldrh	r3, [r3, #36]	; 0x24
   18f74:	tst	r5, r3
   18f78:	beq	190b0 <ceil@plt+0x7568>
   18f7c:	and	r3, r8, r3
   18f80:	cmp	r8, r3
   18f84:	beq	18f9c <ceil@plt+0x7454>
   18f88:	ldr	r4, [r9, #16]
   18f8c:	ldr	r0, [sp, #32]
   18f90:	bl	18170 <ceil@plt+0x6628>
   18f94:	mov	r2, r0
   18f98:	b	190c4 <ceil@plt+0x757c>
   18f9c:	add	sl, sl, #1
   18fa0:	cmp	sl, r6
   18fa4:	bne	18f50 <ceil@plt+0x7408>
   18fa8:	ldr	r1, [sp, #24]
   18fac:	ands	r6, r1, #2048	; 0x800
   18fb0:	beq	193fc <ceil@plt+0x78b4>
   18fb4:	ldr	r2, [sp, #24]
   18fb8:	tst	r2, #512	; 0x200
   18fbc:	bne	1923c <ceil@plt+0x76f4>
   18fc0:	ldr	ip, [r9, #48]	; 0x30
   18fc4:	cmp	ip, #0
   18fc8:	beq	197f8 <ceil@plt+0x7cb0>
   18fcc:	ldr	r3, [ip, #96]	; 0x60
   18fd0:	add	r1, ip, #52	; 0x34
   18fd4:	ldr	r2, [ip, #88]	; 0x58
   18fd8:	add	r0, r9, #184	; 0xb8
   18fdc:	ldr	ip, [ip, #92]	; 0x5c
   18fe0:	str	ip, [sp]
   18fe4:	bl	17b74 <ceil@plt+0x602c>
   18fe8:	ldr	r3, [r9, #4]
   18fec:	str	r3, [sp, #24]
   18ff0:	ldr	r2, [sp, #24]
   18ff4:	tst	r2, #4096	; 0x1000
   18ff8:	beq	1930c <ceil@plt+0x77c4>
   18ffc:	ldr	ip, [sp, #48]	; 0x30
   19000:	ldr	r1, [ip, #36]	; 0x24
   19004:	ldr	ip, [sp, #44]	; 0x2c
   19008:	ldr	r3, [r1, #16]
   1900c:	add	ip, ip, #1
   19010:	str	ip, [sp, #44]	; 0x2c
   19014:	cmp	r3, ip
   19018:	bgt	18c98 <ceil@plt+0x7150>
   1901c:	ldr	ip, [sp, #48]	; 0x30
   19020:	ldr	r4, [ip]
   19024:	cmp	r4, #0
   19028:	movwne	r5, #53656	; 0xd198
   1902c:	movtne	r5, #2
   19030:	bne	19060 <ceil@plt+0x7518>
   19034:	b	19090 <ceil@plt+0x7548>
   19038:	andeq	r0, r0, r0
   1903c:	rscmi	pc, pc, r0, ror #31
   19040:	bl	729cfc <__bss_end__@@Base+0x6fcaac>
   19044:	svccc	0x001a36e2
   19048:	andeq	r0, r0, r0
   1904c:	rscsmi	r0, r0, r0
   19050:	andeq	r0, r0, r0
   19054:	ldr	r4, [r4]
   19058:	cmp	r4, #0
   1905c:	beq	19090 <ceil@plt+0x7548>
   19060:	ldr	r3, [r4, #252]	; 0xfc
   19064:	cmp	r3, #0
   19068:	bne	19054 <ceil@plt+0x750c>
   1906c:	ldr	r3, [r4, #16]
   19070:	movw	r2, #42500	; 0xa604
   19074:	ldr	r0, [r5]
   19078:	movt	r2, #1
   1907c:	mov	r1, #1
   19080:	bl	11a10 <__fprintf_chk@plt>
   19084:	ldr	r4, [r4]
   19088:	cmp	r4, #0
   1908c:	bne	19060 <ceil@plt+0x7518>
   19090:	ldr	ip, [sp, #52]	; 0x34
   19094:	ldr	r2, [sp, #100]	; 0x64
   19098:	ldr	r3, [ip]
   1909c:	cmp	r2, r3
   190a0:	bne	19b9c <ceil@plt+0x8054>
   190a4:	add	sp, sp, #108	; 0x6c
   190a8:	vpop	{d8-d15}
   190ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   190b0:	cmp	r5, #0
   190b4:	ldr	r4, [r9, #16]
   190b8:	movweq	r2, #42020	; 0xa424
   190bc:	movteq	r2, #1
   190c0:	bne	18f8c <ceil@plt+0x7444>
   190c4:	cmp	r8, #16
   190c8:	beq	19b3c <ceil@plt+0x7ff4>
   190cc:	bls	19b5c <ceil@plt+0x8014>
   190d0:	cmp	r8, #32
   190d4:	beq	19b78 <ceil@plt+0x8030>
   190d8:	cmp	r8, #48	; 0x30
   190dc:	movweq	r3, #42052	; 0xa444
   190e0:	movteq	r3, #1
   190e4:	bne	19b6c <ceil@plt+0x8024>
   190e8:	movw	r0, #42324	; 0xa554
   190ec:	mov	r1, r4
   190f0:	movt	r0, #1
   190f4:	bl	17ce4 <ceil@plt+0x619c>
   190f8:	ldr	r2, [r9, #48]	; 0x30
   190fc:	movw	r3, #65520	; 0xfff0
   19100:	ldrh	r1, [r9, #116]	; 0x74
   19104:	cmp	r2, #0
   19108:	and	r3, r1, r3
   1910c:	strh	r3, [r9, #116]	; 0x74
   19110:	ldrne	r2, [r2, #20]
   19114:	moveq	r3, #1
   19118:	ldrhne	r2, [r2, #24]
   1911c:	andne	r2, r2, #15
   19120:	orrne	r3, r2, r3
   19124:	strh	r3, [r9, #116]	; 0x74
   19128:	str	r3, [sp, #32]
   1912c:	b	18ee8 <ceil@plt+0x73a0>
   19130:	ldr	r8, [r9, #56]	; 0x38
   19134:	cmp	r8, #2
   19138:	beq	19610 <ceil@plt+0x7ac8>
   1913c:	cmp	r8, #8
   19140:	beq	19644 <ceil@plt+0x7afc>
   19144:	ldr	r6, [r5, #44]	; 0x2c
   19148:	cmp	r6, #0
   1914c:	movle	r2, #0
   19150:	strle	r2, [sp, #32]
   19154:	ble	19394 <ceil@plt+0x784c>
   19158:	ldr	ip, [r5, #52]	; 0x34
   1915c:	mov	r2, #0
   19160:	and	r3, r8, #2
   19164:	str	r2, [sp, #32]
   19168:	add	r4, sp, #84	; 0x54
   1916c:	str	r3, [sp, #24]
   19170:	sub	r7, ip, #4
   19174:	and	r8, r8, #1
   19178:	mov	fp, r2
   1917c:	mov	r5, #2
   19180:	vldr	d11, [pc, #1000]	; 19570 <ceil@plt+0x7a28>
   19184:	b	191c4 <ceil@plt+0x767c>
   19188:	mov	r0, sl
   1918c:	bl	179a8 <ceil@plt+0x5e60>
   19190:	vsub.f64	d0, d0, d10
   19194:	vabs.f64	d10, d0
   19198:	ldr	r2, [sp, #32]
   1919c:	cmp	r2, #0
   191a0:	beq	191b0 <ceil@plt+0x7668>
   191a4:	vcmpe.f64	d10, d11
   191a8:	vmrs	APSR_nzcv, fpscr
   191ac:	bpl	191b8 <ceil@plt+0x7670>
   191b0:	vmov.f64	d11, d10
   191b4:	str	sl, [sp, #32]
   191b8:	add	fp, fp, #1
   191bc:	cmp	fp, r6
   191c0:	beq	19394 <ceil@plt+0x784c>
   191c4:	ldr	r3, [r7, #4]!
   191c8:	mov	r0, r4
   191cc:	str	r5, [sp, #84]	; 0x54
   191d0:	str	r3, [sp, #92]	; 0x5c
   191d4:	bl	18874 <ceil@plt+0x6d2c>
   191d8:	subs	sl, r0, #0
   191dc:	beq	191b8 <ceil@plt+0x7670>
   191e0:	ldr	ip, [sp, #24]
   191e4:	cmp	ip, #0
   191e8:	beq	191fc <ceil@plt+0x76b4>
   191ec:	ldr	r0, [r9, #64]	; 0x40
   191f0:	ldr	r1, [sl]
   191f4:	cmp	r0, r1
   191f8:	beq	19390 <ceil@plt+0x7848>
   191fc:	cmp	r8, #0
   19200:	beq	191b8 <ceil@plt+0x7670>
   19204:	ldr	r0, [r9, #60]	; 0x3c
   19208:	ldr	r1, [sl, #44]	; 0x2c
   1920c:	bl	11b18 <strcmp@plt>
   19210:	cmp	r0, #0
   19214:	bne	191b8 <ceil@plt+0x7670>
   19218:	vldr	d10, [r9, #72]	; 0x48
   1921c:	vcmp.f64	d10, #0.0
   19220:	vmrs	APSR_nzcv, fpscr
   19224:	bne	19188 <ceil@plt+0x7640>
   19228:	ldr	r1, [sl, #52]	; 0x34
   1922c:	tst	r1, #32
   19230:	bne	191b8 <ceil@plt+0x7670>
   19234:	vldr	d10, [pc, #820]	; 19570 <ceil@plt+0x7a28>
   19238:	b	19198 <ceil@plt+0x7650>
   1923c:	ldr	r2, [r9, #176]	; 0xb0
   19240:	cmp	r2, #0
   19244:	ble	18ff0 <ceil@plt+0x74a8>
   19248:	ldr	r3, [r9, #80]	; 0x50
   1924c:	cmp	r3, #0
   19250:	beq	18ff0 <ceil@plt+0x74a8>
   19254:	vmov	s9, r2
   19258:	vldr	s12, [r3, #4]
   1925c:	vldr	s14, [r3, #8]
   19260:	ldr	ip, [sp, #48]	; 0x30
   19264:	vcvt.f64.s32	d5, s9
   19268:	vldr	s9, [r9, #180]	; 0xb4
   1926c:	ldr	r3, [ip, #28]
   19270:	cmp	r3, #0
   19274:	vcvt.f64.u32	d6, s12
   19278:	vcvt.f64.u32	d7, s14
   1927c:	vcvt.f64.s32	d11, s9
   19280:	vdiv.f64	d10, d5, d6
   19284:	vdiv.f64	d11, d11, d7
   19288:	bne	197ac <ceil@plt+0x7c64>
   1928c:	add	r0, r9, #184	; 0xb8
   19290:	bl	17b34 <ceil@plt+0x5fec>
   19294:	ldr	r1, [r9, #4]
   19298:	mov	r3, #65536	; 0x10000
   1929c:	str	r3, [r9, #216]	; 0xd8
   192a0:	str	r1, [sp, #24]
   192a4:	ldr	r2, [sp, #24]
   192a8:	vmul.f64	d5, d10, d8
   192ac:	vmul.f64	d6, d11, d8
   192b0:	vmov.f64	d7, #112	; 0x3f800000  1.0
   192b4:	vcmp.f64	d11, d7
   192b8:	vmrs	APSR_nzcv, fpscr
   192bc:	vcmp.f64	d10, d7
   192c0:	moveq	r3, #0
   192c4:	movne	r3, #1
   192c8:	vcvt.s32.f64	s10, d5
   192cc:	vmrs	APSR_nzcv, fpscr
   192d0:	orrne	r3, r3, #1
   192d4:	cmp	r3, #0
   192d8:	movwne	r3, #42480	; 0xa5f0
   192dc:	movweq	r3, #42492	; 0xa5fc
   192e0:	movtne	r3, #1
   192e4:	movteq	r3, #1
   192e8:	tst	r2, #4096	; 0x1000
   192ec:	str	r3, [r9, #220]	; 0xdc
   192f0:	vcvt.s32.f64	s12, d6
   192f4:	mov	r3, #0
   192f8:	vstr	s10, [r9, #184]	; 0xb8
   192fc:	str	r3, [r9, #224]	; 0xe0
   19300:	str	r3, [r9, #228]	; 0xe4
   19304:	vstr	s12, [r9, #200]	; 0xc8
   19308:	bne	18ffc <ceil@plt+0x74b4>
   1930c:	ldr	ip, [sp, #48]	; 0x30
   19310:	ldr	r3, [ip, #76]	; 0x4c
   19314:	cmp	r3, #0
   19318:	moveq	r0, r3
   1931c:	beq	19344 <ceil@plt+0x77fc>
   19320:	movw	r1, #53664	; 0xd1a0
   19324:	movt	r1, #2
   19328:	ldr	r0, [r1, #24]
   1932c:	ldr	r1, [r1, #40]	; 0x28
   19330:	bl	118d8 <XRRGetOutputPrimary@plt>
   19334:	ldr	r3, [r9, #20]
   19338:	subs	r3, r0, r3
   1933c:	rsbs	r0, r3, #0
   19340:	adcs	r0, r0, r3
   19344:	str	r0, [r9, #248]	; 0xf8
   19348:	b	18ffc <ceil@plt+0x74b4>
   1934c:	ldr	r3, [r9, #48]	; 0x30
   19350:	cmp	r3, #0
   19354:	beq	19a88 <ceil@plt+0x7f40>
   19358:	ldr	r2, [r3, #20]
   1935c:	ldr	r3, [r9, #56]	; 0x38
   19360:	ldr	r4, [r2, #20]
   19364:	orr	r3, r3, #2
   19368:	str	r3, [r9, #56]	; 0x38
   1936c:	cmp	r4, #0
   19370:	str	r4, [r9, #64]	; 0x40
   19374:	bne	18e78 <ceil@plt+0x7330>
   19378:	ldr	ip, [r9, #4]
   1937c:	mov	r3, #0
   19380:	ldr	r5, [r9, #28]
   19384:	str	r3, [r9, #80]	; 0x50
   19388:	str	ip, [sp, #24]
   1938c:	b	18ea4 <ceil@plt+0x735c>
   19390:	str	sl, [sp, #32]
   19394:	ldr	r7, [sp, #32]
   19398:	cmp	r7, #0
   1939c:	str	r7, [r9, #80]	; 0x50
   193a0:	beq	19780 <ceil@plt+0x7c38>
   193a4:	ldr	r5, [r9, #28]
   193a8:	ldr	r0, [r5, #44]	; 0x2c
   193ac:	cmp	r0, #0
   193b0:	ble	193e8 <ceil@plt+0x78a0>
   193b4:	ldr	r2, [r5, #52]	; 0x34
   193b8:	ldr	ip, [r7]
   193bc:	ldr	r3, [r2]
   193c0:	cmp	r3, ip
   193c4:	beq	19a9c <ceil@plt+0x7f54>
   193c8:	mov	r3, #0
   193cc:	b	193dc <ceil@plt+0x7894>
   193d0:	ldr	r1, [r2, #4]!
   193d4:	cmp	r1, ip
   193d8:	beq	195a0 <ceil@plt+0x7a58>
   193dc:	add	r3, r3, #1
   193e0:	cmp	r3, r0
   193e4:	bne	193d0 <ceil@plt+0x7888>
   193e8:	movw	r0, #42576	; 0xa650
   193ec:	ldr	r1, [r9, #16]
   193f0:	ldr	r2, [r7, #44]	; 0x2c
   193f4:	movt	r0, #1
   193f8:	bl	17ce4 <ceil@plt+0x619c>
   193fc:	ldr	r3, [r9, #48]	; 0x30
   19400:	cmp	r3, #0
   19404:	beq	18fb4 <ceil@plt+0x746c>
   19408:	ldr	ip, [sp, #48]	; 0x30
   1940c:	ldr	r1, [r3, #8]
   19410:	ldr	r0, [ip, #24]
   19414:	bl	11aa0 <XRRGetCrtcGammaSize@plt>
   19418:	subs	fp, r0, #0
   1941c:	beq	197cc <ceil@plt+0x7c84>
   19420:	ldr	r3, [r9, #48]	; 0x30
   19424:	movw	r2, #53664	; 0xd1a0
   19428:	movt	r2, #2
   1942c:	ldr	r1, [r3, #8]
   19430:	ldr	r0, [r2, #24]
   19434:	bl	11848 <XRRGetCrtcGamma@plt>
   19438:	subs	r7, r0, #0
   1943c:	beq	19af0 <ceil@plt+0x7fa8>
   19440:	sub	r4, fp, #1
   19444:	ldr	lr, [r7, #4]
   19448:	cmp	r4, #0
   1944c:	ble	19b0c <ceil@plt+0x7fc4>
   19450:	lsl	r2, r4, #1
   19454:	movw	r3, #65535	; 0xffff
   19458:	ldrh	r0, [lr, r2]
   1945c:	cmp	r0, r3
   19460:	bne	19ae0 <ceil@plt+0x7f98>
   19464:	add	r3, lr, r2
   19468:	mov	r5, r4
   1946c:	b	1947c <ceil@plt+0x7934>
   19470:	ldrh	r1, [r3, #-2]!
   19474:	cmp	r1, r0
   19478:	bne	19484 <ceil@plt+0x793c>
   1947c:	subs	r5, r5, #1
   19480:	bne	19470 <ceil@plt+0x7928>
   19484:	ldr	r0, [r7, #8]
   19488:	movw	r3, #65535	; 0xffff
   1948c:	ldrh	r8, [r0, r2]
   19490:	cmp	r8, r3
   19494:	bne	19ae8 <ceil@plt+0x7fa0>
   19498:	add	r1, r0, r2
   1949c:	mov	r3, r4
   194a0:	b	194b0 <ceil@plt+0x7968>
   194a4:	ldrh	ip, [r1, #-2]!
   194a8:	cmp	ip, r8
   194ac:	bne	194b8 <ceil@plt+0x7970>
   194b0:	subs	r3, r3, #1
   194b4:	bne	194a4 <ceil@plt+0x795c>
   194b8:	ldr	r8, [r7, #12]
   194bc:	movw	r1, #65535	; 0xffff
   194c0:	ldrh	ip, [r8, r2]
   194c4:	cmp	ip, r1
   194c8:	bne	194e8 <ceil@plt+0x79a0>
   194cc:	add	r2, r8, r2
   194d0:	b	194e0 <ceil@plt+0x7998>
   194d4:	ldrh	r1, [r2, #-2]!
   194d8:	cmp	r1, ip
   194dc:	bne	194e8 <ceil@plt+0x79a0>
   194e0:	subs	r4, r4, #1
   194e4:	bne	194d4 <ceil@plt+0x798c>
   194e8:	cmp	r3, r5
   194ec:	movgt	r2, r3
   194f0:	bgt	19500 <ceil@plt+0x79b8>
   194f4:	mov	r2, r3
   194f8:	mov	r0, lr
   194fc:	mov	r3, r5
   19500:	cmp	r3, r4
   19504:	blt	19984 <ceil@plt+0x7e3c>
   19508:	cmp	r3, #0
   1950c:	movne	r8, r0
   19510:	bne	19988 <ceil@plt+0x7e40>
   19514:	vmov.f64	d15, #0	; 0x40000000  2.0
   19518:	mov	r3, #2
   1951c:	mov	r1, r3
   19520:	vmov.f64	d14, #112	; 0x3f800000  1.0
   19524:	ldrh	r3, [r0, r3]
   19528:	ldrh	r6, [r0, r6]
   1952c:	vmov	s0, r3
   19530:	vcvt.f64.u32	d0, s0
   19534:	vdiv.f64	d0, d0, d9
   19538:	vcmpe.f64	d0, d13
   1953c:	vmrs	APSR_nzcv, fpscr
   19540:	bpl	1987c <ceil@plt+0x7d34>
   19544:	mov	r3, #1065353216	; 0x3f800000
   19548:	vstr	s24, [r9, #244]	; 0xf4
   1954c:	str	r3, [r9, #232]	; 0xe8
   19550:	str	r3, [r9, #236]	; 0xec
   19554:	str	r3, [r9, #240]	; 0xf0
   19558:	mov	r0, r7
   1955c:	bl	1198c <XRRFreeGamma@plt>
   19560:	ldr	r1, [r9, #4]
   19564:	str	r1, [sp, #24]
   19568:	b	18fb4 <ceil@plt+0x746c>
   1956c:	nop	{0}
	...
   19578:	movw	r0, #42128	; 0xa490
   1957c:	ldr	r1, [r5, #8]
   19580:	movt	r0, #1
   19584:	bl	17c5c <ceil@plt+0x6114>
   19588:	ldr	ip, [r9, #4]
   1958c:	str	ip, [sp, #24]
   19590:	b	18d58 <ceil@plt+0x7210>
   19594:	ldr	r2, [r9, #4]
   19598:	str	r2, [sp, #24]
   1959c:	b	18d58 <ceil@plt+0x7210>
   195a0:	ldr	ip, [r9, #4]
   195a4:	str	ip, [sp, #24]
   195a8:	b	18ea4 <ceil@plt+0x735c>
   195ac:	ldr	r3, [r9, #4]
   195b0:	tst	r3, #2
   195b4:	bne	18d34 <ceil@plt+0x71ec>
   195b8:	ldr	r2, [r9, #56]	; 0x38
   195bc:	orr	r3, r3, #2
   195c0:	str	r3, [r9, #4]
   195c4:	orr	r3, r2, #8
   195c8:	str	r3, [r9, #56]	; 0x38
   195cc:	ldrh	r2, [r5, #24]
   195d0:	b	18d34 <ceil@plt+0x71ec>
   195d4:	ldr	fp, [r9, #4]
   195d8:	ands	r3, fp, #2
   195dc:	bne	197e8 <ceil@plt+0x7ca0>
   195e0:	ldr	r1, [r9, #56]	; 0x38
   195e4:	orr	fp, fp, #3
   195e8:	ldr	r2, [r9, #32]
   195ec:	str	fp, [r9, #4]
   195f0:	orr	r1, r1, #2
   195f4:	orr	r2, r2, #2
   195f8:	str	r3, [r9, #64]	; 0x40
   195fc:	str	r3, [r9, #40]	; 0x28
   19600:	str	r1, [r9, #56]	; 0x38
   19604:	str	r2, [r9, #32]
   19608:	ldrh	r2, [r5, #24]
   1960c:	b	18d34 <ceil@plt+0x71ec>
   19610:	ldr	r3, [r9, #64]	; 0x40
   19614:	cmp	r3, #0
   19618:	bne	19144 <ceil@plt+0x75fc>
   1961c:	str	r3, [r9, #80]	; 0x50
   19620:	b	18ea4 <ceil@plt+0x735c>
   19624:	tst	r4, #2
   19628:	bne	19b2c <ceil@plt+0x7fe4>
   1962c:	tst	r4, #4
   19630:	beq	18dbc <ceil@plt+0x7274>
   19634:	movw	r0, #42176	; 0xa4c0
   19638:	ldr	r1, [r9, #44]	; 0x2c
   1963c:	movt	r0, #1
   19640:	bl	17ce4 <ceil@plt+0x619c>
   19644:	ldr	r2, [r5, #44]	; 0x2c
   19648:	cmp	r2, #0
   1964c:	ble	19aa8 <ceil@plt+0x7f60>
   19650:	ldr	ip, [r5, #48]	; 0x30
   19654:	mov	r8, #0
   19658:	ldr	r3, [r5, #52]	; 0x34
   1965c:	movw	r0, #53632	; 0xd180
   19660:	str	r9, [sp, #56]	; 0x38
   19664:	movt	r0, #2
   19668:	sub	sl, r3, #4
   1966c:	str	r0, [sp, #24]
   19670:	add	r4, sp, #84	; 0x54
   19674:	mov	r7, r8
   19678:	mov	r6, r8
   1967c:	str	r5, [sp, #32]
   19680:	mov	r9, ip
   19684:	mov	fp, r2
   19688:	b	1970c <ceil@plt+0x7bc4>
   1968c:	ldr	r0, [r3, #4]
   19690:	mov	ip, #1000	; 0x3e8
   19694:	ldr	r1, [r1, #140]	; 0x8c
   19698:	add	r0, r0, r0, lsl #2
   1969c:	add	r1, r1, r0, lsl #4
   196a0:	ldr	r0, [r1, #16]
   196a4:	ldr	r1, [r1, #24]
   196a8:	str	r2, [sp, #20]
   196ac:	mul	r0, ip, r0
   196b0:	bl	19dbc <ceil@plt+0x8274>
   196b4:	ldr	r2, [sp, #20]
   196b8:	mov	r1, r2
   196bc:	mov	r2, #1000	; 0x3e8
   196c0:	mov	ip, r0
   196c4:	ldr	r0, [r5, #8]
   196c8:	str	ip, [sp, #20]
   196cc:	mul	r0, r2, r0
   196d0:	bl	19bb0 <ceil@plt+0x8068>
   196d4:	ldr	ip, [sp, #20]
   196d8:	rsb	r0, r0, ip
   196dc:	cmp	r0, #0
   196e0:	rsblt	r0, r0, #0
   196e4:	rsbs	r2, r7, #1
   196e8:	add	r6, r6, #1
   196ec:	movcc	r2, #0
   196f0:	cmp	r0, r8
   196f4:	orrlt	r2, r2, #1
   196f8:	cmp	r2, #0
   196fc:	movne	r8, r0
   19700:	movne	r7, r5
   19704:	cmp	r6, fp
   19708:	beq	19770 <ceil@plt+0x7c28>
   1970c:	ldr	r2, [sl, #4]!
   19710:	mov	r0, r4
   19714:	mov	r1, #2
   19718:	str	r1, [sp, #84]	; 0x54
   1971c:	str	r2, [sp, #92]	; 0x5c
   19720:	bl	18874 <ceil@plt+0x6d2c>
   19724:	cmp	r9, r6
   19728:	mov	r5, r0
   1972c:	movgt	r0, #0
   19730:	bgt	196e4 <ceil@plt+0x7b9c>
   19734:	ldr	r3, [sp, #32]
   19738:	ldr	ip, [sp, #48]	; 0x30
   1973c:	ldr	r2, [r3, #20]
   19740:	ldr	r1, [ip, #24]
   19744:	cmp	r2, #0
   19748:	ldr	r3, [sp, #24]
   1974c:	bne	1968c <ceil@plt+0x7b44>
   19750:	ldr	r2, [r3, #4]
   19754:	ldr	r1, [r1, #140]	; 0x8c
   19758:	ldr	r0, [r5, #8]
   1975c:	add	r2, r2, r2, lsl #2
   19760:	add	r2, r1, r2, lsl #4
   19764:	ldr	ip, [r2, #16]
   19768:	rsb	r0, r0, ip
   1976c:	b	196dc <ceil@plt+0x7b94>
   19770:	ldr	r9, [sp, #56]	; 0x38
   19774:	cmp	r7, #0
   19778:	str	r7, [r9, #80]	; 0x50
   1977c:	bne	193a4 <ceil@plt+0x785c>
   19780:	ldr	r3, [r9, #56]	; 0x38
   19784:	tst	r3, #8
   19788:	bne	19b20 <ceil@plt+0x7fd8>
   1978c:	tst	r3, #1
   19790:	bne	19ba0 <ceil@plt+0x8058>
   19794:	tst	r3, #2
   19798:	beq	193a4 <ceil@plt+0x785c>
   1979c:	movw	r0, #42300	; 0xa53c
   197a0:	ldr	r1, [r9, #64]	; 0x40
   197a4:	movt	r0, #1
   197a8:	bl	17ce4 <ceil@plt+0x619c>
   197ac:	ldr	r2, [r9, #16]
   197b0:	movw	r1, #42456	; 0xa5d8
   197b4:	vstr	d10, [sp]
   197b8:	vstr	d11, [sp, #8]
   197bc:	movt	r1, #1
   197c0:	mov	r0, #1
   197c4:	bl	117f4 <__printf_chk@plt>
   197c8:	b	1928c <ceil@plt+0x7744>
   197cc:	ldr	r1, [r9, #16]
   197d0:	movw	r0, #42376	; 0xa588
   197d4:	movt	r0, #1
   197d8:	bl	17c5c <ceil@plt+0x6114>
   197dc:	ldr	r1, [r9, #4]
   197e0:	str	r1, [sp, #24]
   197e4:	b	18fb4 <ceil@plt+0x746c>
   197e8:	ldr	r3, [r6, #20]
   197ec:	str	fp, [sp, #24]
   197f0:	ldr	r4, [r3, r4]
   197f4:	b	18d58 <ceil@plt+0x7210>
   197f8:	add	r0, r9, #184	; 0xb8
   197fc:	bl	17b34 <ceil@plt+0x5fec>
   19800:	ldr	ip, [r9, #4]
   19804:	str	ip, [sp, #24]
   19808:	b	18ff0 <ceil@plt+0x74a8>
   1980c:	bl	17d50 <ceil@plt+0x6208>
   19810:	ldr	r3, [sp, #68]	; 0x44
   19814:	ldr	ip, [sp, #48]	; 0x30
   19818:	tst	r3, #2
   1981c:	ldrne	r2, [sp, #76]	; 0x4c
   19820:	ldr	r1, [ip, #80]	; 0x50
   19824:	strne	r2, [r0, #20]
   19828:	tst	r3, #1
   1982c:	mov	r9, r0
   19830:	ldrne	r2, [sp, #72]	; 0x48
   19834:	strne	r2, [r0, #16]
   19838:	tst	r3, #4
   1983c:	ldrne	r2, [sp, #80]	; 0x50
   19840:	strne	r2, [r0, #24]
   19844:	cmp	r1, #0
   19848:	ldr	r2, [r0, #12]
   1984c:	orr	r3, r2, r3
   19850:	str	r3, [r0, #12]
   19854:	beq	199c0 <ceil@plt+0x7e78>
   19858:	ldrh	r3, [r5, #24]
   1985c:	cmp	r3, #0
   19860:	beq	19a58 <ceil@plt+0x7f10>
   19864:	cmp	r3, #1
   19868:	beq	199b4 <ceil@plt+0x7e6c>
   1986c:	movw	r1, #53664	; 0xd1a0
   19870:	movt	r1, #2
   19874:	ldr	r6, [r1, #36]	; 0x24
   19878:	b	18d08 <ceil@plt+0x71c0>
   1987c:	vmov	s12, fp
   19880:	cmp	fp, r1
   19884:	vcvt.f64.s32	d10, s12
   19888:	bne	199e4 <ceil@plt+0x7e9c>
   1988c:	vcvt.f32.f64	s0, d0
   19890:	vstr	s0, [r9, #244]	; 0xf4
   19894:	asr	r5, r5, #1
   19898:	ldr	r1, [r7, #4]
   1989c:	vcvt.f64.f32	d7, s0
   198a0:	asr	r6, r2, #1
   198a4:	lsl	r3, r5, #1
   198a8:	add	r5, r5, #1
   198ac:	asr	r4, r4, #1
   198b0:	ldrh	r3, [r1, r3]
   198b4:	vmov	s0, r3
   198b8:	vcvt.f64.u32	d0, s0
   198bc:	vdiv.f64	d0, d0, d7
   198c0:	vdiv.f64	d0, d0, d9
   198c4:	bl	11a58 <log@plt>
   198c8:	vmov	s15, r5
   198cc:	vmov.f64	d11, d0
   198d0:	vcvt.f64.s32	d0, s15
   198d4:	vdiv.f64	d0, d0, d10
   198d8:	bl	11a58 <log@plt>
   198dc:	lsl	r3, r6, #1
   198e0:	vldr	s14, [r9, #244]	; 0xf4
   198e4:	add	r6, r6, #1
   198e8:	vdiv.f64	d0, d11, d0
   198ec:	vcvt.f32.f64	s0, d0
   198f0:	vstr	s0, [r9, #232]	; 0xe8
   198f4:	ldr	r2, [r7, #8]
   198f8:	vcvt.f64.f32	d7, s14
   198fc:	ldrh	r3, [r2, r3]
   19900:	vmov	s0, r3
   19904:	vcvt.f64.u32	d0, s0
   19908:	vdiv.f64	d0, d0, d7
   1990c:	vdiv.f64	d0, d0, d9
   19910:	bl	11a58 <log@plt>
   19914:	vmov	s9, r6
   19918:	vmov.f64	d11, d0
   1991c:	vcvt.f64.s32	d0, s9
   19920:	vdiv.f64	d0, d0, d10
   19924:	bl	11a58 <log@plt>
   19928:	lsl	r3, r4, #1
   1992c:	vldr	s14, [r9, #244]	; 0xf4
   19930:	add	r4, r4, #1
   19934:	vdiv.f64	d0, d11, d0
   19938:	vcvt.f32.f64	s0, d0
   1993c:	vstr	s0, [r9, #236]	; 0xec
   19940:	ldr	r2, [r7, #12]
   19944:	vcvt.f64.f32	d7, s14
   19948:	ldrh	r3, [r2, r3]
   1994c:	vmov	s0, r3
   19950:	vcvt.f64.u32	d0, s0
   19954:	vdiv.f64	d0, d0, d7
   19958:	vdiv.f64	d0, d0, d9
   1995c:	bl	11a58 <log@plt>
   19960:	vmov	s12, r4
   19964:	vmov.f64	d11, d0
   19968:	vcvt.f64.s32	d0, s12
   1996c:	vdiv.f64	d0, d0, d10
   19970:	bl	11a58 <log@plt>
   19974:	vdiv.f64	d0, d11, d0
   19978:	vcvt.f32.f64	s0, d0
   1997c:	vstr	s0, [r9, #240]	; 0xf0
   19980:	b	19558 <ceil@plt+0x7a10>
   19984:	mov	r3, r4
   19988:	asr	r6, r3, #1
   1998c:	add	r1, r3, #1
   19990:	add	ip, r6, #1
   19994:	mov	r0, r8
   19998:	vmov	s9, r1
   1999c:	lsl	r6, r6, #1
   199a0:	vmov	s28, ip
   199a4:	lsl	r3, r3, #1
   199a8:	vcvt.f64.s32	d15, s9
   199ac:	vcvt.f64.s32	d14, s28
   199b0:	b	19524 <ceil@plt+0x79dc>
   199b4:	ldr	r2, [r5, #4]
   199b8:	cmp	r2, #0
   199bc:	bne	19ab0 <ceil@plt+0x7f68>
   199c0:	movw	r0, #53664	; 0xd1a0
   199c4:	movt	r0, #2
   199c8:	ldr	r6, [r0, #36]	; 0x24
   199cc:	b	18d08 <ceil@plt+0x71c0>
   199d0:	ldr	r2, [r0, #8]
   199d4:	movw	r0, #42540	; 0xa62c
   199d8:	ldr	r1, [r9, #16]
   199dc:	movt	r0, #1
   199e0:	bl	17ce4 <ceil@plt+0x619c>
   199e4:	vdiv.f64	d14, d14, d10
   199e8:	str	r2, [sp, #20]
   199ec:	bl	11a58 <log@plt>
   199f0:	vstr	d0, [sp, #24]
   199f4:	vmov.f64	d0, d14
   199f8:	bl	11a58 <log@plt>
   199fc:	vmov	s13, r6
   19a00:	vdiv.f64	d15, d15, d10
   19a04:	vstr	d0, [sp, #32]
   19a08:	vcvt.f64.u32	d0, s13
   19a0c:	vdiv.f64	d0, d0, d9
   19a10:	bl	11a58 <log@plt>
   19a14:	vstr	d0, [sp, #56]	; 0x38
   19a18:	vmov.f64	d0, d15
   19a1c:	bl	11a58 <log@plt>
   19a20:	vmov.f64	d11, d0
   19a24:	vdiv.f64	d0, d14, d15
   19a28:	bl	11a58 <log@plt>
   19a2c:	vldr	d7, [sp, #56]	; 0x38
   19a30:	vldr	d6, [sp, #24]
   19a34:	vmul.f64	d11, d7, d11
   19a38:	vldr	d7, [sp, #32]
   19a3c:	vnmls.f64	d11, d6, d7
   19a40:	vdiv.f64	d0, d11, d0
   19a44:	bl	11878 <exp@plt>
   19a48:	vcvt.f32.f64	s0, d0
   19a4c:	vstr	s0, [r9, #244]	; 0xf4
   19a50:	ldr	r2, [sp, #20]
   19a54:	b	19894 <ceil@plt+0x7d4c>
   19a58:	ldr	r3, [r5, #4]
   19a5c:	cmp	r3, #0
   19a60:	bne	19ad0 <ceil@plt+0x7f88>
   19a64:	ldr	r3, [r0, #4]
   19a68:	movw	ip, #53664	; 0xd1a0
   19a6c:	movt	ip, #2
   19a70:	mov	r2, #1
   19a74:	orr	r3, r3, #64	; 0x40
   19a78:	str	r2, [r0, #172]	; 0xac
   19a7c:	ldr	r6, [ip, #36]	; 0x24
   19a80:	str	r3, [r0, #4]
   19a84:	b	18d08 <ceil@plt+0x71c0>
   19a88:	ldr	r2, [r9, #56]	; 0x38
   19a8c:	str	r3, [r9, #64]	; 0x40
   19a90:	orr	r3, r2, #2
   19a94:	str	r3, [r9, #56]	; 0x38
   19a98:	b	19378 <ceil@plt+0x7830>
   19a9c:	ldr	r3, [r9, #4]
   19aa0:	str	r3, [sp, #24]
   19aa4:	b	18ea4 <ceil@plt+0x735c>
   19aa8:	mov	r7, #0
   19aac:	b	19398 <ceil@plt+0x7850>
   19ab0:	ldr	r2, [r0, #4]
   19ab4:	movw	r1, #53664	; 0xd1a0
   19ab8:	movt	r1, #2
   19abc:	str	r3, [r0, #172]	; 0xac
   19ac0:	orr	r3, r2, #64	; 0x40
   19ac4:	str	r3, [r0, #4]
   19ac8:	ldr	r6, [r1, #36]	; 0x24
   19acc:	b	18d08 <ceil@plt+0x71c0>
   19ad0:	movw	r2, #53664	; 0xd1a0
   19ad4:	movt	r2, #2
   19ad8:	ldr	r6, [r2, #36]	; 0x24
   19adc:	b	18d08 <ceil@plt+0x71c0>
   19ae0:	mov	r5, r4
   19ae4:	b	19484 <ceil@plt+0x793c>
   19ae8:	mov	r3, r4
   19aec:	b	194b8 <ceil@plt+0x7970>
   19af0:	movw	r0, #42420	; 0xa5b4
   19af4:	ldr	r1, [r9, #16]
   19af8:	movt	r0, #1
   19afc:	bl	17c5c <ceil@plt+0x6114>
   19b00:	ldr	r3, [r9, #4]
   19b04:	str	r3, [sp, #24]
   19b08:	b	18fb4 <ceil@plt+0x746c>
   19b0c:	ldr	r8, [r7, #12]
   19b10:	mov	r5, r6
   19b14:	mov	r3, r6
   19b18:	mov	r4, r6
   19b1c:	b	194f4 <ceil@plt+0x79ac>
   19b20:	movw	r0, #42248	; 0xa508
   19b24:	movt	r0, #1
   19b28:	bl	17ce4 <ceil@plt+0x619c>
   19b2c:	movw	r0, #41996	; 0xa40c
   19b30:	ldr	r1, [r9, #40]	; 0x28
   19b34:	movt	r0, #1
   19b38:	bl	17ce4 <ceil@plt+0x619c>
   19b3c:	movw	r3, #42036	; 0xa434
   19b40:	movt	r3, #1
   19b44:	b	190e8 <ceil@plt+0x75a0>
   19b48:	movw	r0, #42200	; 0xa4d8
   19b4c:	mov	r1, r4
   19b50:	ldr	r2, [r9, #16]
   19b54:	movt	r0, #1
   19b58:	bl	17ce4 <ceil@plt+0x619c>
   19b5c:	cmp	r8, #0
   19b60:	movweq	r3, #42028	; 0xa42c
   19b64:	movteq	r3, #1
   19b68:	beq	190e8 <ceil@plt+0x75a0>
   19b6c:	movw	r3, #42068	; 0xa454
   19b70:	movt	r3, #1
   19b74:	b	190e8 <ceil@plt+0x75a0>
   19b78:	movw	r3, #42044	; 0xa43c
   19b7c:	movt	r3, #1
   19b80:	b	190e8 <ceil@plt+0x75a0>
   19b84:	ldr	r3, [r6, #36]	; 0x24
   19b88:	movw	r0, #42088	; 0xa468
   19b8c:	movt	r0, #1
   19b90:	ldr	r3, [r3, #20]
   19b94:	ldr	r1, [r3, r4]
   19b98:	bl	17ce4 <ceil@plt+0x619c>
   19b9c:	bl	119ec <__stack_chk_fail@plt>
   19ba0:	movw	r0, #42276	; 0xa524
   19ba4:	ldr	r1, [r9, #60]	; 0x3c
   19ba8:	movt	r0, #1
   19bac:	bl	17ce4 <ceil@plt+0x619c>
   19bb0:	subs	r2, r1, #1
   19bb4:	bxeq	lr
   19bb8:	bcc	19d90 <ceil@plt+0x8248>
   19bbc:	cmp	r0, r1
   19bc0:	bls	19d74 <ceil@plt+0x822c>
   19bc4:	tst	r1, r2
   19bc8:	beq	19d80 <ceil@plt+0x8238>
   19bcc:	clz	r3, r0
   19bd0:	clz	r2, r1
   19bd4:	sub	r3, r2, r3
   19bd8:	rsbs	r3, r3, #31
   19bdc:	addne	r3, r3, r3, lsl #1
   19be0:	mov	r2, #0
   19be4:	addne	pc, pc, r3, lsl #2
   19be8:	nop	{0}
   19bec:	cmp	r0, r1, lsl #31
   19bf0:	adc	r2, r2, r2
   19bf4:	subcs	r0, r0, r1, lsl #31
   19bf8:	cmp	r0, r1, lsl #30
   19bfc:	adc	r2, r2, r2
   19c00:	subcs	r0, r0, r1, lsl #30
   19c04:	cmp	r0, r1, lsl #29
   19c08:	adc	r2, r2, r2
   19c0c:	subcs	r0, r0, r1, lsl #29
   19c10:	cmp	r0, r1, lsl #28
   19c14:	adc	r2, r2, r2
   19c18:	subcs	r0, r0, r1, lsl #28
   19c1c:	cmp	r0, r1, lsl #27
   19c20:	adc	r2, r2, r2
   19c24:	subcs	r0, r0, r1, lsl #27
   19c28:	cmp	r0, r1, lsl #26
   19c2c:	adc	r2, r2, r2
   19c30:	subcs	r0, r0, r1, lsl #26
   19c34:	cmp	r0, r1, lsl #25
   19c38:	adc	r2, r2, r2
   19c3c:	subcs	r0, r0, r1, lsl #25
   19c40:	cmp	r0, r1, lsl #24
   19c44:	adc	r2, r2, r2
   19c48:	subcs	r0, r0, r1, lsl #24
   19c4c:	cmp	r0, r1, lsl #23
   19c50:	adc	r2, r2, r2
   19c54:	subcs	r0, r0, r1, lsl #23
   19c58:	cmp	r0, r1, lsl #22
   19c5c:	adc	r2, r2, r2
   19c60:	subcs	r0, r0, r1, lsl #22
   19c64:	cmp	r0, r1, lsl #21
   19c68:	adc	r2, r2, r2
   19c6c:	subcs	r0, r0, r1, lsl #21
   19c70:	cmp	r0, r1, lsl #20
   19c74:	adc	r2, r2, r2
   19c78:	subcs	r0, r0, r1, lsl #20
   19c7c:	cmp	r0, r1, lsl #19
   19c80:	adc	r2, r2, r2
   19c84:	subcs	r0, r0, r1, lsl #19
   19c88:	cmp	r0, r1, lsl #18
   19c8c:	adc	r2, r2, r2
   19c90:	subcs	r0, r0, r1, lsl #18
   19c94:	cmp	r0, r1, lsl #17
   19c98:	adc	r2, r2, r2
   19c9c:	subcs	r0, r0, r1, lsl #17
   19ca0:	cmp	r0, r1, lsl #16
   19ca4:	adc	r2, r2, r2
   19ca8:	subcs	r0, r0, r1, lsl #16
   19cac:	cmp	r0, r1, lsl #15
   19cb0:	adc	r2, r2, r2
   19cb4:	subcs	r0, r0, r1, lsl #15
   19cb8:	cmp	r0, r1, lsl #14
   19cbc:	adc	r2, r2, r2
   19cc0:	subcs	r0, r0, r1, lsl #14
   19cc4:	cmp	r0, r1, lsl #13
   19cc8:	adc	r2, r2, r2
   19ccc:	subcs	r0, r0, r1, lsl #13
   19cd0:	cmp	r0, r1, lsl #12
   19cd4:	adc	r2, r2, r2
   19cd8:	subcs	r0, r0, r1, lsl #12
   19cdc:	cmp	r0, r1, lsl #11
   19ce0:	adc	r2, r2, r2
   19ce4:	subcs	r0, r0, r1, lsl #11
   19ce8:	cmp	r0, r1, lsl #10
   19cec:	adc	r2, r2, r2
   19cf0:	subcs	r0, r0, r1, lsl #10
   19cf4:	cmp	r0, r1, lsl #9
   19cf8:	adc	r2, r2, r2
   19cfc:	subcs	r0, r0, r1, lsl #9
   19d00:	cmp	r0, r1, lsl #8
   19d04:	adc	r2, r2, r2
   19d08:	subcs	r0, r0, r1, lsl #8
   19d0c:	cmp	r0, r1, lsl #7
   19d10:	adc	r2, r2, r2
   19d14:	subcs	r0, r0, r1, lsl #7
   19d18:	cmp	r0, r1, lsl #6
   19d1c:	adc	r2, r2, r2
   19d20:	subcs	r0, r0, r1, lsl #6
   19d24:	cmp	r0, r1, lsl #5
   19d28:	adc	r2, r2, r2
   19d2c:	subcs	r0, r0, r1, lsl #5
   19d30:	cmp	r0, r1, lsl #4
   19d34:	adc	r2, r2, r2
   19d38:	subcs	r0, r0, r1, lsl #4
   19d3c:	cmp	r0, r1, lsl #3
   19d40:	adc	r2, r2, r2
   19d44:	subcs	r0, r0, r1, lsl #3
   19d48:	cmp	r0, r1, lsl #2
   19d4c:	adc	r2, r2, r2
   19d50:	subcs	r0, r0, r1, lsl #2
   19d54:	cmp	r0, r1, lsl #1
   19d58:	adc	r2, r2, r2
   19d5c:	subcs	r0, r0, r1, lsl #1
   19d60:	cmp	r0, r1
   19d64:	adc	r2, r2, r2
   19d68:	subcs	r0, r0, r1
   19d6c:	mov	r0, r2
   19d70:	bx	lr
   19d74:	moveq	r0, #1
   19d78:	movne	r0, #0
   19d7c:	bx	lr
   19d80:	clz	r2, r1
   19d84:	rsb	r2, r2, #31
   19d88:	lsr	r0, r0, r2
   19d8c:	bx	lr
   19d90:	cmp	r0, #0
   19d94:	mvnne	r0, #0
   19d98:	b	19ffc <ceil@plt+0x84b4>
   19d9c:	cmp	r1, #0
   19da0:	beq	19d90 <ceil@plt+0x8248>
   19da4:	push	{r0, r1, lr}
   19da8:	bl	19bb0 <ceil@plt+0x8068>
   19dac:	pop	{r1, r2, lr}
   19db0:	mul	r3, r2, r0
   19db4:	sub	r1, r1, r3
   19db8:	bx	lr
   19dbc:	cmp	r1, #0
   19dc0:	beq	19fcc <ceil@plt+0x8484>
   19dc4:	eor	ip, r0, r1
   19dc8:	rsbmi	r1, r1, #0
   19dcc:	subs	r2, r1, #1
   19dd0:	beq	19f98 <ceil@plt+0x8450>
   19dd4:	movs	r3, r0
   19dd8:	rsbmi	r3, r0, #0
   19ddc:	cmp	r3, r1
   19de0:	bls	19fa4 <ceil@plt+0x845c>
   19de4:	tst	r1, r2
   19de8:	beq	19fb4 <ceil@plt+0x846c>
   19dec:	clz	r2, r3
   19df0:	clz	r0, r1
   19df4:	sub	r2, r0, r2
   19df8:	rsbs	r2, r2, #31
   19dfc:	addne	r2, r2, r2, lsl #1
   19e00:	mov	r0, #0
   19e04:	addne	pc, pc, r2, lsl #2
   19e08:	nop	{0}
   19e0c:	cmp	r3, r1, lsl #31
   19e10:	adc	r0, r0, r0
   19e14:	subcs	r3, r3, r1, lsl #31
   19e18:	cmp	r3, r1, lsl #30
   19e1c:	adc	r0, r0, r0
   19e20:	subcs	r3, r3, r1, lsl #30
   19e24:	cmp	r3, r1, lsl #29
   19e28:	adc	r0, r0, r0
   19e2c:	subcs	r3, r3, r1, lsl #29
   19e30:	cmp	r3, r1, lsl #28
   19e34:	adc	r0, r0, r0
   19e38:	subcs	r3, r3, r1, lsl #28
   19e3c:	cmp	r3, r1, lsl #27
   19e40:	adc	r0, r0, r0
   19e44:	subcs	r3, r3, r1, lsl #27
   19e48:	cmp	r3, r1, lsl #26
   19e4c:	adc	r0, r0, r0
   19e50:	subcs	r3, r3, r1, lsl #26
   19e54:	cmp	r3, r1, lsl #25
   19e58:	adc	r0, r0, r0
   19e5c:	subcs	r3, r3, r1, lsl #25
   19e60:	cmp	r3, r1, lsl #24
   19e64:	adc	r0, r0, r0
   19e68:	subcs	r3, r3, r1, lsl #24
   19e6c:	cmp	r3, r1, lsl #23
   19e70:	adc	r0, r0, r0
   19e74:	subcs	r3, r3, r1, lsl #23
   19e78:	cmp	r3, r1, lsl #22
   19e7c:	adc	r0, r0, r0
   19e80:	subcs	r3, r3, r1, lsl #22
   19e84:	cmp	r3, r1, lsl #21
   19e88:	adc	r0, r0, r0
   19e8c:	subcs	r3, r3, r1, lsl #21
   19e90:	cmp	r3, r1, lsl #20
   19e94:	adc	r0, r0, r0
   19e98:	subcs	r3, r3, r1, lsl #20
   19e9c:	cmp	r3, r1, lsl #19
   19ea0:	adc	r0, r0, r0
   19ea4:	subcs	r3, r3, r1, lsl #19
   19ea8:	cmp	r3, r1, lsl #18
   19eac:	adc	r0, r0, r0
   19eb0:	subcs	r3, r3, r1, lsl #18
   19eb4:	cmp	r3, r1, lsl #17
   19eb8:	adc	r0, r0, r0
   19ebc:	subcs	r3, r3, r1, lsl #17
   19ec0:	cmp	r3, r1, lsl #16
   19ec4:	adc	r0, r0, r0
   19ec8:	subcs	r3, r3, r1, lsl #16
   19ecc:	cmp	r3, r1, lsl #15
   19ed0:	adc	r0, r0, r0
   19ed4:	subcs	r3, r3, r1, lsl #15
   19ed8:	cmp	r3, r1, lsl #14
   19edc:	adc	r0, r0, r0
   19ee0:	subcs	r3, r3, r1, lsl #14
   19ee4:	cmp	r3, r1, lsl #13
   19ee8:	adc	r0, r0, r0
   19eec:	subcs	r3, r3, r1, lsl #13
   19ef0:	cmp	r3, r1, lsl #12
   19ef4:	adc	r0, r0, r0
   19ef8:	subcs	r3, r3, r1, lsl #12
   19efc:	cmp	r3, r1, lsl #11
   19f00:	adc	r0, r0, r0
   19f04:	subcs	r3, r3, r1, lsl #11
   19f08:	cmp	r3, r1, lsl #10
   19f0c:	adc	r0, r0, r0
   19f10:	subcs	r3, r3, r1, lsl #10
   19f14:	cmp	r3, r1, lsl #9
   19f18:	adc	r0, r0, r0
   19f1c:	subcs	r3, r3, r1, lsl #9
   19f20:	cmp	r3, r1, lsl #8
   19f24:	adc	r0, r0, r0
   19f28:	subcs	r3, r3, r1, lsl #8
   19f2c:	cmp	r3, r1, lsl #7
   19f30:	adc	r0, r0, r0
   19f34:	subcs	r3, r3, r1, lsl #7
   19f38:	cmp	r3, r1, lsl #6
   19f3c:	adc	r0, r0, r0
   19f40:	subcs	r3, r3, r1, lsl #6
   19f44:	cmp	r3, r1, lsl #5
   19f48:	adc	r0, r0, r0
   19f4c:	subcs	r3, r3, r1, lsl #5
   19f50:	cmp	r3, r1, lsl #4
   19f54:	adc	r0, r0, r0
   19f58:	subcs	r3, r3, r1, lsl #4
   19f5c:	cmp	r3, r1, lsl #3
   19f60:	adc	r0, r0, r0
   19f64:	subcs	r3, r3, r1, lsl #3
   19f68:	cmp	r3, r1, lsl #2
   19f6c:	adc	r0, r0, r0
   19f70:	subcs	r3, r3, r1, lsl #2
   19f74:	cmp	r3, r1, lsl #1
   19f78:	adc	r0, r0, r0
   19f7c:	subcs	r3, r3, r1, lsl #1
   19f80:	cmp	r3, r1
   19f84:	adc	r0, r0, r0
   19f88:	subcs	r3, r3, r1
   19f8c:	cmp	ip, #0
   19f90:	rsbmi	r0, r0, #0
   19f94:	bx	lr
   19f98:	teq	ip, r0
   19f9c:	rsbmi	r0, r0, #0
   19fa0:	bx	lr
   19fa4:	movcc	r0, #0
   19fa8:	asreq	r0, ip, #31
   19fac:	orreq	r0, r0, #1
   19fb0:	bx	lr
   19fb4:	clz	r2, r1
   19fb8:	rsb	r2, r2, #31
   19fbc:	cmp	ip, #0
   19fc0:	lsr	r0, r3, r2
   19fc4:	rsbmi	r0, r0, #0
   19fc8:	bx	lr
   19fcc:	cmp	r0, #0
   19fd0:	mvngt	r0, #-2147483648	; 0x80000000
   19fd4:	movlt	r0, #-2147483648	; 0x80000000
   19fd8:	b	19ffc <ceil@plt+0x84b4>
   19fdc:	cmp	r1, #0
   19fe0:	beq	19fcc <ceil@plt+0x8484>
   19fe4:	push	{r0, r1, lr}
   19fe8:	bl	19dc4 <ceil@plt+0x827c>
   19fec:	pop	{r1, r2, lr}
   19ff0:	mul	r3, r2, r0
   19ff4:	sub	r1, r1, r3
   19ff8:	bx	lr
   19ffc:	push	{r1, lr}
   1a000:	mov	r0, #8
   1a004:	bl	11974 <raise@plt>
   1a008:	pop	{r1, pc}
   1a00c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1a010:	mov	r7, r0
   1a014:	ldr	r6, [pc, #76]	; 1a068 <ceil@plt+0x8520>
   1a018:	mov	r8, r1
   1a01c:	ldr	r5, [pc, #72]	; 1a06c <ceil@plt+0x8524>
   1a020:	mov	r9, r2
   1a024:	add	r6, pc, r6
   1a028:	bl	116f0 <_init@@Base>
   1a02c:	add	r5, pc, r5
   1a030:	rsb	r6, r5, r6
   1a034:	asrs	r6, r6, #2
   1a038:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   1a03c:	sub	r5, r5, #4
   1a040:	mov	r4, #0
   1a044:	add	r4, r4, #1
   1a048:	ldr	r3, [r5, #4]!
   1a04c:	mov	r0, r7
   1a050:	mov	r1, r8
   1a054:	mov	r2, r9
   1a058:	blx	r3
   1a05c:	cmp	r4, r6
   1a060:	bne	1a044 <ceil@plt+0x84fc>
   1a064:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1a068:			; <UNDEFINED> instruction: 0x00012eb4
   1a06c:	andeq	r2, r1, r8, lsr #29
   1a070:	bx	lr

Disassembly of section .fini:

0001a074 <_fini@@Base>:
   1a074:	push	{r3, lr}
   1a078:	pop	{r3, pc}
