C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis  -sap  C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP.sap  -otap  C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP.tap  -omap  C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP.map   -part MPFS250T  -package FCG1152  -grade -1    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\synlog\report\VKPFSOC_TOP_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  VKPFSOC_TOP  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\scratchproject.prs  -multisrs  -ovm  C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP.vm   -freq 100.000   -tcl  C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\designer\VKPFSOC_TOP\synthesis.fdc  C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\synwork\VKPFSOC_TOP_prem.srd  -devicelib  C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v  -ologparam  C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\syntmp\VKPFSOC_TOP.plg  -osyn  C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\VKPFSOC_TOP.srm  -prjdir  C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\  -prjname  VKPFSOC_TOP_syn  -log  C:\work\polarfire-soc-video-kit-design\VKPFSOC_H264\synthesis\synlog\VKPFSOC_TOP_fpga_mapper.srr  -sn  2022.09  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -sap ..\VKPFSOC_TOP.sap -otap ..\VKPFSOC_TOP.tap -omap ..\VKPFSOC_TOP.map -part MPFS250T -package FCG1152 -grade -1 -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\VKPFSOC_TOP_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module VKPFSOC_TOP -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\VKPFSOC_TOP.vm -freq 100.000 -tcl ..\..\designer\VKPFSOC_TOP\synthesis.fdc ..\synwork\VKPFSOC_TOP_prem.srd -devicelib ..\..\..\..\..\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v -ologparam VKPFSOC_TOP.plg -osyn ..\VKPFSOC_TOP.srm -prjdir ..\ -prjname VKPFSOC_TOP_syn -log ..\synlog\VKPFSOC_TOP_fpga_mapper.srr -sn 2022.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:132
file:..\VKPFSOC_TOP.sap|io:o|time:1723491161|size:23332|exec:0|csum:
file:..\VKPFSOC_TOP.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\VKPFSOC_TOP.map|io:o|time:1723491292|size:28|exec:0|csum:
file:..\scratchproject.prs|io:o|time:1723491064|size:16465|exec:0|csum:
file:..\VKPFSOC_TOP.vm|io:o|time:1723491283|size:16962500|exec:0|csum:
file:..\..\designer\VKPFSOC_TOP\synthesis.fdc|io:i|time:1723491063|size:115488|exec:0|csum:BC4DF6A63289760240D2789F36534F79
file:..\synwork\VKPFSOC_TOP_prem.srd|io:i|time:1723491154|size:9569298|exec:0|csum:986980C5C033A5273AC18A8A1B152BAB
file:..\..\..\..\..\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\acg5.v|io:i|time:1691490345|size:43686|exec:0|csum:C5B8CD150154D193C7B0D4301122DDFB
file:VKPFSOC_TOP.plg|io:o|time:1723491292|size:3297|exec:0|csum:
file:..\VKPFSOC_TOP.srm|io:o|time:1723491265|size:40616|exec:0|csum:
file:..\synlog\VKPFSOC_TOP_fpga_mapper.srr|io:o|time:1723491292|size:321051|exec:0|csum:
file:..\..\..\..\..\Microchip\Libero_SoC_v2023.2\SynplifyPro\bin64\m_generic.exe|io:i|time:1691490330|size:50508288|exec:1|csum:14830ADE17C8CEBF4CCBD03A62E37054
