-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dct is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    input_r_ce0 : OUT STD_LOGIC;
    input_r_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    output_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    output_r_ce0 : OUT STD_LOGIC;
    output_r_we0 : OUT STD_LOGIC;
    output_r_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of dct is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "dct_dct,hls_ip_2024_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.508000,HLS_SYN_LAT=5990,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=286,HLS_SYN_LUT=972,HLS_VERSION=2024_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (26 downto 0) := "000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (26 downto 0) := "000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (26 downto 0) := "000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (26 downto 0) := "000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (26 downto 0) := "000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (26 downto 0) := "000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (26 downto 0) := "000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (26 downto 0) := "000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (26 downto 0) := "000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (26 downto 0) := "001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (26 downto 0) := "010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (26 downto 0) := "100000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv29_1000 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000001000000000000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal dct_coeff_table_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln97_fu_392_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln97_reg_980 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_4_fu_402_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_4_reg_985 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln100_fu_421_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln100_reg_1000 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal zext_ln103_1_fu_436_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln103_1_reg_1005 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln60_fu_454_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln60_reg_1018 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_7_fu_464_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_7_reg_1023 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln39_fu_483_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln39_reg_1039 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_9_fu_497_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_9_reg_1044 : STD_LOGIC_VECTOR (5 downto 0);
    signal row_outbuf_addr_1_reg_1049 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln42_fu_525_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln42_reg_1057 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_fu_954_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal add_ln66_fu_593_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln66_reg_1090 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal zext_ln73_fu_603_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln73_reg_1095 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_fu_607_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_8_reg_1100 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln70_fu_626_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln70_reg_1115 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal add_ln73_1_fu_658_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln73_1_reg_1125 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln76_fu_680_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln76_reg_1133 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal tmp_s_fu_690_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_s_reg_1138 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln39_1_fu_709_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln39_1_reg_1154 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal tmp_6_fu_723_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_6_reg_1159 : STD_LOGIC_VECTOR (5 downto 0);
    signal col_outbuf_addr_1_reg_1164 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln42_1_fu_751_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln42_1_reg_1172 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_fu_962_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal add_ln82_fu_819_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln82_reg_1205 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal zext_ln89_fu_829_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln89_reg_1210 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_5_fu_833_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_5_reg_1215 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln86_fu_852_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln86_reg_1230 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal add_ln89_1_fu_884_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln89_1_reg_1240 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln112_fu_906_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln112_reg_1248 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal tmp_10_fu_916_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_10_reg_1253 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln115_fu_930_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln115_reg_1261 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal zext_ln118_1_fu_945_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln118_1_reg_1266 : STD_LOGIC_VECTOR (63 downto 0);
    signal row_outbuf_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_outbuf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_outbuf_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_outbuf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal col_inbuf_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_in_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf_2d_out_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal c_reg_266 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln97_fu_386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal k_reg_277 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln60_fu_448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_fu_519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal n_reg_288 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln39_fu_477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_299 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_2_reg_311 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln66_fu_587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal k_1_reg_322 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln76_fu_674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_1_fu_745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal n_1_reg_333 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln39_1_fu_703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_344 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_3_reg_356 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln82_fu_813_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal c_1_reg_367 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln112_fu_900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal icmp_ln100_fu_415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln47_fu_510_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln44_2_fu_540_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_fu_550_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln73_2_fu_653_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln70_fu_620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln73_3_fu_667_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_1_fu_736_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln44_5_fu_766_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln45_1_fu_776_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln89_2_fu_879_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln86_fu_846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln89_3_fu_893_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln115_fu_924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_fu_78 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal i_fu_102 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal j_fu_106 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal i_1_fu_110 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal j_1_fu_114 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal r_1_fu_118 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal input_r_ce0_local : STD_LOGIC;
    signal buf_2d_in_we0_local : STD_LOGIC;
    signal buf_2d_in_ce0_local : STD_LOGIC;
    signal buf_2d_in_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal dct_coeff_table_ce0_local : STD_LOGIC;
    signal dct_coeff_table_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal row_outbuf_we0_local : STD_LOGIC;
    signal row_outbuf_ce0_local : STD_LOGIC;
    signal row_outbuf_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal col_inbuf_we0_local : STD_LOGIC;
    signal col_inbuf_ce0_local : STD_LOGIC;
    signal col_inbuf_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal col_outbuf_we0_local : STD_LOGIC;
    signal col_outbuf_ce0_local : STD_LOGIC;
    signal col_outbuf_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal buf_2d_out_we0_local : STD_LOGIC;
    signal buf_2d_out_ce0_local : STD_LOGIC;
    signal buf_2d_out_address0_local : STD_LOGIC_VECTOR (5 downto 0);
    signal output_r_we0_local : STD_LOGIC;
    signal output_r_ce0_local : STD_LOGIC;
    signal trunc_ln97_fu_398_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln103_fu_427_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln103_fu_431_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln60_fu_460_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln39_fu_489_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln44_fu_493_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln47_2_fu_505_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln44_1_fu_531_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln44_fu_535_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln45_fu_545_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln42_fu_555_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln47_fu_559_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln66_fu_599_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln70_fu_632_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_1_fu_640_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln73_fu_648_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln73_1_fu_636_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln76_fu_686_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln39_1_fu_715_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln44_3_fu_719_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln47_3_fu_731_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln44_4_fu_757_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln44_1_fu_761_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln45_2_fu_771_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln42_1_fu_781_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln47_1_fu_785_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln82_fu_825_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln86_fu_858_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_11_fu_866_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln89_fu_874_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln89_1_fu_862_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln112_fu_912_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln118_fu_936_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln118_fu_940_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component dct_mac_muladd_16s_15s_32s_32_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dct_dct_coeff_table_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component dct_row_outbuf_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    dct_coeff_table_U : component dct_dct_coeff_table_ROM_AUTO_1R
    generic map (
        DataWidth => 15,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => dct_coeff_table_address0_local,
        ce0 => dct_coeff_table_ce0_local,
        q0 => dct_coeff_table_q0);

    row_outbuf_U : component dct_row_outbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => row_outbuf_address0_local,
        ce0 => row_outbuf_ce0_local,
        we0 => row_outbuf_we0_local,
        d0 => row_outbuf_d0,
        q0 => row_outbuf_q0);

    col_outbuf_U : component dct_row_outbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_outbuf_address0_local,
        ce0 => col_outbuf_ce0_local,
        we0 => col_outbuf_we0_local,
        d0 => col_outbuf_d0,
        q0 => col_outbuf_q0);

    col_inbuf_U : component dct_row_outbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => col_inbuf_address0_local,
        ce0 => col_inbuf_ce0_local,
        we0 => col_inbuf_we0_local,
        d0 => row_outbuf_q0,
        q0 => col_inbuf_q0);

    buf_2d_in_U : component dct_row_outbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_in_address0_local,
        ce0 => buf_2d_in_ce0_local,
        we0 => buf_2d_in_we0_local,
        d0 => input_r_q0,
        q0 => buf_2d_in_q0);

    buf_2d_out_U : component dct_row_outbuf_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buf_2d_out_address0_local,
        ce0 => buf_2d_out_ce0_local,
        we0 => buf_2d_out_we0_local,
        d0 => col_outbuf_q0,
        q0 => buf_2d_out_q0);

    mac_muladd_16s_15s_32s_32_4_1_U1 : component dct_mac_muladd_16s_15s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => buf_2d_in_q0,
        din1 => dct_coeff_table_q0,
        din2 => tmp_reg_299,
        ce => ap_const_logic_1,
        dout => grp_fu_954_p3);

    mac_muladd_16s_15s_32s_32_4_1_U2 : component dct_mac_muladd_16s_15s_32s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => col_inbuf_q0,
        din1 => dct_coeff_table_q0,
        din2 => tmp_2_reg_344,
        ce => ap_const_logic_1,
        dout => grp_fu_962_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    c_1_reg_367_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
                c_1_reg_367 <= add_ln115_reg_1261;
            elsif (((icmp_ln112_fu_900_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
                c_1_reg_367 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    c_reg_266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                c_reg_266 <= add_ln100_reg_1000;
            elsif (((icmp_ln97_fu_386_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                c_reg_266 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    i_1_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln66_fu_587_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                i_1_fu_110 <= ap_const_lv4_0;
            elsif (((icmp_ln39_1_fu_703_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                i_1_fu_110 <= add_ln76_reg_1133;
            end if; 
        end if;
    end process;

    i_2_reg_311_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                i_2_reg_311 <= add_ln70_reg_1115;
            elsif (((icmp_ln66_fu_587_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                i_2_reg_311 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    i_3_reg_356_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                i_3_reg_356 <= add_ln86_reg_1230;
            elsif (((icmp_ln82_fu_813_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                i_3_reg_356 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    i_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln97_fu_386_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i_fu_102 <= ap_const_lv4_0;
            elsif (((icmp_ln39_fu_477_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                i_fu_102 <= add_ln60_reg_1018;
            end if; 
        end if;
    end process;

    j_1_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln76_fu_674_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                j_1_fu_114 <= ap_const_lv4_0;
            elsif (((icmp_ln86_fu_846_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
                j_1_fu_114 <= add_ln82_reg_1205;
            end if; 
        end if;
    end process;

    j_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln60_fu_448_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                j_fu_106 <= ap_const_lv4_0;
            elsif (((icmp_ln70_fu_620_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                j_fu_106 <= add_ln66_reg_1090;
            end if; 
        end if;
    end process;

    k_1_reg_322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln42_1_fu_745_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                k_1_reg_322 <= add_ln39_1_reg_1154;
            elsif (((icmp_ln76_fu_674_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                k_1_reg_322 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    k_reg_277_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln42_fu_519_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                k_reg_277 <= add_ln39_reg_1039;
            elsif (((icmp_ln60_fu_448_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                k_reg_277 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    n_1_reg_333_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                n_1_reg_333 <= add_ln42_1_reg_1172;
            elsif (((icmp_ln39_1_fu_703_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                n_1_reg_333 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    n_reg_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                n_reg_288 <= add_ln42_reg_1057;
            elsif (((icmp_ln39_fu_477_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                n_reg_288 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    r_1_fu_118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln82_fu_813_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                r_1_fu_118 <= ap_const_lv4_0;
            elsif (((icmp_ln115_fu_924_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then 
                r_1_fu_118 <= add_ln112_reg_1248;
            end if; 
        end if;
    end process;

    r_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                r_fu_78 <= ap_const_lv4_0;
            elsif (((icmp_ln100_fu_415_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                r_fu_78 <= add_ln97_reg_980;
            end if; 
        end if;
    end process;

    tmp_2_reg_344_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
                tmp_2_reg_344 <= grp_fu_962_p3;
            elsif (((icmp_ln39_1_fu_703_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                tmp_2_reg_344 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_reg_299_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                tmp_reg_299 <= grp_fu_954_p3;
            elsif (((icmp_ln39_fu_477_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                tmp_reg_299 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln100_reg_1000 <= add_ln100_fu_421_p2;
                    zext_ln103_1_reg_1005(5 downto 0) <= zext_ln103_1_fu_436_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                add_ln112_reg_1248 <= add_ln112_fu_906_p2;
                    tmp_10_reg_1253(5 downto 3) <= tmp_10_fu_916_p3(5 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then
                add_ln115_reg_1261 <= add_ln115_fu_930_p2;
                    zext_ln118_1_reg_1266(5 downto 0) <= zext_ln118_1_fu_945_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                add_ln39_1_reg_1154 <= add_ln39_1_fu_709_p2;
                col_outbuf_addr_1_reg_1164 <= zext_ln47_1_fu_736_p1(6 - 1 downto 0);
                    tmp_6_reg_1159(5 downto 3) <= tmp_6_fu_723_p3(5 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_ln39_reg_1039 <= add_ln39_fu_483_p2;
                row_outbuf_addr_1_reg_1049 <= zext_ln47_fu_510_p1(6 - 1 downto 0);
                    tmp_9_reg_1044(5 downto 3) <= tmp_9_fu_497_p3(5 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                add_ln42_1_reg_1172 <= add_ln42_1_fu_751_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                add_ln42_reg_1057 <= add_ln42_fu_525_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln60_reg_1018 <= add_ln60_fu_454_p2;
                    tmp_7_reg_1023(5 downto 3) <= tmp_7_fu_464_p3(5 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                add_ln66_reg_1090 <= add_ln66_fu_593_p2;
                    tmp_8_reg_1100(5 downto 3) <= tmp_8_fu_607_p3(5 downto 3);
                    zext_ln73_reg_1095(3 downto 0) <= zext_ln73_fu_603_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                add_ln70_reg_1115 <= add_ln70_fu_626_p2;
                add_ln73_1_reg_1125 <= add_ln73_1_fu_658_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                add_ln76_reg_1133 <= add_ln76_fu_680_p2;
                    tmp_s_reg_1138(5 downto 3) <= tmp_s_fu_690_p3(5 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                add_ln82_reg_1205 <= add_ln82_fu_819_p2;
                    tmp_5_reg_1215(5 downto 3) <= tmp_5_fu_833_p3(5 downto 3);
                    zext_ln89_reg_1210(3 downto 0) <= zext_ln89_fu_829_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                add_ln86_reg_1230 <= add_ln86_fu_852_p2;
                add_ln89_1_reg_1240 <= add_ln89_1_fu_884_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln97_reg_980 <= add_ln97_fu_392_p2;
                    tmp_4_reg_985(5 downto 3) <= tmp_4_fu_402_p3(5 downto 3);
            end if;
        end if;
    end process;
    tmp_4_reg_985(2 downto 0) <= "000";
    zext_ln103_1_reg_1005(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    tmp_7_reg_1023(2 downto 0) <= "000";
    tmp_9_reg_1044(2 downto 0) <= "000";
    zext_ln73_reg_1095(5 downto 4) <= "00";
    tmp_8_reg_1100(2 downto 0) <= "000";
    tmp_s_reg_1138(2 downto 0) <= "000";
    tmp_6_reg_1159(2 downto 0) <= "000";
    zext_ln89_reg_1210(5 downto 4) <= "00";
    tmp_5_reg_1215(2 downto 0) <= "000";
    tmp_10_reg_1253(2 downto 0) <= "000";
    zext_ln118_1_reg_1266(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state25, ap_CS_fsm_state26, icmp_ln97_fu_386_p2, icmp_ln60_fu_448_p2, icmp_ln42_fu_519_p2, icmp_ln39_fu_477_p2, icmp_ln66_fu_587_p2, icmp_ln76_fu_674_p2, icmp_ln42_1_fu_745_p2, icmp_ln39_1_fu_703_p2, icmp_ln82_fu_813_p2, icmp_ln112_fu_900_p2, icmp_ln100_fu_415_p2, icmp_ln70_fu_620_p2, icmp_ln86_fu_846_p2, icmp_ln115_fu_924_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln97_fu_386_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln100_fu_415_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln60_fu_448_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln39_fu_477_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln42_fu_519_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state12 => 
                if (((icmp_ln66_fu_587_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state13 => 
                if (((icmp_ln70_fu_620_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state15 => 
                if (((icmp_ln76_fu_674_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state16 => 
                if (((icmp_ln39_1_fu_703_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                if (((icmp_ln42_1_fu_745_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state22 => 
                if (((icmp_ln82_fu_813_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state23 => 
                if (((icmp_ln86_fu_846_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state24;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state25 => 
                if (((icmp_ln112_fu_900_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state26;
                end if;
            when ap_ST_fsm_state26 => 
                if (((icmp_ln115_fu_924_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state26))) then
                    ap_NS_fsm <= ap_ST_fsm_state25;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln100_fu_421_p2 <= std_logic_vector(unsigned(c_reg_266) + unsigned(ap_const_lv4_1));
    add_ln103_fu_431_p2 <= std_logic_vector(unsigned(tmp_4_reg_985) + unsigned(zext_ln103_fu_427_p1));
    add_ln112_fu_906_p2 <= std_logic_vector(unsigned(r_1_fu_118) + unsigned(ap_const_lv4_1));
    add_ln115_fu_930_p2 <= std_logic_vector(unsigned(c_1_reg_367) + unsigned(ap_const_lv4_1));
    add_ln118_fu_940_p2 <= std_logic_vector(unsigned(tmp_10_reg_1253) + unsigned(zext_ln118_fu_936_p1));
    add_ln39_1_fu_709_p2 <= std_logic_vector(unsigned(k_1_reg_322) + unsigned(ap_const_lv4_1));
    add_ln39_fu_483_p2 <= std_logic_vector(unsigned(k_reg_277) + unsigned(ap_const_lv4_1));
    add_ln42_1_fu_751_p2 <= std_logic_vector(unsigned(n_1_reg_333) + unsigned(ap_const_lv4_1));
    add_ln42_fu_525_p2 <= std_logic_vector(unsigned(n_reg_288) + unsigned(ap_const_lv4_1));
    add_ln44_1_fu_761_p2 <= std_logic_vector(unsigned(tmp_6_reg_1159) + unsigned(zext_ln44_4_fu_757_p1));
    add_ln44_fu_535_p2 <= std_logic_vector(unsigned(tmp_9_reg_1044) + unsigned(zext_ln44_1_fu_531_p1));
    add_ln45_2_fu_771_p2 <= std_logic_vector(unsigned(tmp_s_reg_1138) + unsigned(zext_ln44_4_fu_757_p1));
    add_ln45_fu_545_p2 <= std_logic_vector(unsigned(tmp_7_reg_1023) + unsigned(zext_ln44_1_fu_531_p1));
    add_ln47_1_fu_785_p2 <= std_logic_vector(unsigned(trunc_ln42_1_fu_781_p1) + unsigned(ap_const_lv29_1000));
    add_ln47_2_fu_505_p2 <= std_logic_vector(unsigned(tmp_7_reg_1023) + unsigned(zext_ln44_fu_493_p1));
    add_ln47_3_fu_731_p2 <= std_logic_vector(unsigned(tmp_s_reg_1138) + unsigned(zext_ln44_3_fu_719_p1));
    add_ln47_fu_559_p2 <= std_logic_vector(unsigned(trunc_ln42_fu_555_p1) + unsigned(ap_const_lv29_1000));
    add_ln60_fu_454_p2 <= std_logic_vector(unsigned(i_fu_102) + unsigned(ap_const_lv4_1));
    add_ln66_fu_593_p2 <= std_logic_vector(unsigned(j_fu_106) + unsigned(ap_const_lv4_1));
    add_ln70_fu_626_p2 <= std_logic_vector(unsigned(i_2_reg_311) + unsigned(ap_const_lv4_1));
    add_ln73_1_fu_658_p2 <= std_logic_vector(unsigned(tmp_8_reg_1100) + unsigned(zext_ln73_1_fu_636_p1));
    add_ln73_fu_648_p2 <= std_logic_vector(unsigned(tmp_1_fu_640_p3) + unsigned(zext_ln73_reg_1095));
    add_ln76_fu_680_p2 <= std_logic_vector(unsigned(i_1_fu_110) + unsigned(ap_const_lv4_1));
    add_ln82_fu_819_p2 <= std_logic_vector(unsigned(j_1_fu_114) + unsigned(ap_const_lv4_1));
    add_ln86_fu_852_p2 <= std_logic_vector(unsigned(i_3_reg_356) + unsigned(ap_const_lv4_1));
    add_ln89_1_fu_884_p2 <= std_logic_vector(unsigned(tmp_5_reg_1215) + unsigned(zext_ln89_1_fu_862_p1));
    add_ln89_fu_874_p2 <= std_logic_vector(unsigned(tmp_11_fu_866_p3) + unsigned(zext_ln89_reg_1210));
    add_ln97_fu_392_p2 <= std_logic_vector(unsigned(r_fu_78) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_CS_fsm_state25, icmp_ln112_fu_900_p2)
    begin
        if (((icmp_ln112_fu_900_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state25, icmp_ln112_fu_900_p2)
    begin
        if (((icmp_ln112_fu_900_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_address0_local_assign_proc : process(zext_ln103_1_reg_1005, ap_CS_fsm_state7, ap_CS_fsm_state4, zext_ln45_fu_550_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buf_2d_in_address0_local <= zext_ln45_fu_550_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_address0_local <= zext_ln103_1_reg_1005(6 - 1 downto 0);
        else 
            buf_2d_in_address0_local <= "XXXXXX";
        end if; 
    end process;


    buf_2d_in_ce0_local_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            buf_2d_in_ce0_local <= ap_const_logic_1;
        else 
            buf_2d_in_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_in_we0_local_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf_2d_in_we0_local <= ap_const_logic_1;
        else 
            buf_2d_in_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_address0_local_assign_proc : process(ap_CS_fsm_state26, zext_ln118_1_fu_945_p1, ap_CS_fsm_state24, zext_ln89_3_fu_893_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            buf_2d_out_address0_local <= zext_ln118_1_fu_945_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            buf_2d_out_address0_local <= zext_ln89_3_fu_893_p1(6 - 1 downto 0);
        else 
            buf_2d_out_address0_local <= "XXXXXX";
        end if; 
    end process;


    buf_2d_out_ce0_local_assign_proc : process(ap_CS_fsm_state26, ap_CS_fsm_state24)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state26))) then 
            buf_2d_out_ce0_local <= ap_const_logic_1;
        else 
            buf_2d_out_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    buf_2d_out_we0_local_assign_proc : process(ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            buf_2d_out_we0_local <= ap_const_logic_1;
        else 
            buf_2d_out_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_address0_local_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state14, zext_ln73_3_fu_667_p1, zext_ln45_1_fu_776_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            col_inbuf_address0_local <= zext_ln45_1_fu_776_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            col_inbuf_address0_local <= zext_ln73_3_fu_667_p1(6 - 1 downto 0);
        else 
            col_inbuf_address0_local <= "XXXXXX";
        end if; 
    end process;


    col_inbuf_ce0_local_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            col_inbuf_ce0_local <= ap_const_logic_1;
        else 
            col_inbuf_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    col_inbuf_we0_local_assign_proc : process(ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            col_inbuf_we0_local <= ap_const_logic_1;
        else 
            col_inbuf_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    col_outbuf_address0_local_assign_proc : process(col_outbuf_addr_1_reg_1164, ap_CS_fsm_state17, ap_CS_fsm_state23, zext_ln89_2_fu_879_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            col_outbuf_address0_local <= zext_ln89_2_fu_879_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            col_outbuf_address0_local <= col_outbuf_addr_1_reg_1164;
        else 
            col_outbuf_address0_local <= "XXXXXX";
        end if; 
    end process;


    col_outbuf_ce0_local_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state23)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            col_outbuf_ce0_local <= ap_const_logic_1;
        else 
            col_outbuf_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    col_outbuf_d0 <= add_ln47_1_fu_785_p2(28 downto 13);

    col_outbuf_we0_local_assign_proc : process(ap_CS_fsm_state17, icmp_ln42_1_fu_745_p2)
    begin
        if (((icmp_ln42_1_fu_745_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            col_outbuf_we0_local <= ap_const_logic_1;
        else 
            col_outbuf_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    dct_coeff_table_address0_local_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state17, zext_ln44_2_fu_540_p1, zext_ln44_5_fu_766_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            dct_coeff_table_address0_local <= zext_ln44_5_fu_766_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            dct_coeff_table_address0_local <= zext_ln44_2_fu_540_p1(6 - 1 downto 0);
        else 
            dct_coeff_table_address0_local <= "XXXXXX";
        end if; 
    end process;


    dct_coeff_table_ce0_local_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            dct_coeff_table_ce0_local <= ap_const_logic_1;
        else 
            dct_coeff_table_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln100_fu_415_p2 <= "1" when (c_reg_266 = ap_const_lv4_8) else "0";
    icmp_ln112_fu_900_p2 <= "1" when (r_1_fu_118 = ap_const_lv4_8) else "0";
    icmp_ln115_fu_924_p2 <= "1" when (c_1_reg_367 = ap_const_lv4_8) else "0";
    icmp_ln39_1_fu_703_p2 <= "1" when (k_1_reg_322 = ap_const_lv4_8) else "0";
    icmp_ln39_fu_477_p2 <= "1" when (k_reg_277 = ap_const_lv4_8) else "0";
    icmp_ln42_1_fu_745_p2 <= "1" when (n_1_reg_333 = ap_const_lv4_8) else "0";
    icmp_ln42_fu_519_p2 <= "1" when (n_reg_288 = ap_const_lv4_8) else "0";
    icmp_ln60_fu_448_p2 <= "1" when (i_fu_102 = ap_const_lv4_8) else "0";
    icmp_ln66_fu_587_p2 <= "1" when (j_fu_106 = ap_const_lv4_8) else "0";
    icmp_ln70_fu_620_p2 <= "1" when (i_2_reg_311 = ap_const_lv4_8) else "0";
    icmp_ln76_fu_674_p2 <= "1" when (i_1_fu_110 = ap_const_lv4_8) else "0";
    icmp_ln82_fu_813_p2 <= "1" when (j_1_fu_114 = ap_const_lv4_8) else "0";
    icmp_ln86_fu_846_p2 <= "1" when (i_3_reg_356 = ap_const_lv4_8) else "0";
    icmp_ln97_fu_386_p2 <= "1" when (r_fu_78 = ap_const_lv4_8) else "0";
    input_r_address0 <= zext_ln103_1_fu_436_p1(6 - 1 downto 0);
    input_r_ce0 <= input_r_ce0_local;

    input_r_ce0_local_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_r_ce0_local <= ap_const_logic_1;
        else 
            input_r_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    output_r_address0 <= zext_ln118_1_reg_1266(6 - 1 downto 0);
    output_r_ce0 <= output_r_ce0_local;

    output_r_ce0_local_assign_proc : process(ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            output_r_ce0_local <= ap_const_logic_1;
        else 
            output_r_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    output_r_d0 <= buf_2d_out_q0;
    output_r_we0 <= output_r_we0_local;

    output_r_we0_local_assign_proc : process(ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            output_r_we0_local <= ap_const_logic_1;
        else 
            output_r_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    row_outbuf_address0_local_assign_proc : process(row_outbuf_addr_1_reg_1049, ap_CS_fsm_state7, ap_CS_fsm_state13, zext_ln73_2_fu_653_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            row_outbuf_address0_local <= zext_ln73_2_fu_653_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            row_outbuf_address0_local <= row_outbuf_addr_1_reg_1049;
        else 
            row_outbuf_address0_local <= "XXXXXX";
        end if; 
    end process;


    row_outbuf_ce0_local_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state13)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            row_outbuf_ce0_local <= ap_const_logic_1;
        else 
            row_outbuf_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    row_outbuf_d0 <= add_ln47_fu_559_p2(28 downto 13);

    row_outbuf_we0_local_assign_proc : process(ap_CS_fsm_state7, icmp_ln42_fu_519_p2)
    begin
        if (((icmp_ln42_fu_519_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            row_outbuf_we0_local <= ap_const_logic_1;
        else 
            row_outbuf_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    tmp_10_fu_916_p3 <= (trunc_ln112_fu_912_p1 & ap_const_lv3_0);
    tmp_11_fu_866_p3 <= (trunc_ln86_fu_858_p1 & ap_const_lv3_0);
    tmp_1_fu_640_p3 <= (trunc_ln70_fu_632_p1 & ap_const_lv3_0);
    tmp_4_fu_402_p3 <= (trunc_ln97_fu_398_p1 & ap_const_lv3_0);
    tmp_5_fu_833_p3 <= (trunc_ln82_fu_825_p1 & ap_const_lv3_0);
    tmp_6_fu_723_p3 <= (trunc_ln39_1_fu_715_p1 & ap_const_lv3_0);
    tmp_7_fu_464_p3 <= (trunc_ln60_fu_460_p1 & ap_const_lv3_0);
    tmp_8_fu_607_p3 <= (trunc_ln66_fu_599_p1 & ap_const_lv3_0);
    tmp_9_fu_497_p3 <= (trunc_ln39_fu_489_p1 & ap_const_lv3_0);
    tmp_s_fu_690_p3 <= (trunc_ln76_fu_686_p1 & ap_const_lv3_0);
    trunc_ln112_fu_912_p1 <= r_1_fu_118(3 - 1 downto 0);
    trunc_ln39_1_fu_715_p1 <= k_1_reg_322(3 - 1 downto 0);
    trunc_ln39_fu_489_p1 <= k_reg_277(3 - 1 downto 0);
    trunc_ln42_1_fu_781_p1 <= tmp_2_reg_344(29 - 1 downto 0);
    trunc_ln42_fu_555_p1 <= tmp_reg_299(29 - 1 downto 0);
    trunc_ln60_fu_460_p1 <= i_fu_102(3 - 1 downto 0);
    trunc_ln66_fu_599_p1 <= j_fu_106(3 - 1 downto 0);
    trunc_ln70_fu_632_p1 <= i_2_reg_311(3 - 1 downto 0);
    trunc_ln76_fu_686_p1 <= i_1_fu_110(3 - 1 downto 0);
    trunc_ln82_fu_825_p1 <= j_1_fu_114(3 - 1 downto 0);
    trunc_ln86_fu_858_p1 <= i_3_reg_356(3 - 1 downto 0);
    trunc_ln97_fu_398_p1 <= r_fu_78(3 - 1 downto 0);
    zext_ln103_1_fu_436_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln103_fu_431_p2),64));
    zext_ln103_fu_427_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_reg_266),6));
    zext_ln118_1_fu_945_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln118_fu_940_p2),64));
    zext_ln118_fu_936_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c_1_reg_367),6));
    zext_ln44_1_fu_531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_reg_288),6));
    zext_ln44_2_fu_540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln44_fu_535_p2),64));
    zext_ln44_3_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_1_reg_322),6));
    zext_ln44_4_fu_757_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(n_1_reg_333),6));
    zext_ln44_5_fu_766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln44_1_fu_761_p2),64));
    zext_ln44_fu_493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(k_reg_277),6));
    zext_ln45_1_fu_776_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln45_2_fu_771_p2),64));
    zext_ln45_fu_550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln45_fu_545_p2),64));
    zext_ln47_1_fu_736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_3_fu_731_p2),64));
    zext_ln47_fu_510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln47_2_fu_505_p2),64));
    zext_ln73_1_fu_636_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_2_reg_311),6));
    zext_ln73_2_fu_653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln73_fu_648_p2),64));
    zext_ln73_3_fu_667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln73_1_reg_1125),64));
    zext_ln73_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_fu_106),6));
    zext_ln89_1_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_3_reg_356),6));
    zext_ln89_2_fu_879_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln89_fu_874_p2),64));
    zext_ln89_3_fu_893_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln89_1_reg_1240),64));
    zext_ln89_fu_829_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_1_fu_114),6));
end behav;
