

================================================================
== Vitis HLS Report for 'fc_layer1'
================================================================
* Date:           Wed Jun 16 15:54:30 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  13.330 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     8664|     8664|  0.173 ms|  0.173 ms|  8664|  8664|     none|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1            |       10|       10|         1|          1|          1|    10|       yes|
        |- VITIS_LOOP_19_1   |       10|       10|         1|          1|          1|    10|       yes|
        |- fc_layer1_label0  |     8624|     8624|        44|         44|         64|   196|       yes|
        |- fc_layer1_label3  |       12|       12|         4|          1|          1|    10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 44, depth = 44
  * Pipeline-3: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 44, D = 44, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 }
  Pipeline-3 : II = 1, D = 4, States = { 51 52 53 54 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 50 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 6 
50 --> 51 
51 --> 55 52 
52 --> 53 
53 --> 54 
54 --> 51 
55 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool1_out5, void @empty_1, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_stream_V, void @empty_12, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%output = alloca i64 1" [./fully.h:16]   --->   Operation 58 'alloca' 'output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%br_ln16 = br void %memset.loop" [./fully.h:16]   --->   Operation 59 'br' 'br_ln16' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%empty = phi i4 0, void, i4 %empty_22, void %memset.loop.split"   --->   Operation 60 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.79ns)   --->   "%empty_22 = add i4 %empty, i4 1"   --->   Operation 61 'add' 'empty_22' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 62 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.72ns)   --->   "%exitcond201 = icmp_eq  i4 %empty, i4 10"   --->   Operation 63 'icmp' 'exitcond201' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 64 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond201, void %memset.loop.split, void %split.preheader"   --->   Operation 65 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty"   --->   Operation 66 'zext' 'p_cast' <Predicate = (!exitcond201)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output, i64 0, i64 %p_cast"   --->   Operation 67 'getelementptr' 'output_addr' <Predicate = (!exitcond201)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.67ns)   --->   "%store_ln0 = store i32 0, i4 %output_addr"   --->   Operation 68 'store' 'store_ln0' <Predicate = (!exitcond201)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 69 'br' 'br_ln0' <Predicate = (!exitcond201)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.42>
ST_3 : Operation 70 [1/1] (0.42ns)   --->   "%br_ln0 = br void %split"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.39>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%indvars_iv17 = phi i4 %add_ln19, void, i4 0, void %split.preheader" [./fully.h:19]   --->   Operation 71 'phi' 'indvars_iv17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.79ns)   --->   "%add_ln19 = add i4 %indvars_iv17, i4 1" [./fully.h:19]   --->   Operation 72 'add' 'add_ln19' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 73 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.72ns)   --->   "%icmp_ln19 = icmp_eq  i4 %indvars_iv17, i4 10" [./fully.h:19]   --->   Operation 74 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 75 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void, void %.preheader1.preheader" [./fully.h:19]   --->   Operation 76 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%indvars_iv17_cast = zext i4 %indvars_iv17" [./fully.h:19]   --->   Operation 77 'zext' 'indvars_iv17_cast' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [./fully.h:20]   --->   Operation 78 'specloopname' 'specloopname_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr i32 %output, i64 0, i64 %indvars_iv17_cast" [./fully.h:20]   --->   Operation 79 'getelementptr' 'output_addr_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.67ns)   --->   "%store_ln20 = store i32 0, i4 %output_addr_1" [./fully.h:20]   --->   Operation 80 'store' 'store_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln19 = br void %split" [./fully.h:19]   --->   Operation 81 'br' 'br_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.42>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%output_addr_3 = getelementptr i32 %output, i64 0, i64 0" [./fully.h:29]   --->   Operation 82 'getelementptr' 'output_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%output_addr_4 = getelementptr i32 %output, i64 0, i64 1" [./fully.h:29]   --->   Operation 83 'getelementptr' 'output_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%output_addr_5 = getelementptr i32 %output, i64 0, i64 2" [./fully.h:29]   --->   Operation 84 'getelementptr' 'output_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%output_addr_6 = getelementptr i32 %output, i64 0, i64 3" [./fully.h:29]   --->   Operation 85 'getelementptr' 'output_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%output_addr_7 = getelementptr i32 %output, i64 0, i64 4" [./fully.h:29]   --->   Operation 86 'getelementptr' 'output_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%output_addr_8 = getelementptr i32 %output, i64 0, i64 5" [./fully.h:29]   --->   Operation 87 'getelementptr' 'output_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%output_addr_9 = getelementptr i32 %output, i64 0, i64 6" [./fully.h:29]   --->   Operation 88 'getelementptr' 'output_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%output_addr_10 = getelementptr i32 %output, i64 0, i64 7" [./fully.h:29]   --->   Operation 89 'getelementptr' 'output_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%output_addr_11 = getelementptr i32 %output, i64 0, i64 8" [./fully.h:29]   --->   Operation 90 'getelementptr' 'output_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%output_addr_12 = getelementptr i32 %output, i64 0, i64 9" [./fully.h:29]   --->   Operation 91 'getelementptr' 'output_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.42ns)   --->   "%br_ln22 = br void %.preheader1" [./fully.h:22]   --->   Operation 92 'br' 'br_ln22' <Predicate = true> <Delay = 0.42>

State 6 <SV = 5> <Delay = 1.23>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%indvars_iv14 = phi i8 %add_ln22, void, i8 0, void %.preheader1.preheader" [./fully.h:22]   --->   Operation 93 'phi' 'indvars_iv14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.76ns)   --->   "%add_ln22 = add i8 %indvars_iv14, i8 1" [./fully.h:22]   --->   Operation 94 'add' 'add_ln22' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.84ns)   --->   "%icmp_ln22 = icmp_eq  i8 %indvars_iv14, i8 196" [./fully.h:22]   --->   Operation 95 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 96 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void, void %.preheader.preheader" [./fully.h:22]   --->   Operation 97 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i8 %indvars_iv14" [./fully.h:22]   --->   Operation 98 'zext' 'zext_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%fc_layer1_weights_0_addr = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln22" [./fully.h:29]   --->   Operation 99 'getelementptr' 'fc_layer1_weights_0_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 100 [2/2] (1.23ns)   --->   "%fc_layer1_weights_0_load = load i11 %fc_layer1_weights_0_addr" [./fully.h:29]   --->   Operation 100 'load' 'fc_layer1_weights_0_load' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 101 [2/2] (0.67ns)   --->   "%output_load_1 = load i4 %output_addr_3" [./fully.h:29]   --->   Operation 101 'load' 'output_load_1' <Predicate = (!icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%fc_layer1_weights_1_addr = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln22" [./fully.h:29]   --->   Operation 102 'getelementptr' 'fc_layer1_weights_1_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 103 [2/2] (1.23ns)   --->   "%fc_layer1_weights_1_load = load i11 %fc_layer1_weights_1_addr" [./fully.h:29]   --->   Operation 103 'load' 'fc_layer1_weights_1_load' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 104 [2/2] (0.67ns)   --->   "%output_load_2 = load i4 %output_addr_4" [./fully.h:29]   --->   Operation 104 'load' 'output_load_2' <Predicate = (!icmp_ln22)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%fc_layer1_weights_2_addr = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln22" [./fully.h:29]   --->   Operation 105 'getelementptr' 'fc_layer1_weights_2_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 106 [2/2] (1.23ns)   --->   "%fc_layer1_weights_2_load = load i11 %fc_layer1_weights_2_addr" [./fully.h:29]   --->   Operation 106 'load' 'fc_layer1_weights_2_load' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%fc_layer1_weights_3_addr = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln22" [./fully.h:29]   --->   Operation 107 'getelementptr' 'fc_layer1_weights_3_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 108 [2/2] (1.23ns)   --->   "%fc_layer1_weights_3_load = load i11 %fc_layer1_weights_3_addr" [./fully.h:29]   --->   Operation 108 'load' 'fc_layer1_weights_3_load' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%fc_layer1_weights_4_addr = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln22" [./fully.h:29]   --->   Operation 109 'getelementptr' 'fc_layer1_weights_4_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 110 [2/2] (1.23ns)   --->   "%fc_layer1_weights_4_load = load i11 %fc_layer1_weights_4_addr" [./fully.h:29]   --->   Operation 110 'load' 'fc_layer1_weights_4_load' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%fc_layer1_weights_5_addr = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln22" [./fully.h:29]   --->   Operation 111 'getelementptr' 'fc_layer1_weights_5_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 112 [2/2] (1.23ns)   --->   "%fc_layer1_weights_5_load = load i11 %fc_layer1_weights_5_addr" [./fully.h:29]   --->   Operation 112 'load' 'fc_layer1_weights_5_load' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%fc_layer1_weights_6_addr = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln22" [./fully.h:29]   --->   Operation 113 'getelementptr' 'fc_layer1_weights_6_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 114 [2/2] (1.23ns)   --->   "%fc_layer1_weights_6_load = load i11 %fc_layer1_weights_6_addr" [./fully.h:29]   --->   Operation 114 'load' 'fc_layer1_weights_6_load' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%fc_layer1_weights_7_addr = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln22" [./fully.h:29]   --->   Operation 115 'getelementptr' 'fc_layer1_weights_7_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 116 [2/2] (1.23ns)   --->   "%fc_layer1_weights_7_load = load i11 %fc_layer1_weights_7_addr" [./fully.h:29]   --->   Operation 116 'load' 'fc_layer1_weights_7_load' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%fc_layer1_weights_8_addr = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln22" [./fully.h:29]   --->   Operation 117 'getelementptr' 'fc_layer1_weights_8_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 118 [2/2] (1.23ns)   --->   "%fc_layer1_weights_8_load = load i11 %fc_layer1_weights_8_addr" [./fully.h:29]   --->   Operation 118 'load' 'fc_layer1_weights_8_load' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%fc_layer1_weights_9_addr = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln22" [./fully.h:29]   --->   Operation 119 'getelementptr' 'fc_layer1_weights_9_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_6 : Operation 120 [2/2] (1.23ns)   --->   "%fc_layer1_weights_9_load = load i11 %fc_layer1_weights_9_addr" [./fully.h:29]   --->   Operation 120 'load' 'fc_layer1_weights_9_load' <Predicate = (!icmp_ln22)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>

State 7 <SV = 6> <Delay = 10.2>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln22_3 = zext i8 %indvars_iv14" [./fully.h:22]   --->   Operation 121 'zext' 'zext_ln22_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (1.83ns)   --->   "%pool1_out5_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out5" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 122 'read' 'pool1_out5_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln145 = bitcast i32 %pool1_out5_read" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'bitcast' 'bitcast_ln145' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/2] (1.23ns)   --->   "%fc_layer1_weights_0_load = load i11 %fc_layer1_weights_0_addr" [./fully.h:29]   --->   Operation 124 'load' 'fc_layer1_weights_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 125 [2/2] (8.41ns)   --->   "%mul8 = fmul i32 %fc_layer1_weights_0_load, i32 %bitcast_ln145" [./fully.h:29]   --->   Operation 125 'fmul' 'mul8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/2] (0.67ns)   --->   "%output_load_1 = load i4 %output_addr_3" [./fully.h:29]   --->   Operation 126 'load' 'output_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 127 [1/2] (1.23ns)   --->   "%fc_layer1_weights_1_load = load i11 %fc_layer1_weights_1_addr" [./fully.h:29]   --->   Operation 127 'load' 'fc_layer1_weights_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 128 [2/2] (8.41ns)   --->   "%mul8_0_1 = fmul i32 %fc_layer1_weights_1_load, i32 %bitcast_ln145" [./fully.h:29]   --->   Operation 128 'fmul' 'mul8_0_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/2] (0.67ns)   --->   "%output_load_2 = load i4 %output_addr_4" [./fully.h:29]   --->   Operation 129 'load' 'output_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 130 [1/2] (1.23ns)   --->   "%fc_layer1_weights_2_load = load i11 %fc_layer1_weights_2_addr" [./fully.h:29]   --->   Operation 130 'load' 'fc_layer1_weights_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 131 [2/2] (0.67ns)   --->   "%output_load_3 = load i4 %output_addr_5" [./fully.h:29]   --->   Operation 131 'load' 'output_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 132 [1/2] (1.23ns)   --->   "%fc_layer1_weights_3_load = load i11 %fc_layer1_weights_3_addr" [./fully.h:29]   --->   Operation 132 'load' 'fc_layer1_weights_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 133 [2/2] (0.67ns)   --->   "%output_load_4 = load i4 %output_addr_6" [./fully.h:29]   --->   Operation 133 'load' 'output_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_7 : Operation 134 [1/2] (1.23ns)   --->   "%fc_layer1_weights_4_load = load i11 %fc_layer1_weights_4_addr" [./fully.h:29]   --->   Operation 134 'load' 'fc_layer1_weights_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 135 [1/2] (1.23ns)   --->   "%fc_layer1_weights_5_load = load i11 %fc_layer1_weights_5_addr" [./fully.h:29]   --->   Operation 135 'load' 'fc_layer1_weights_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 136 [1/2] (1.23ns)   --->   "%fc_layer1_weights_6_load = load i11 %fc_layer1_weights_6_addr" [./fully.h:29]   --->   Operation 136 'load' 'fc_layer1_weights_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 137 [1/2] (1.23ns)   --->   "%fc_layer1_weights_7_load = load i11 %fc_layer1_weights_7_addr" [./fully.h:29]   --->   Operation 137 'load' 'fc_layer1_weights_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 138 [1/2] (1.23ns)   --->   "%fc_layer1_weights_8_load = load i11 %fc_layer1_weights_8_addr" [./fully.h:29]   --->   Operation 138 'load' 'fc_layer1_weights_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 139 [1/2] (1.23ns)   --->   "%fc_layer1_weights_9_load = load i11 %fc_layer1_weights_9_addr" [./fully.h:29]   --->   Operation 139 'load' 'fc_layer1_weights_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 140 [1/1] (0.77ns)   --->   "%empty_26 = add i9 %zext_ln22_3, i9 196" [./fully.h:22]   --->   Operation 140 'add' 'empty_26' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i9 %empty_26" [./fully.h:29]   --->   Operation 141 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%fc_layer1_weights_0_addr_1 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln29" [./fully.h:29]   --->   Operation 142 'getelementptr' 'fc_layer1_weights_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [2/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_1 = load i11 %fc_layer1_weights_0_addr_1" [./fully.h:29]   --->   Operation 143 'load' 'fc_layer1_weights_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%fc_layer1_weights_1_addr_1 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln29" [./fully.h:29]   --->   Operation 144 'getelementptr' 'fc_layer1_weights_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [2/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_1 = load i11 %fc_layer1_weights_1_addr_1" [./fully.h:29]   --->   Operation 145 'load' 'fc_layer1_weights_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%fc_layer1_weights_2_addr_1 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln29" [./fully.h:29]   --->   Operation 146 'getelementptr' 'fc_layer1_weights_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [2/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_1 = load i11 %fc_layer1_weights_2_addr_1" [./fully.h:29]   --->   Operation 147 'load' 'fc_layer1_weights_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%fc_layer1_weights_3_addr_1 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln29" [./fully.h:29]   --->   Operation 148 'getelementptr' 'fc_layer1_weights_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [2/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_1 = load i11 %fc_layer1_weights_3_addr_1" [./fully.h:29]   --->   Operation 149 'load' 'fc_layer1_weights_3_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%fc_layer1_weights_4_addr_1 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln29" [./fully.h:29]   --->   Operation 150 'getelementptr' 'fc_layer1_weights_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [2/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_1 = load i11 %fc_layer1_weights_4_addr_1" [./fully.h:29]   --->   Operation 151 'load' 'fc_layer1_weights_4_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%fc_layer1_weights_5_addr_1 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln29" [./fully.h:29]   --->   Operation 152 'getelementptr' 'fc_layer1_weights_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 153 [2/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_1 = load i11 %fc_layer1_weights_5_addr_1" [./fully.h:29]   --->   Operation 153 'load' 'fc_layer1_weights_5_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%fc_layer1_weights_6_addr_1 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln29" [./fully.h:29]   --->   Operation 154 'getelementptr' 'fc_layer1_weights_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [2/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_1 = load i11 %fc_layer1_weights_6_addr_1" [./fully.h:29]   --->   Operation 155 'load' 'fc_layer1_weights_6_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%fc_layer1_weights_7_addr_1 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln29" [./fully.h:29]   --->   Operation 156 'getelementptr' 'fc_layer1_weights_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [2/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_1 = load i11 %fc_layer1_weights_7_addr_1" [./fully.h:29]   --->   Operation 157 'load' 'fc_layer1_weights_7_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%fc_layer1_weights_8_addr_1 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln29" [./fully.h:29]   --->   Operation 158 'getelementptr' 'fc_layer1_weights_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [2/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_1 = load i11 %fc_layer1_weights_8_addr_1" [./fully.h:29]   --->   Operation 159 'load' 'fc_layer1_weights_8_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%fc_layer1_weights_9_addr_1 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln29" [./fully.h:29]   --->   Operation 160 'getelementptr' 'fc_layer1_weights_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [2/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_1 = load i11 %fc_layer1_weights_9_addr_1" [./fully.h:29]   --->   Operation 161 'load' 'fc_layer1_weights_9_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>

State 8 <SV = 7> <Delay = 8.41>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i8 %indvars_iv14" [./fully.h:22]   --->   Operation 162 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i8 %indvars_iv14" [./fully.h:22]   --->   Operation 163 'zext' 'zext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/2] (8.41ns)   --->   "%mul8 = fmul i32 %fc_layer1_weights_0_load, i32 %bitcast_ln145" [./fully.h:29]   --->   Operation 164 'fmul' 'mul8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/2] (8.41ns)   --->   "%mul8_0_1 = fmul i32 %fc_layer1_weights_1_load, i32 %bitcast_ln145" [./fully.h:29]   --->   Operation 165 'fmul' 'mul8_0_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [2/2] (8.41ns)   --->   "%mul8_0_2 = fmul i32 %fc_layer1_weights_2_load, i32 %bitcast_ln145" [./fully.h:29]   --->   Operation 166 'fmul' 'mul8_0_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 167 [1/2] (0.67ns)   --->   "%output_load_3 = load i4 %output_addr_5" [./fully.h:29]   --->   Operation 167 'load' 'output_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 168 [2/2] (8.41ns)   --->   "%mul8_0_3 = fmul i32 %fc_layer1_weights_3_load, i32 %bitcast_ln145" [./fully.h:29]   --->   Operation 168 'fmul' 'mul8_0_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/2] (0.67ns)   --->   "%output_load_4 = load i4 %output_addr_6" [./fully.h:29]   --->   Operation 169 'load' 'output_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 170 [2/2] (0.67ns)   --->   "%output_load_5 = load i4 %output_addr_7" [./fully.h:29]   --->   Operation 170 'load' 'output_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 171 [2/2] (0.67ns)   --->   "%output_load_6 = load i4 %output_addr_8" [./fully.h:29]   --->   Operation 171 'load' 'output_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 172 [1/1] (1.83ns)   --->   "%pool1_out5_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out5" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 172 'read' 'pool1_out5_read_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 173 [1/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_1 = load i11 %fc_layer1_weights_0_addr_1" [./fully.h:29]   --->   Operation 173 'load' 'fc_layer1_weights_0_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 174 [1/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_1 = load i11 %fc_layer1_weights_1_addr_1" [./fully.h:29]   --->   Operation 174 'load' 'fc_layer1_weights_1_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 175 [1/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_1 = load i11 %fc_layer1_weights_2_addr_1" [./fully.h:29]   --->   Operation 175 'load' 'fc_layer1_weights_2_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 176 [1/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_1 = load i11 %fc_layer1_weights_3_addr_1" [./fully.h:29]   --->   Operation 176 'load' 'fc_layer1_weights_3_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 177 [1/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_1 = load i11 %fc_layer1_weights_4_addr_1" [./fully.h:29]   --->   Operation 177 'load' 'fc_layer1_weights_4_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 178 [1/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_1 = load i11 %fc_layer1_weights_5_addr_1" [./fully.h:29]   --->   Operation 178 'load' 'fc_layer1_weights_5_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 179 [1/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_1 = load i11 %fc_layer1_weights_6_addr_1" [./fully.h:29]   --->   Operation 179 'load' 'fc_layer1_weights_6_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 180 [1/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_1 = load i11 %fc_layer1_weights_7_addr_1" [./fully.h:29]   --->   Operation 180 'load' 'fc_layer1_weights_7_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 181 [1/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_1 = load i11 %fc_layer1_weights_8_addr_1" [./fully.h:29]   --->   Operation 181 'load' 'fc_layer1_weights_8_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 182 [1/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_1 = load i11 %fc_layer1_weights_9_addr_1" [./fully.h:29]   --->   Operation 182 'load' 'fc_layer1_weights_9_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 183 [1/1] (0.78ns)   --->   "%empty_27 = add i10 %zext_ln22_2, i10 392" [./fully.h:22]   --->   Operation 183 'add' 'empty_27' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i10 %empty_27" [./fully.h:29]   --->   Operation 184 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%fc_layer1_weights_0_addr_2 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln29_1" [./fully.h:29]   --->   Operation 185 'getelementptr' 'fc_layer1_weights_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 186 [2/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_2 = load i11 %fc_layer1_weights_0_addr_2" [./fully.h:29]   --->   Operation 186 'load' 'fc_layer1_weights_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%fc_layer1_weights_1_addr_2 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln29_1" [./fully.h:29]   --->   Operation 187 'getelementptr' 'fc_layer1_weights_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 188 [2/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_2 = load i11 %fc_layer1_weights_1_addr_2" [./fully.h:29]   --->   Operation 188 'load' 'fc_layer1_weights_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%fc_layer1_weights_2_addr_2 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln29_1" [./fully.h:29]   --->   Operation 189 'getelementptr' 'fc_layer1_weights_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [2/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_2 = load i11 %fc_layer1_weights_2_addr_2" [./fully.h:29]   --->   Operation 190 'load' 'fc_layer1_weights_2_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%fc_layer1_weights_3_addr_2 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln29_1" [./fully.h:29]   --->   Operation 191 'getelementptr' 'fc_layer1_weights_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [2/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_2 = load i11 %fc_layer1_weights_3_addr_2" [./fully.h:29]   --->   Operation 192 'load' 'fc_layer1_weights_3_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%fc_layer1_weights_4_addr_2 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln29_1" [./fully.h:29]   --->   Operation 193 'getelementptr' 'fc_layer1_weights_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [2/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_2 = load i11 %fc_layer1_weights_4_addr_2" [./fully.h:29]   --->   Operation 194 'load' 'fc_layer1_weights_4_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%fc_layer1_weights_5_addr_2 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln29_1" [./fully.h:29]   --->   Operation 195 'getelementptr' 'fc_layer1_weights_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [2/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_2 = load i11 %fc_layer1_weights_5_addr_2" [./fully.h:29]   --->   Operation 196 'load' 'fc_layer1_weights_5_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%fc_layer1_weights_6_addr_2 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln29_1" [./fully.h:29]   --->   Operation 197 'getelementptr' 'fc_layer1_weights_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [2/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_2 = load i11 %fc_layer1_weights_6_addr_2" [./fully.h:29]   --->   Operation 198 'load' 'fc_layer1_weights_6_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%fc_layer1_weights_7_addr_2 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln29_1" [./fully.h:29]   --->   Operation 199 'getelementptr' 'fc_layer1_weights_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [2/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_2 = load i11 %fc_layer1_weights_7_addr_2" [./fully.h:29]   --->   Operation 200 'load' 'fc_layer1_weights_7_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%fc_layer1_weights_8_addr_2 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln29_1" [./fully.h:29]   --->   Operation 201 'getelementptr' 'fc_layer1_weights_8_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [2/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_2 = load i11 %fc_layer1_weights_8_addr_2" [./fully.h:29]   --->   Operation 202 'load' 'fc_layer1_weights_8_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%fc_layer1_weights_9_addr_2 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln29_1" [./fully.h:29]   --->   Operation 203 'getelementptr' 'fc_layer1_weights_9_addr_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [2/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_2 = load i11 %fc_layer1_weights_9_addr_2" [./fully.h:29]   --->   Operation 204 'load' 'fc_layer1_weights_9_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>

State 9 <SV = 8> <Delay = 12.6>
ST_9 : Operation 205 [2/2] (12.6ns)   --->   "%add = fadd i32 %output_load_1, i32 %mul8" [./fully.h:29]   --->   Operation 205 'fadd' 'add' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [2/2] (12.6ns)   --->   "%add_0_1 = fadd i32 %output_load_2, i32 %mul8_0_1" [./fully.h:29]   --->   Operation 206 'fadd' 'add_0_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [1/2] (8.41ns)   --->   "%mul8_0_2 = fmul i32 %fc_layer1_weights_2_load, i32 %bitcast_ln145" [./fully.h:29]   --->   Operation 207 'fmul' 'mul8_0_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [1/2] (8.41ns)   --->   "%mul8_0_3 = fmul i32 %fc_layer1_weights_3_load, i32 %bitcast_ln145" [./fully.h:29]   --->   Operation 208 'fmul' 'mul8_0_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [2/2] (8.41ns)   --->   "%mul8_0_4 = fmul i32 %fc_layer1_weights_4_load, i32 %bitcast_ln145" [./fully.h:29]   --->   Operation 209 'fmul' 'mul8_0_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 210 [1/2] (0.67ns)   --->   "%output_load_5 = load i4 %output_addr_7" [./fully.h:29]   --->   Operation 210 'load' 'output_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 211 [2/2] (8.41ns)   --->   "%mul8_0_5 = fmul i32 %fc_layer1_weights_5_load, i32 %bitcast_ln145" [./fully.h:29]   --->   Operation 211 'fmul' 'mul8_0_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/2] (0.67ns)   --->   "%output_load_6 = load i4 %output_addr_8" [./fully.h:29]   --->   Operation 212 'load' 'output_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 213 [2/2] (0.67ns)   --->   "%output_load_7 = load i4 %output_addr_9" [./fully.h:29]   --->   Operation 213 'load' 'output_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 214 [2/2] (0.67ns)   --->   "%output_load_8 = load i4 %output_addr_10" [./fully.h:29]   --->   Operation 214 'load' 'output_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 215 [1/1] (1.83ns)   --->   "%pool1_out5_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out5" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 215 'read' 'pool1_out5_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 216 [1/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_2 = load i11 %fc_layer1_weights_0_addr_2" [./fully.h:29]   --->   Operation 216 'load' 'fc_layer1_weights_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 217 [1/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_2 = load i11 %fc_layer1_weights_1_addr_2" [./fully.h:29]   --->   Operation 217 'load' 'fc_layer1_weights_1_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 218 [1/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_2 = load i11 %fc_layer1_weights_2_addr_2" [./fully.h:29]   --->   Operation 218 'load' 'fc_layer1_weights_2_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 219 [1/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_2 = load i11 %fc_layer1_weights_3_addr_2" [./fully.h:29]   --->   Operation 219 'load' 'fc_layer1_weights_3_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 220 [1/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_2 = load i11 %fc_layer1_weights_4_addr_2" [./fully.h:29]   --->   Operation 220 'load' 'fc_layer1_weights_4_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 221 [1/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_2 = load i11 %fc_layer1_weights_5_addr_2" [./fully.h:29]   --->   Operation 221 'load' 'fc_layer1_weights_5_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 222 [1/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_2 = load i11 %fc_layer1_weights_6_addr_2" [./fully.h:29]   --->   Operation 222 'load' 'fc_layer1_weights_6_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 223 [1/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_2 = load i11 %fc_layer1_weights_7_addr_2" [./fully.h:29]   --->   Operation 223 'load' 'fc_layer1_weights_7_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 224 [1/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_2 = load i11 %fc_layer1_weights_8_addr_2" [./fully.h:29]   --->   Operation 224 'load' 'fc_layer1_weights_8_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 225 [1/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_2 = load i11 %fc_layer1_weights_9_addr_2" [./fully.h:29]   --->   Operation 225 'load' 'fc_layer1_weights_9_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 226 [1/1] (0.78ns)   --->   "%empty_28 = add i10 %zext_ln22_2, i10 588" [./fully.h:22]   --->   Operation 226 'add' 'empty_28' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i10 %empty_28" [./fully.h:29]   --->   Operation 227 'zext' 'zext_ln29_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%fc_layer1_weights_0_addr_3 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln29_2" [./fully.h:29]   --->   Operation 228 'getelementptr' 'fc_layer1_weights_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 229 [2/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_3 = load i11 %fc_layer1_weights_0_addr_3" [./fully.h:29]   --->   Operation 229 'load' 'fc_layer1_weights_0_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%fc_layer1_weights_1_addr_3 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln29_2" [./fully.h:29]   --->   Operation 230 'getelementptr' 'fc_layer1_weights_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [2/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_3 = load i11 %fc_layer1_weights_1_addr_3" [./fully.h:29]   --->   Operation 231 'load' 'fc_layer1_weights_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 232 [1/1] (0.00ns)   --->   "%fc_layer1_weights_2_addr_3 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln29_2" [./fully.h:29]   --->   Operation 232 'getelementptr' 'fc_layer1_weights_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 233 [2/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_3 = load i11 %fc_layer1_weights_2_addr_3" [./fully.h:29]   --->   Operation 233 'load' 'fc_layer1_weights_2_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%fc_layer1_weights_3_addr_3 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln29_2" [./fully.h:29]   --->   Operation 234 'getelementptr' 'fc_layer1_weights_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [2/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_3 = load i11 %fc_layer1_weights_3_addr_3" [./fully.h:29]   --->   Operation 235 'load' 'fc_layer1_weights_3_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%fc_layer1_weights_4_addr_3 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln29_2" [./fully.h:29]   --->   Operation 236 'getelementptr' 'fc_layer1_weights_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [2/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_3 = load i11 %fc_layer1_weights_4_addr_3" [./fully.h:29]   --->   Operation 237 'load' 'fc_layer1_weights_4_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%fc_layer1_weights_5_addr_3 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln29_2" [./fully.h:29]   --->   Operation 238 'getelementptr' 'fc_layer1_weights_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [2/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_3 = load i11 %fc_layer1_weights_5_addr_3" [./fully.h:29]   --->   Operation 239 'load' 'fc_layer1_weights_5_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%fc_layer1_weights_6_addr_3 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln29_2" [./fully.h:29]   --->   Operation 240 'getelementptr' 'fc_layer1_weights_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 241 [2/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_3 = load i11 %fc_layer1_weights_6_addr_3" [./fully.h:29]   --->   Operation 241 'load' 'fc_layer1_weights_6_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%fc_layer1_weights_7_addr_3 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln29_2" [./fully.h:29]   --->   Operation 242 'getelementptr' 'fc_layer1_weights_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [2/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_3 = load i11 %fc_layer1_weights_7_addr_3" [./fully.h:29]   --->   Operation 243 'load' 'fc_layer1_weights_7_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%fc_layer1_weights_8_addr_3 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln29_2" [./fully.h:29]   --->   Operation 244 'getelementptr' 'fc_layer1_weights_8_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [2/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_3 = load i11 %fc_layer1_weights_8_addr_3" [./fully.h:29]   --->   Operation 245 'load' 'fc_layer1_weights_8_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%fc_layer1_weights_9_addr_3 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln29_2" [./fully.h:29]   --->   Operation 246 'getelementptr' 'fc_layer1_weights_9_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [2/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_3 = load i11 %fc_layer1_weights_9_addr_3" [./fully.h:29]   --->   Operation 247 'load' 'fc_layer1_weights_9_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>

State 10 <SV = 9> <Delay = 12.6>
ST_10 : Operation 248 [1/2] (12.6ns)   --->   "%add = fadd i32 %output_load_1, i32 %mul8" [./fully.h:29]   --->   Operation 248 'fadd' 'add' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 249 [1/2] (12.6ns)   --->   "%add_0_1 = fadd i32 %output_load_2, i32 %mul8_0_1" [./fully.h:29]   --->   Operation 249 'fadd' 'add_0_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 250 [2/2] (12.6ns)   --->   "%add_0_2 = fadd i32 %output_load_3, i32 %mul8_0_2" [./fully.h:29]   --->   Operation 250 'fadd' 'add_0_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [2/2] (12.6ns)   --->   "%add_0_3 = fadd i32 %output_load_4, i32 %mul8_0_3" [./fully.h:29]   --->   Operation 251 'fadd' 'add_0_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 252 [1/2] (8.41ns)   --->   "%mul8_0_4 = fmul i32 %fc_layer1_weights_4_load, i32 %bitcast_ln145" [./fully.h:29]   --->   Operation 252 'fmul' 'mul8_0_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [1/2] (8.41ns)   --->   "%mul8_0_5 = fmul i32 %fc_layer1_weights_5_load, i32 %bitcast_ln145" [./fully.h:29]   --->   Operation 253 'fmul' 'mul8_0_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 254 [2/2] (8.41ns)   --->   "%mul8_0_6 = fmul i32 %fc_layer1_weights_6_load, i32 %bitcast_ln145" [./fully.h:29]   --->   Operation 254 'fmul' 'mul8_0_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 255 [1/2] (0.67ns)   --->   "%output_load_7 = load i4 %output_addr_9" [./fully.h:29]   --->   Operation 255 'load' 'output_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 256 [2/2] (8.41ns)   --->   "%mul8_0_7 = fmul i32 %fc_layer1_weights_7_load, i32 %bitcast_ln145" [./fully.h:29]   --->   Operation 256 'fmul' 'mul8_0_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 257 [1/2] (0.67ns)   --->   "%output_load_8 = load i4 %output_addr_10" [./fully.h:29]   --->   Operation 257 'load' 'output_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 258 [2/2] (0.67ns)   --->   "%output_load_9 = load i4 %output_addr_11" [./fully.h:29]   --->   Operation 258 'load' 'output_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 259 [2/2] (0.67ns)   --->   "%output_load_10 = load i4 %output_addr_12" [./fully.h:29]   --->   Operation 259 'load' 'output_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_10 : Operation 260 [1/1] (1.83ns)   --->   "%pool1_out5_read_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out5" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 260 'read' 'pool1_out5_read_3' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 261 [1/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_3 = load i11 %fc_layer1_weights_0_addr_3" [./fully.h:29]   --->   Operation 261 'load' 'fc_layer1_weights_0_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 262 [1/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_3 = load i11 %fc_layer1_weights_1_addr_3" [./fully.h:29]   --->   Operation 262 'load' 'fc_layer1_weights_1_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 263 [1/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_3 = load i11 %fc_layer1_weights_2_addr_3" [./fully.h:29]   --->   Operation 263 'load' 'fc_layer1_weights_2_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 264 [1/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_3 = load i11 %fc_layer1_weights_3_addr_3" [./fully.h:29]   --->   Operation 264 'load' 'fc_layer1_weights_3_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 265 [1/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_3 = load i11 %fc_layer1_weights_4_addr_3" [./fully.h:29]   --->   Operation 265 'load' 'fc_layer1_weights_4_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 266 [1/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_3 = load i11 %fc_layer1_weights_5_addr_3" [./fully.h:29]   --->   Operation 266 'load' 'fc_layer1_weights_5_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 267 [1/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_3 = load i11 %fc_layer1_weights_6_addr_3" [./fully.h:29]   --->   Operation 267 'load' 'fc_layer1_weights_6_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 268 [1/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_3 = load i11 %fc_layer1_weights_7_addr_3" [./fully.h:29]   --->   Operation 268 'load' 'fc_layer1_weights_7_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 269 [1/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_3 = load i11 %fc_layer1_weights_8_addr_3" [./fully.h:29]   --->   Operation 269 'load' 'fc_layer1_weights_8_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 270 [1/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_3 = load i11 %fc_layer1_weights_9_addr_3" [./fully.h:29]   --->   Operation 270 'load' 'fc_layer1_weights_9_load_3' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 271 [1/1] (0.77ns)   --->   "%empty_29 = add i9 %zext_ln22_3, i9 272" [./fully.h:22]   --->   Operation 271 'add' 'empty_29' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i9 %empty_29" [./fully.h:29]   --->   Operation 272 'sext' 'sext_ln29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i10 %sext_ln29" [./fully.h:29]   --->   Operation 273 'zext' 'zext_ln29_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%fc_layer1_weights_0_addr_4 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln29_3" [./fully.h:29]   --->   Operation 274 'getelementptr' 'fc_layer1_weights_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [2/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_4 = load i11 %fc_layer1_weights_0_addr_4" [./fully.h:29]   --->   Operation 275 'load' 'fc_layer1_weights_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%fc_layer1_weights_1_addr_4 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln29_3" [./fully.h:29]   --->   Operation 276 'getelementptr' 'fc_layer1_weights_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [2/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_4 = load i11 %fc_layer1_weights_1_addr_4" [./fully.h:29]   --->   Operation 277 'load' 'fc_layer1_weights_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%fc_layer1_weights_2_addr_4 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln29_3" [./fully.h:29]   --->   Operation 278 'getelementptr' 'fc_layer1_weights_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 279 [2/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_4 = load i11 %fc_layer1_weights_2_addr_4" [./fully.h:29]   --->   Operation 279 'load' 'fc_layer1_weights_2_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 280 [1/1] (0.00ns)   --->   "%fc_layer1_weights_3_addr_4 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln29_3" [./fully.h:29]   --->   Operation 280 'getelementptr' 'fc_layer1_weights_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [2/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_4 = load i11 %fc_layer1_weights_3_addr_4" [./fully.h:29]   --->   Operation 281 'load' 'fc_layer1_weights_3_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%fc_layer1_weights_4_addr_4 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln29_3" [./fully.h:29]   --->   Operation 282 'getelementptr' 'fc_layer1_weights_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 283 [2/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_4 = load i11 %fc_layer1_weights_4_addr_4" [./fully.h:29]   --->   Operation 283 'load' 'fc_layer1_weights_4_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%fc_layer1_weights_5_addr_4 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln29_3" [./fully.h:29]   --->   Operation 284 'getelementptr' 'fc_layer1_weights_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 285 [2/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_4 = load i11 %fc_layer1_weights_5_addr_4" [./fully.h:29]   --->   Operation 285 'load' 'fc_layer1_weights_5_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "%fc_layer1_weights_6_addr_4 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln29_3" [./fully.h:29]   --->   Operation 286 'getelementptr' 'fc_layer1_weights_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 287 [2/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_4 = load i11 %fc_layer1_weights_6_addr_4" [./fully.h:29]   --->   Operation 287 'load' 'fc_layer1_weights_6_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "%fc_layer1_weights_7_addr_4 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln29_3" [./fully.h:29]   --->   Operation 288 'getelementptr' 'fc_layer1_weights_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 289 [2/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_4 = load i11 %fc_layer1_weights_7_addr_4" [./fully.h:29]   --->   Operation 289 'load' 'fc_layer1_weights_7_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%fc_layer1_weights_8_addr_4 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln29_3" [./fully.h:29]   --->   Operation 290 'getelementptr' 'fc_layer1_weights_8_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 291 [2/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_4 = load i11 %fc_layer1_weights_8_addr_4" [./fully.h:29]   --->   Operation 291 'load' 'fc_layer1_weights_8_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "%fc_layer1_weights_9_addr_4 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln29_3" [./fully.h:29]   --->   Operation 292 'getelementptr' 'fc_layer1_weights_9_addr_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 293 [2/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_4 = load i11 %fc_layer1_weights_9_addr_4" [./fully.h:29]   --->   Operation 293 'load' 'fc_layer1_weights_9_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>

State 11 <SV = 10> <Delay = 12.6>
ST_11 : Operation 294 [1/2] (12.6ns)   --->   "%add_0_2 = fadd i32 %output_load_3, i32 %mul8_0_2" [./fully.h:29]   --->   Operation 294 'fadd' 'add_0_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [1/2] (12.6ns)   --->   "%add_0_3 = fadd i32 %output_load_4, i32 %mul8_0_3" [./fully.h:29]   --->   Operation 295 'fadd' 'add_0_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [2/2] (12.6ns)   --->   "%add_0_4 = fadd i32 %output_load_5, i32 %mul8_0_4" [./fully.h:29]   --->   Operation 296 'fadd' 'add_0_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [2/2] (12.6ns)   --->   "%add_0_5 = fadd i32 %output_load_6, i32 %mul8_0_5" [./fully.h:29]   --->   Operation 297 'fadd' 'add_0_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [1/2] (8.41ns)   --->   "%mul8_0_6 = fmul i32 %fc_layer1_weights_6_load, i32 %bitcast_ln145" [./fully.h:29]   --->   Operation 298 'fmul' 'mul8_0_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 299 [1/2] (8.41ns)   --->   "%mul8_0_7 = fmul i32 %fc_layer1_weights_7_load, i32 %bitcast_ln145" [./fully.h:29]   --->   Operation 299 'fmul' 'mul8_0_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [2/2] (8.41ns)   --->   "%mul8_0_8 = fmul i32 %fc_layer1_weights_8_load, i32 %bitcast_ln145" [./fully.h:29]   --->   Operation 300 'fmul' 'mul8_0_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 301 [1/2] (0.67ns)   --->   "%output_load_9 = load i4 %output_addr_11" [./fully.h:29]   --->   Operation 301 'load' 'output_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 302 [2/2] (8.41ns)   --->   "%mul8_0_9 = fmul i32 %fc_layer1_weights_9_load, i32 %bitcast_ln145" [./fully.h:29]   --->   Operation 302 'fmul' 'mul8_0_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 303 [1/2] (0.67ns)   --->   "%output_load_10 = load i4 %output_addr_12" [./fully.h:29]   --->   Operation 303 'load' 'output_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_11 : Operation 304 [1/1] (1.83ns)   --->   "%pool1_out5_read_4 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out5" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 304 'read' 'pool1_out5_read_4' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_11 : Operation 305 [1/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_4 = load i11 %fc_layer1_weights_0_addr_4" [./fully.h:29]   --->   Operation 305 'load' 'fc_layer1_weights_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_11 : Operation 306 [1/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_4 = load i11 %fc_layer1_weights_1_addr_4" [./fully.h:29]   --->   Operation 306 'load' 'fc_layer1_weights_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_11 : Operation 307 [1/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_4 = load i11 %fc_layer1_weights_2_addr_4" [./fully.h:29]   --->   Operation 307 'load' 'fc_layer1_weights_2_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_11 : Operation 308 [1/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_4 = load i11 %fc_layer1_weights_3_addr_4" [./fully.h:29]   --->   Operation 308 'load' 'fc_layer1_weights_3_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_11 : Operation 309 [1/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_4 = load i11 %fc_layer1_weights_4_addr_4" [./fully.h:29]   --->   Operation 309 'load' 'fc_layer1_weights_4_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_11 : Operation 310 [1/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_4 = load i11 %fc_layer1_weights_5_addr_4" [./fully.h:29]   --->   Operation 310 'load' 'fc_layer1_weights_5_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_11 : Operation 311 [1/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_4 = load i11 %fc_layer1_weights_6_addr_4" [./fully.h:29]   --->   Operation 311 'load' 'fc_layer1_weights_6_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_11 : Operation 312 [1/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_4 = load i11 %fc_layer1_weights_7_addr_4" [./fully.h:29]   --->   Operation 312 'load' 'fc_layer1_weights_7_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_11 : Operation 313 [1/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_4 = load i11 %fc_layer1_weights_8_addr_4" [./fully.h:29]   --->   Operation 313 'load' 'fc_layer1_weights_8_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_11 : Operation 314 [1/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_4 = load i11 %fc_layer1_weights_9_addr_4" [./fully.h:29]   --->   Operation 314 'load' 'fc_layer1_weights_9_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_11 : Operation 315 [1/1] (0.79ns)   --->   "%empty_30 = add i11 %zext_ln22_1, i11 980" [./fully.h:22]   --->   Operation 315 'add' 'empty_30' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i11 %empty_30" [./fully.h:29]   --->   Operation 316 'zext' 'zext_ln29_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%fc_layer1_weights_0_addr_5 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln29_4" [./fully.h:29]   --->   Operation 317 'getelementptr' 'fc_layer1_weights_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 318 [2/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_5 = load i11 %fc_layer1_weights_0_addr_5" [./fully.h:29]   --->   Operation 318 'load' 'fc_layer1_weights_0_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%fc_layer1_weights_1_addr_5 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln29_4" [./fully.h:29]   --->   Operation 319 'getelementptr' 'fc_layer1_weights_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 320 [2/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_5 = load i11 %fc_layer1_weights_1_addr_5" [./fully.h:29]   --->   Operation 320 'load' 'fc_layer1_weights_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_11 : Operation 321 [1/1] (0.00ns)   --->   "%fc_layer1_weights_2_addr_5 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln29_4" [./fully.h:29]   --->   Operation 321 'getelementptr' 'fc_layer1_weights_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 322 [2/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_5 = load i11 %fc_layer1_weights_2_addr_5" [./fully.h:29]   --->   Operation 322 'load' 'fc_layer1_weights_2_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_11 : Operation 323 [1/1] (0.00ns)   --->   "%fc_layer1_weights_3_addr_5 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln29_4" [./fully.h:29]   --->   Operation 323 'getelementptr' 'fc_layer1_weights_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 324 [2/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_5 = load i11 %fc_layer1_weights_3_addr_5" [./fully.h:29]   --->   Operation 324 'load' 'fc_layer1_weights_3_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_11 : Operation 325 [1/1] (0.00ns)   --->   "%fc_layer1_weights_4_addr_5 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln29_4" [./fully.h:29]   --->   Operation 325 'getelementptr' 'fc_layer1_weights_4_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 326 [2/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_5 = load i11 %fc_layer1_weights_4_addr_5" [./fully.h:29]   --->   Operation 326 'load' 'fc_layer1_weights_4_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_11 : Operation 327 [1/1] (0.00ns)   --->   "%fc_layer1_weights_5_addr_5 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln29_4" [./fully.h:29]   --->   Operation 327 'getelementptr' 'fc_layer1_weights_5_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 328 [2/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_5 = load i11 %fc_layer1_weights_5_addr_5" [./fully.h:29]   --->   Operation 328 'load' 'fc_layer1_weights_5_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_11 : Operation 329 [1/1] (0.00ns)   --->   "%fc_layer1_weights_6_addr_5 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln29_4" [./fully.h:29]   --->   Operation 329 'getelementptr' 'fc_layer1_weights_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 330 [2/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_5 = load i11 %fc_layer1_weights_6_addr_5" [./fully.h:29]   --->   Operation 330 'load' 'fc_layer1_weights_6_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%fc_layer1_weights_7_addr_5 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln29_4" [./fully.h:29]   --->   Operation 331 'getelementptr' 'fc_layer1_weights_7_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 332 [2/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_5 = load i11 %fc_layer1_weights_7_addr_5" [./fully.h:29]   --->   Operation 332 'load' 'fc_layer1_weights_7_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_11 : Operation 333 [1/1] (0.00ns)   --->   "%fc_layer1_weights_8_addr_5 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln29_4" [./fully.h:29]   --->   Operation 333 'getelementptr' 'fc_layer1_weights_8_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 334 [2/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_5 = load i11 %fc_layer1_weights_8_addr_5" [./fully.h:29]   --->   Operation 334 'load' 'fc_layer1_weights_8_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%fc_layer1_weights_9_addr_5 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln29_4" [./fully.h:29]   --->   Operation 335 'getelementptr' 'fc_layer1_weights_9_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 336 [2/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_5 = load i11 %fc_layer1_weights_9_addr_5" [./fully.h:29]   --->   Operation 336 'load' 'fc_layer1_weights_9_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>

State 12 <SV = 11> <Delay = 12.6>
ST_12 : Operation 337 [1/2] (12.6ns)   --->   "%add_0_4 = fadd i32 %output_load_5, i32 %mul8_0_4" [./fully.h:29]   --->   Operation 337 'fadd' 'add_0_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 338 [1/2] (12.6ns)   --->   "%add_0_5 = fadd i32 %output_load_6, i32 %mul8_0_5" [./fully.h:29]   --->   Operation 338 'fadd' 'add_0_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 339 [2/2] (12.6ns)   --->   "%add_0_6 = fadd i32 %output_load_7, i32 %mul8_0_6" [./fully.h:29]   --->   Operation 339 'fadd' 'add_0_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 340 [2/2] (12.6ns)   --->   "%add_0_7 = fadd i32 %output_load_8, i32 %mul8_0_7" [./fully.h:29]   --->   Operation 340 'fadd' 'add_0_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 341 [1/2] (8.41ns)   --->   "%mul8_0_8 = fmul i32 %fc_layer1_weights_8_load, i32 %bitcast_ln145" [./fully.h:29]   --->   Operation 341 'fmul' 'mul8_0_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 342 [1/2] (8.41ns)   --->   "%mul8_0_9 = fmul i32 %fc_layer1_weights_9_load, i32 %bitcast_ln145" [./fully.h:29]   --->   Operation 342 'fmul' 'mul8_0_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "%bitcast_ln145_1 = bitcast i32 %pool1_out5_read_1" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 343 'bitcast' 'bitcast_ln145_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 344 [2/2] (8.41ns)   --->   "%mul8_1 = fmul i32 %fc_layer1_weights_0_load_1, i32 %bitcast_ln145_1" [./fully.h:29]   --->   Operation 344 'fmul' 'mul8_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 345 [2/2] (8.41ns)   --->   "%mul8_1_1 = fmul i32 %fc_layer1_weights_1_load_1, i32 %bitcast_ln145_1" [./fully.h:29]   --->   Operation 345 'fmul' 'mul8_1_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 346 [1/1] (1.83ns)   --->   "%pool1_out5_read_5 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out5" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 346 'read' 'pool1_out5_read_5' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_12 : Operation 347 [1/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_5 = load i11 %fc_layer1_weights_0_addr_5" [./fully.h:29]   --->   Operation 347 'load' 'fc_layer1_weights_0_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_12 : Operation 348 [1/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_5 = load i11 %fc_layer1_weights_1_addr_5" [./fully.h:29]   --->   Operation 348 'load' 'fc_layer1_weights_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_12 : Operation 349 [1/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_5 = load i11 %fc_layer1_weights_2_addr_5" [./fully.h:29]   --->   Operation 349 'load' 'fc_layer1_weights_2_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_12 : Operation 350 [1/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_5 = load i11 %fc_layer1_weights_3_addr_5" [./fully.h:29]   --->   Operation 350 'load' 'fc_layer1_weights_3_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_12 : Operation 351 [1/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_5 = load i11 %fc_layer1_weights_4_addr_5" [./fully.h:29]   --->   Operation 351 'load' 'fc_layer1_weights_4_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_12 : Operation 352 [1/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_5 = load i11 %fc_layer1_weights_5_addr_5" [./fully.h:29]   --->   Operation 352 'load' 'fc_layer1_weights_5_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_12 : Operation 353 [1/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_5 = load i11 %fc_layer1_weights_6_addr_5" [./fully.h:29]   --->   Operation 353 'load' 'fc_layer1_weights_6_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_12 : Operation 354 [1/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_5 = load i11 %fc_layer1_weights_7_addr_5" [./fully.h:29]   --->   Operation 354 'load' 'fc_layer1_weights_7_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_12 : Operation 355 [1/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_5 = load i11 %fc_layer1_weights_8_addr_5" [./fully.h:29]   --->   Operation 355 'load' 'fc_layer1_weights_8_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_12 : Operation 356 [1/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_5 = load i11 %fc_layer1_weights_9_addr_5" [./fully.h:29]   --->   Operation 356 'load' 'fc_layer1_weights_9_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_12 : Operation 357 [1/1] (0.79ns)   --->   "%empty_31 = add i11 %zext_ln22_1, i11 1176" [./fully.h:22]   --->   Operation 357 'add' 'empty_31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i11 %empty_31" [./fully.h:29]   --->   Operation 358 'zext' 'zext_ln29_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%fc_layer1_weights_0_addr_6 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln29_5" [./fully.h:29]   --->   Operation 359 'getelementptr' 'fc_layer1_weights_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 360 [2/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_6 = load i11 %fc_layer1_weights_0_addr_6" [./fully.h:29]   --->   Operation 360 'load' 'fc_layer1_weights_0_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%fc_layer1_weights_1_addr_6 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln29_5" [./fully.h:29]   --->   Operation 361 'getelementptr' 'fc_layer1_weights_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 362 [2/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_6 = load i11 %fc_layer1_weights_1_addr_6" [./fully.h:29]   --->   Operation 362 'load' 'fc_layer1_weights_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%fc_layer1_weights_2_addr_6 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln29_5" [./fully.h:29]   --->   Operation 363 'getelementptr' 'fc_layer1_weights_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 364 [2/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_6 = load i11 %fc_layer1_weights_2_addr_6" [./fully.h:29]   --->   Operation 364 'load' 'fc_layer1_weights_2_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%fc_layer1_weights_3_addr_6 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln29_5" [./fully.h:29]   --->   Operation 365 'getelementptr' 'fc_layer1_weights_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 366 [2/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_6 = load i11 %fc_layer1_weights_3_addr_6" [./fully.h:29]   --->   Operation 366 'load' 'fc_layer1_weights_3_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_12 : Operation 367 [1/1] (0.00ns)   --->   "%fc_layer1_weights_4_addr_6 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln29_5" [./fully.h:29]   --->   Operation 367 'getelementptr' 'fc_layer1_weights_4_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 368 [2/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_6 = load i11 %fc_layer1_weights_4_addr_6" [./fully.h:29]   --->   Operation 368 'load' 'fc_layer1_weights_4_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_12 : Operation 369 [1/1] (0.00ns)   --->   "%fc_layer1_weights_5_addr_6 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln29_5" [./fully.h:29]   --->   Operation 369 'getelementptr' 'fc_layer1_weights_5_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 370 [2/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_6 = load i11 %fc_layer1_weights_5_addr_6" [./fully.h:29]   --->   Operation 370 'load' 'fc_layer1_weights_5_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_12 : Operation 371 [1/1] (0.00ns)   --->   "%fc_layer1_weights_6_addr_6 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln29_5" [./fully.h:29]   --->   Operation 371 'getelementptr' 'fc_layer1_weights_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 372 [2/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_6 = load i11 %fc_layer1_weights_6_addr_6" [./fully.h:29]   --->   Operation 372 'load' 'fc_layer1_weights_6_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_12 : Operation 373 [1/1] (0.00ns)   --->   "%fc_layer1_weights_7_addr_6 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln29_5" [./fully.h:29]   --->   Operation 373 'getelementptr' 'fc_layer1_weights_7_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 374 [2/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_6 = load i11 %fc_layer1_weights_7_addr_6" [./fully.h:29]   --->   Operation 374 'load' 'fc_layer1_weights_7_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_12 : Operation 375 [1/1] (0.00ns)   --->   "%fc_layer1_weights_8_addr_6 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln29_5" [./fully.h:29]   --->   Operation 375 'getelementptr' 'fc_layer1_weights_8_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 376 [2/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_6 = load i11 %fc_layer1_weights_8_addr_6" [./fully.h:29]   --->   Operation 376 'load' 'fc_layer1_weights_8_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_12 : Operation 377 [1/1] (0.00ns)   --->   "%fc_layer1_weights_9_addr_6 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln29_5" [./fully.h:29]   --->   Operation 377 'getelementptr' 'fc_layer1_weights_9_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 378 [2/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_6 = load i11 %fc_layer1_weights_9_addr_6" [./fully.h:29]   --->   Operation 378 'load' 'fc_layer1_weights_9_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>

State 13 <SV = 12> <Delay = 12.6>
ST_13 : Operation 379 [1/2] (12.6ns)   --->   "%add_0_6 = fadd i32 %output_load_7, i32 %mul8_0_6" [./fully.h:29]   --->   Operation 379 'fadd' 'add_0_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 380 [1/2] (12.6ns)   --->   "%add_0_7 = fadd i32 %output_load_8, i32 %mul8_0_7" [./fully.h:29]   --->   Operation 380 'fadd' 'add_0_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 381 [2/2] (12.6ns)   --->   "%add_0_8 = fadd i32 %output_load_9, i32 %mul8_0_8" [./fully.h:29]   --->   Operation 381 'fadd' 'add_0_8' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 382 [2/2] (12.6ns)   --->   "%add_0_9 = fadd i32 %output_load_10, i32 %mul8_0_9" [./fully.h:29]   --->   Operation 382 'fadd' 'add_0_9' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 383 [1/2] (8.41ns)   --->   "%mul8_1 = fmul i32 %fc_layer1_weights_0_load_1, i32 %bitcast_ln145_1" [./fully.h:29]   --->   Operation 383 'fmul' 'mul8_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 384 [1/2] (8.41ns)   --->   "%mul8_1_1 = fmul i32 %fc_layer1_weights_1_load_1, i32 %bitcast_ln145_1" [./fully.h:29]   --->   Operation 384 'fmul' 'mul8_1_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 385 [2/2] (8.41ns)   --->   "%mul8_1_2 = fmul i32 %fc_layer1_weights_2_load_1, i32 %bitcast_ln145_1" [./fully.h:29]   --->   Operation 385 'fmul' 'mul8_1_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 386 [2/2] (8.41ns)   --->   "%mul8_1_3 = fmul i32 %fc_layer1_weights_3_load_1, i32 %bitcast_ln145_1" [./fully.h:29]   --->   Operation 386 'fmul' 'mul8_1_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 387 [1/1] (1.83ns)   --->   "%pool1_out5_read_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out5" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 387 'read' 'pool1_out5_read_6' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_13 : Operation 388 [1/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_6 = load i11 %fc_layer1_weights_0_addr_6" [./fully.h:29]   --->   Operation 388 'load' 'fc_layer1_weights_0_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_13 : Operation 389 [1/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_6 = load i11 %fc_layer1_weights_1_addr_6" [./fully.h:29]   --->   Operation 389 'load' 'fc_layer1_weights_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_13 : Operation 390 [1/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_6 = load i11 %fc_layer1_weights_2_addr_6" [./fully.h:29]   --->   Operation 390 'load' 'fc_layer1_weights_2_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_13 : Operation 391 [1/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_6 = load i11 %fc_layer1_weights_3_addr_6" [./fully.h:29]   --->   Operation 391 'load' 'fc_layer1_weights_3_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_13 : Operation 392 [1/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_6 = load i11 %fc_layer1_weights_4_addr_6" [./fully.h:29]   --->   Operation 392 'load' 'fc_layer1_weights_4_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_13 : Operation 393 [1/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_6 = load i11 %fc_layer1_weights_5_addr_6" [./fully.h:29]   --->   Operation 393 'load' 'fc_layer1_weights_5_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_13 : Operation 394 [1/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_6 = load i11 %fc_layer1_weights_6_addr_6" [./fully.h:29]   --->   Operation 394 'load' 'fc_layer1_weights_6_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_13 : Operation 395 [1/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_6 = load i11 %fc_layer1_weights_7_addr_6" [./fully.h:29]   --->   Operation 395 'load' 'fc_layer1_weights_7_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_13 : Operation 396 [1/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_6 = load i11 %fc_layer1_weights_8_addr_6" [./fully.h:29]   --->   Operation 396 'load' 'fc_layer1_weights_8_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_13 : Operation 397 [1/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_6 = load i11 %fc_layer1_weights_9_addr_6" [./fully.h:29]   --->   Operation 397 'load' 'fc_layer1_weights_9_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_13 : Operation 398 [1/1] (0.79ns)   --->   "%empty_32 = add i11 %zext_ln22_1, i11 1372" [./fully.h:22]   --->   Operation 398 'add' 'empty_32' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i11 %empty_32" [./fully.h:29]   --->   Operation 399 'zext' 'zext_ln29_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 400 [1/1] (0.00ns)   --->   "%fc_layer1_weights_0_addr_7 = getelementptr i32 %fc_layer1_weights_0, i64 0, i64 %zext_ln29_6" [./fully.h:29]   --->   Operation 400 'getelementptr' 'fc_layer1_weights_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 401 [2/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_7 = load i11 %fc_layer1_weights_0_addr_7" [./fully.h:29]   --->   Operation 401 'load' 'fc_layer1_weights_0_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_13 : Operation 402 [1/1] (0.00ns)   --->   "%fc_layer1_weights_1_addr_7 = getelementptr i32 %fc_layer1_weights_1, i64 0, i64 %zext_ln29_6" [./fully.h:29]   --->   Operation 402 'getelementptr' 'fc_layer1_weights_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 403 [2/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_7 = load i11 %fc_layer1_weights_1_addr_7" [./fully.h:29]   --->   Operation 403 'load' 'fc_layer1_weights_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_13 : Operation 404 [1/1] (0.00ns)   --->   "%fc_layer1_weights_2_addr_7 = getelementptr i32 %fc_layer1_weights_2, i64 0, i64 %zext_ln29_6" [./fully.h:29]   --->   Operation 404 'getelementptr' 'fc_layer1_weights_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 405 [2/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_7 = load i11 %fc_layer1_weights_2_addr_7" [./fully.h:29]   --->   Operation 405 'load' 'fc_layer1_weights_2_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_13 : Operation 406 [1/1] (0.00ns)   --->   "%fc_layer1_weights_3_addr_7 = getelementptr i32 %fc_layer1_weights_3, i64 0, i64 %zext_ln29_6" [./fully.h:29]   --->   Operation 406 'getelementptr' 'fc_layer1_weights_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 407 [2/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_7 = load i11 %fc_layer1_weights_3_addr_7" [./fully.h:29]   --->   Operation 407 'load' 'fc_layer1_weights_3_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_13 : Operation 408 [1/1] (0.00ns)   --->   "%fc_layer1_weights_4_addr_7 = getelementptr i32 %fc_layer1_weights_4, i64 0, i64 %zext_ln29_6" [./fully.h:29]   --->   Operation 408 'getelementptr' 'fc_layer1_weights_4_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 409 [2/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_7 = load i11 %fc_layer1_weights_4_addr_7" [./fully.h:29]   --->   Operation 409 'load' 'fc_layer1_weights_4_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_13 : Operation 410 [1/1] (0.00ns)   --->   "%fc_layer1_weights_5_addr_7 = getelementptr i32 %fc_layer1_weights_5, i64 0, i64 %zext_ln29_6" [./fully.h:29]   --->   Operation 410 'getelementptr' 'fc_layer1_weights_5_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 411 [2/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_7 = load i11 %fc_layer1_weights_5_addr_7" [./fully.h:29]   --->   Operation 411 'load' 'fc_layer1_weights_5_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_13 : Operation 412 [1/1] (0.00ns)   --->   "%fc_layer1_weights_6_addr_7 = getelementptr i32 %fc_layer1_weights_6, i64 0, i64 %zext_ln29_6" [./fully.h:29]   --->   Operation 412 'getelementptr' 'fc_layer1_weights_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 413 [2/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_7 = load i11 %fc_layer1_weights_6_addr_7" [./fully.h:29]   --->   Operation 413 'load' 'fc_layer1_weights_6_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_13 : Operation 414 [1/1] (0.00ns)   --->   "%fc_layer1_weights_7_addr_7 = getelementptr i32 %fc_layer1_weights_7, i64 0, i64 %zext_ln29_6" [./fully.h:29]   --->   Operation 414 'getelementptr' 'fc_layer1_weights_7_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 415 [2/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_7 = load i11 %fc_layer1_weights_7_addr_7" [./fully.h:29]   --->   Operation 415 'load' 'fc_layer1_weights_7_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_13 : Operation 416 [1/1] (0.00ns)   --->   "%fc_layer1_weights_8_addr_7 = getelementptr i32 %fc_layer1_weights_8, i64 0, i64 %zext_ln29_6" [./fully.h:29]   --->   Operation 416 'getelementptr' 'fc_layer1_weights_8_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 417 [2/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_7 = load i11 %fc_layer1_weights_8_addr_7" [./fully.h:29]   --->   Operation 417 'load' 'fc_layer1_weights_8_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_13 : Operation 418 [1/1] (0.00ns)   --->   "%fc_layer1_weights_9_addr_7 = getelementptr i32 %fc_layer1_weights_9, i64 0, i64 %zext_ln29_6" [./fully.h:29]   --->   Operation 418 'getelementptr' 'fc_layer1_weights_9_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 419 [2/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_7 = load i11 %fc_layer1_weights_9_addr_7" [./fully.h:29]   --->   Operation 419 'load' 'fc_layer1_weights_9_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>

State 14 <SV = 13> <Delay = 12.6>
ST_14 : Operation 420 [1/2] (12.6ns)   --->   "%add_0_8 = fadd i32 %output_load_9, i32 %mul8_0_8" [./fully.h:29]   --->   Operation 420 'fadd' 'add_0_8' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 421 [1/2] (12.6ns)   --->   "%add_0_9 = fadd i32 %output_load_10, i32 %mul8_0_9" [./fully.h:29]   --->   Operation 421 'fadd' 'add_0_9' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 422 [2/2] (12.6ns)   --->   "%add_1 = fadd i32 %add, i32 %mul8_1" [./fully.h:29]   --->   Operation 422 'fadd' 'add_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 423 [2/2] (12.6ns)   --->   "%add_1_1 = fadd i32 %add_0_1, i32 %mul8_1_1" [./fully.h:29]   --->   Operation 423 'fadd' 'add_1_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 424 [1/2] (8.41ns)   --->   "%mul8_1_2 = fmul i32 %fc_layer1_weights_2_load_1, i32 %bitcast_ln145_1" [./fully.h:29]   --->   Operation 424 'fmul' 'mul8_1_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 425 [1/2] (8.41ns)   --->   "%mul8_1_3 = fmul i32 %fc_layer1_weights_3_load_1, i32 %bitcast_ln145_1" [./fully.h:29]   --->   Operation 425 'fmul' 'mul8_1_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 426 [2/2] (8.41ns)   --->   "%mul8_1_4 = fmul i32 %fc_layer1_weights_4_load_1, i32 %bitcast_ln145_1" [./fully.h:29]   --->   Operation 426 'fmul' 'mul8_1_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 427 [2/2] (8.41ns)   --->   "%mul8_1_5 = fmul i32 %fc_layer1_weights_5_load_1, i32 %bitcast_ln145_1" [./fully.h:29]   --->   Operation 427 'fmul' 'mul8_1_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 428 [1/1] (1.83ns)   --->   "%pool1_out5_read_7 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %pool1_out5" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 428 'read' 'pool1_out5_read_7' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_14 : Operation 429 [1/2] (1.23ns)   --->   "%fc_layer1_weights_0_load_7 = load i11 %fc_layer1_weights_0_addr_7" [./fully.h:29]   --->   Operation 429 'load' 'fc_layer1_weights_0_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_14 : Operation 430 [1/2] (1.23ns)   --->   "%fc_layer1_weights_1_load_7 = load i11 %fc_layer1_weights_1_addr_7" [./fully.h:29]   --->   Operation 430 'load' 'fc_layer1_weights_1_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_14 : Operation 431 [1/2] (1.23ns)   --->   "%fc_layer1_weights_2_load_7 = load i11 %fc_layer1_weights_2_addr_7" [./fully.h:29]   --->   Operation 431 'load' 'fc_layer1_weights_2_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_14 : Operation 432 [1/2] (1.23ns)   --->   "%fc_layer1_weights_3_load_7 = load i11 %fc_layer1_weights_3_addr_7" [./fully.h:29]   --->   Operation 432 'load' 'fc_layer1_weights_3_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_14 : Operation 433 [1/2] (1.23ns)   --->   "%fc_layer1_weights_4_load_7 = load i11 %fc_layer1_weights_4_addr_7" [./fully.h:29]   --->   Operation 433 'load' 'fc_layer1_weights_4_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_14 : Operation 434 [1/2] (1.23ns)   --->   "%fc_layer1_weights_5_load_7 = load i11 %fc_layer1_weights_5_addr_7" [./fully.h:29]   --->   Operation 434 'load' 'fc_layer1_weights_5_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_14 : Operation 435 [1/2] (1.23ns)   --->   "%fc_layer1_weights_6_load_7 = load i11 %fc_layer1_weights_6_addr_7" [./fully.h:29]   --->   Operation 435 'load' 'fc_layer1_weights_6_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_14 : Operation 436 [1/2] (1.23ns)   --->   "%fc_layer1_weights_7_load_7 = load i11 %fc_layer1_weights_7_addr_7" [./fully.h:29]   --->   Operation 436 'load' 'fc_layer1_weights_7_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_14 : Operation 437 [1/2] (1.23ns)   --->   "%fc_layer1_weights_8_load_7 = load i11 %fc_layer1_weights_8_addr_7" [./fully.h:29]   --->   Operation 437 'load' 'fc_layer1_weights_8_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>
ST_14 : Operation 438 [1/2] (1.23ns)   --->   "%fc_layer1_weights_9_load_7 = load i11 %fc_layer1_weights_9_addr_7" [./fully.h:29]   --->   Operation 438 'load' 'fc_layer1_weights_9_load_7' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1568> <ROM>

State 15 <SV = 14> <Delay = 12.6>
ST_15 : Operation 439 [1/2] (12.6ns)   --->   "%add_1 = fadd i32 %add, i32 %mul8_1" [./fully.h:29]   --->   Operation 439 'fadd' 'add_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 440 [1/2] (12.6ns)   --->   "%add_1_1 = fadd i32 %add_0_1, i32 %mul8_1_1" [./fully.h:29]   --->   Operation 440 'fadd' 'add_1_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 441 [2/2] (12.6ns)   --->   "%add_1_2 = fadd i32 %add_0_2, i32 %mul8_1_2" [./fully.h:29]   --->   Operation 441 'fadd' 'add_1_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 442 [2/2] (12.6ns)   --->   "%add_1_3 = fadd i32 %add_0_3, i32 %mul8_1_3" [./fully.h:29]   --->   Operation 442 'fadd' 'add_1_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 443 [1/2] (8.41ns)   --->   "%mul8_1_4 = fmul i32 %fc_layer1_weights_4_load_1, i32 %bitcast_ln145_1" [./fully.h:29]   --->   Operation 443 'fmul' 'mul8_1_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 444 [1/2] (8.41ns)   --->   "%mul8_1_5 = fmul i32 %fc_layer1_weights_5_load_1, i32 %bitcast_ln145_1" [./fully.h:29]   --->   Operation 444 'fmul' 'mul8_1_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 445 [2/2] (8.41ns)   --->   "%mul8_1_6 = fmul i32 %fc_layer1_weights_6_load_1, i32 %bitcast_ln145_1" [./fully.h:29]   --->   Operation 445 'fmul' 'mul8_1_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 446 [2/2] (8.41ns)   --->   "%mul8_1_7 = fmul i32 %fc_layer1_weights_7_load_1, i32 %bitcast_ln145_1" [./fully.h:29]   --->   Operation 446 'fmul' 'mul8_1_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.6>
ST_16 : Operation 447 [1/2] (12.6ns)   --->   "%add_1_2 = fadd i32 %add_0_2, i32 %mul8_1_2" [./fully.h:29]   --->   Operation 447 'fadd' 'add_1_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 448 [1/2] (12.6ns)   --->   "%add_1_3 = fadd i32 %add_0_3, i32 %mul8_1_3" [./fully.h:29]   --->   Operation 448 'fadd' 'add_1_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 449 [2/2] (12.6ns)   --->   "%add_1_4 = fadd i32 %add_0_4, i32 %mul8_1_4" [./fully.h:29]   --->   Operation 449 'fadd' 'add_1_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 450 [2/2] (12.6ns)   --->   "%add_1_5 = fadd i32 %add_0_5, i32 %mul8_1_5" [./fully.h:29]   --->   Operation 450 'fadd' 'add_1_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 451 [1/2] (8.41ns)   --->   "%mul8_1_6 = fmul i32 %fc_layer1_weights_6_load_1, i32 %bitcast_ln145_1" [./fully.h:29]   --->   Operation 451 'fmul' 'mul8_1_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 452 [1/2] (8.41ns)   --->   "%mul8_1_7 = fmul i32 %fc_layer1_weights_7_load_1, i32 %bitcast_ln145_1" [./fully.h:29]   --->   Operation 452 'fmul' 'mul8_1_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 453 [2/2] (8.41ns)   --->   "%mul8_1_8 = fmul i32 %fc_layer1_weights_8_load_1, i32 %bitcast_ln145_1" [./fully.h:29]   --->   Operation 453 'fmul' 'mul8_1_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 454 [2/2] (8.41ns)   --->   "%mul8_1_9 = fmul i32 %fc_layer1_weights_9_load_1, i32 %bitcast_ln145_1" [./fully.h:29]   --->   Operation 454 'fmul' 'mul8_1_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 12.6>
ST_17 : Operation 455 [1/2] (12.6ns)   --->   "%add_1_4 = fadd i32 %add_0_4, i32 %mul8_1_4" [./fully.h:29]   --->   Operation 455 'fadd' 'add_1_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 456 [1/2] (12.6ns)   --->   "%add_1_5 = fadd i32 %add_0_5, i32 %mul8_1_5" [./fully.h:29]   --->   Operation 456 'fadd' 'add_1_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 457 [2/2] (12.6ns)   --->   "%add_1_6 = fadd i32 %add_0_6, i32 %mul8_1_6" [./fully.h:29]   --->   Operation 457 'fadd' 'add_1_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 458 [2/2] (12.6ns)   --->   "%add_1_7 = fadd i32 %add_0_7, i32 %mul8_1_7" [./fully.h:29]   --->   Operation 458 'fadd' 'add_1_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 459 [1/2] (8.41ns)   --->   "%mul8_1_8 = fmul i32 %fc_layer1_weights_8_load_1, i32 %bitcast_ln145_1" [./fully.h:29]   --->   Operation 459 'fmul' 'mul8_1_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 460 [1/2] (8.41ns)   --->   "%mul8_1_9 = fmul i32 %fc_layer1_weights_9_load_1, i32 %bitcast_ln145_1" [./fully.h:29]   --->   Operation 460 'fmul' 'mul8_1_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 461 [1/1] (0.00ns)   --->   "%bitcast_ln145_2 = bitcast i32 %pool1_out5_read_2" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 461 'bitcast' 'bitcast_ln145_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 462 [2/2] (8.41ns)   --->   "%mul8_2 = fmul i32 %fc_layer1_weights_0_load_2, i32 %bitcast_ln145_2" [./fully.h:29]   --->   Operation 462 'fmul' 'mul8_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 463 [2/2] (8.41ns)   --->   "%mul8_2_1 = fmul i32 %fc_layer1_weights_1_load_2, i32 %bitcast_ln145_2" [./fully.h:29]   --->   Operation 463 'fmul' 'mul8_2_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 12.6>
ST_18 : Operation 464 [1/2] (12.6ns)   --->   "%add_1_6 = fadd i32 %add_0_6, i32 %mul8_1_6" [./fully.h:29]   --->   Operation 464 'fadd' 'add_1_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 465 [1/2] (12.6ns)   --->   "%add_1_7 = fadd i32 %add_0_7, i32 %mul8_1_7" [./fully.h:29]   --->   Operation 465 'fadd' 'add_1_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 466 [2/2] (12.6ns)   --->   "%add_1_8 = fadd i32 %add_0_8, i32 %mul8_1_8" [./fully.h:29]   --->   Operation 466 'fadd' 'add_1_8' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 467 [2/2] (12.6ns)   --->   "%add_1_9 = fadd i32 %add_0_9, i32 %mul8_1_9" [./fully.h:29]   --->   Operation 467 'fadd' 'add_1_9' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 468 [1/2] (8.41ns)   --->   "%mul8_2 = fmul i32 %fc_layer1_weights_0_load_2, i32 %bitcast_ln145_2" [./fully.h:29]   --->   Operation 468 'fmul' 'mul8_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 469 [1/2] (8.41ns)   --->   "%mul8_2_1 = fmul i32 %fc_layer1_weights_1_load_2, i32 %bitcast_ln145_2" [./fully.h:29]   --->   Operation 469 'fmul' 'mul8_2_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 470 [2/2] (8.41ns)   --->   "%mul8_2_2 = fmul i32 %fc_layer1_weights_2_load_2, i32 %bitcast_ln145_2" [./fully.h:29]   --->   Operation 470 'fmul' 'mul8_2_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 471 [2/2] (8.41ns)   --->   "%mul8_2_3 = fmul i32 %fc_layer1_weights_3_load_2, i32 %bitcast_ln145_2" [./fully.h:29]   --->   Operation 471 'fmul' 'mul8_2_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 12.6>
ST_19 : Operation 472 [1/2] (12.6ns)   --->   "%add_1_8 = fadd i32 %add_0_8, i32 %mul8_1_8" [./fully.h:29]   --->   Operation 472 'fadd' 'add_1_8' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 473 [1/2] (12.6ns)   --->   "%add_1_9 = fadd i32 %add_0_9, i32 %mul8_1_9" [./fully.h:29]   --->   Operation 473 'fadd' 'add_1_9' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 474 [2/2] (12.6ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul8_2" [./fully.h:29]   --->   Operation 474 'fadd' 'add_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 475 [2/2] (12.6ns)   --->   "%add_2_1 = fadd i32 %add_1_1, i32 %mul8_2_1" [./fully.h:29]   --->   Operation 475 'fadd' 'add_2_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 476 [1/2] (8.41ns)   --->   "%mul8_2_2 = fmul i32 %fc_layer1_weights_2_load_2, i32 %bitcast_ln145_2" [./fully.h:29]   --->   Operation 476 'fmul' 'mul8_2_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 477 [1/2] (8.41ns)   --->   "%mul8_2_3 = fmul i32 %fc_layer1_weights_3_load_2, i32 %bitcast_ln145_2" [./fully.h:29]   --->   Operation 477 'fmul' 'mul8_2_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 478 [2/2] (8.41ns)   --->   "%mul8_2_4 = fmul i32 %fc_layer1_weights_4_load_2, i32 %bitcast_ln145_2" [./fully.h:29]   --->   Operation 478 'fmul' 'mul8_2_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 479 [2/2] (8.41ns)   --->   "%mul8_2_5 = fmul i32 %fc_layer1_weights_5_load_2, i32 %bitcast_ln145_2" [./fully.h:29]   --->   Operation 479 'fmul' 'mul8_2_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 12.6>
ST_20 : Operation 480 [1/2] (12.6ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul8_2" [./fully.h:29]   --->   Operation 480 'fadd' 'add_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 481 [1/2] (12.6ns)   --->   "%add_2_1 = fadd i32 %add_1_1, i32 %mul8_2_1" [./fully.h:29]   --->   Operation 481 'fadd' 'add_2_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 482 [2/2] (12.6ns)   --->   "%add_2_2 = fadd i32 %add_1_2, i32 %mul8_2_2" [./fully.h:29]   --->   Operation 482 'fadd' 'add_2_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 483 [2/2] (12.6ns)   --->   "%add_2_3 = fadd i32 %add_1_3, i32 %mul8_2_3" [./fully.h:29]   --->   Operation 483 'fadd' 'add_2_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 484 [1/2] (8.41ns)   --->   "%mul8_2_4 = fmul i32 %fc_layer1_weights_4_load_2, i32 %bitcast_ln145_2" [./fully.h:29]   --->   Operation 484 'fmul' 'mul8_2_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 485 [1/2] (8.41ns)   --->   "%mul8_2_5 = fmul i32 %fc_layer1_weights_5_load_2, i32 %bitcast_ln145_2" [./fully.h:29]   --->   Operation 485 'fmul' 'mul8_2_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 486 [2/2] (8.41ns)   --->   "%mul8_2_6 = fmul i32 %fc_layer1_weights_6_load_2, i32 %bitcast_ln145_2" [./fully.h:29]   --->   Operation 486 'fmul' 'mul8_2_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 487 [2/2] (8.41ns)   --->   "%mul8_2_7 = fmul i32 %fc_layer1_weights_7_load_2, i32 %bitcast_ln145_2" [./fully.h:29]   --->   Operation 487 'fmul' 'mul8_2_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 12.6>
ST_21 : Operation 488 [1/2] (12.6ns)   --->   "%add_2_2 = fadd i32 %add_1_2, i32 %mul8_2_2" [./fully.h:29]   --->   Operation 488 'fadd' 'add_2_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 489 [1/2] (12.6ns)   --->   "%add_2_3 = fadd i32 %add_1_3, i32 %mul8_2_3" [./fully.h:29]   --->   Operation 489 'fadd' 'add_2_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 490 [2/2] (12.6ns)   --->   "%add_2_4 = fadd i32 %add_1_4, i32 %mul8_2_4" [./fully.h:29]   --->   Operation 490 'fadd' 'add_2_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 491 [2/2] (12.6ns)   --->   "%add_2_5 = fadd i32 %add_1_5, i32 %mul8_2_5" [./fully.h:29]   --->   Operation 491 'fadd' 'add_2_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 492 [1/2] (8.41ns)   --->   "%mul8_2_6 = fmul i32 %fc_layer1_weights_6_load_2, i32 %bitcast_ln145_2" [./fully.h:29]   --->   Operation 492 'fmul' 'mul8_2_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 493 [1/2] (8.41ns)   --->   "%mul8_2_7 = fmul i32 %fc_layer1_weights_7_load_2, i32 %bitcast_ln145_2" [./fully.h:29]   --->   Operation 493 'fmul' 'mul8_2_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 494 [2/2] (8.41ns)   --->   "%mul8_2_8 = fmul i32 %fc_layer1_weights_8_load_2, i32 %bitcast_ln145_2" [./fully.h:29]   --->   Operation 494 'fmul' 'mul8_2_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 495 [2/2] (8.41ns)   --->   "%mul8_2_9 = fmul i32 %fc_layer1_weights_9_load_2, i32 %bitcast_ln145_2" [./fully.h:29]   --->   Operation 495 'fmul' 'mul8_2_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 12.6>
ST_22 : Operation 496 [1/2] (12.6ns)   --->   "%add_2_4 = fadd i32 %add_1_4, i32 %mul8_2_4" [./fully.h:29]   --->   Operation 496 'fadd' 'add_2_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 497 [1/2] (12.6ns)   --->   "%add_2_5 = fadd i32 %add_1_5, i32 %mul8_2_5" [./fully.h:29]   --->   Operation 497 'fadd' 'add_2_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 498 [2/2] (12.6ns)   --->   "%add_2_6 = fadd i32 %add_1_6, i32 %mul8_2_6" [./fully.h:29]   --->   Operation 498 'fadd' 'add_2_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 499 [2/2] (12.6ns)   --->   "%add_2_7 = fadd i32 %add_1_7, i32 %mul8_2_7" [./fully.h:29]   --->   Operation 499 'fadd' 'add_2_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 500 [1/2] (8.41ns)   --->   "%mul8_2_8 = fmul i32 %fc_layer1_weights_8_load_2, i32 %bitcast_ln145_2" [./fully.h:29]   --->   Operation 500 'fmul' 'mul8_2_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 501 [1/2] (8.41ns)   --->   "%mul8_2_9 = fmul i32 %fc_layer1_weights_9_load_2, i32 %bitcast_ln145_2" [./fully.h:29]   --->   Operation 501 'fmul' 'mul8_2_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 502 [1/1] (0.00ns)   --->   "%bitcast_ln145_3 = bitcast i32 %pool1_out5_read_3" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 502 'bitcast' 'bitcast_ln145_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 503 [2/2] (8.41ns)   --->   "%mul8_3 = fmul i32 %fc_layer1_weights_0_load_3, i32 %bitcast_ln145_3" [./fully.h:29]   --->   Operation 503 'fmul' 'mul8_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 504 [2/2] (8.41ns)   --->   "%mul8_3_1 = fmul i32 %fc_layer1_weights_1_load_3, i32 %bitcast_ln145_3" [./fully.h:29]   --->   Operation 504 'fmul' 'mul8_3_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 12.6>
ST_23 : Operation 505 [1/2] (12.6ns)   --->   "%add_2_6 = fadd i32 %add_1_6, i32 %mul8_2_6" [./fully.h:29]   --->   Operation 505 'fadd' 'add_2_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 506 [1/2] (12.6ns)   --->   "%add_2_7 = fadd i32 %add_1_7, i32 %mul8_2_7" [./fully.h:29]   --->   Operation 506 'fadd' 'add_2_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 507 [2/2] (12.6ns)   --->   "%add_2_8 = fadd i32 %add_1_8, i32 %mul8_2_8" [./fully.h:29]   --->   Operation 507 'fadd' 'add_2_8' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 508 [2/2] (12.6ns)   --->   "%add_2_9 = fadd i32 %add_1_9, i32 %mul8_2_9" [./fully.h:29]   --->   Operation 508 'fadd' 'add_2_9' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 509 [1/2] (8.41ns)   --->   "%mul8_3 = fmul i32 %fc_layer1_weights_0_load_3, i32 %bitcast_ln145_3" [./fully.h:29]   --->   Operation 509 'fmul' 'mul8_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 510 [1/2] (8.41ns)   --->   "%mul8_3_1 = fmul i32 %fc_layer1_weights_1_load_3, i32 %bitcast_ln145_3" [./fully.h:29]   --->   Operation 510 'fmul' 'mul8_3_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 511 [2/2] (8.41ns)   --->   "%mul8_3_2 = fmul i32 %fc_layer1_weights_2_load_3, i32 %bitcast_ln145_3" [./fully.h:29]   --->   Operation 511 'fmul' 'mul8_3_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 512 [2/2] (8.41ns)   --->   "%mul8_3_3 = fmul i32 %fc_layer1_weights_3_load_3, i32 %bitcast_ln145_3" [./fully.h:29]   --->   Operation 512 'fmul' 'mul8_3_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 12.6>
ST_24 : Operation 513 [1/2] (12.6ns)   --->   "%add_2_8 = fadd i32 %add_1_8, i32 %mul8_2_8" [./fully.h:29]   --->   Operation 513 'fadd' 'add_2_8' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 514 [1/2] (12.6ns)   --->   "%add_2_9 = fadd i32 %add_1_9, i32 %mul8_2_9" [./fully.h:29]   --->   Operation 514 'fadd' 'add_2_9' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 515 [2/2] (12.6ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul8_3" [./fully.h:29]   --->   Operation 515 'fadd' 'add_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 516 [2/2] (12.6ns)   --->   "%add_3_1 = fadd i32 %add_2_1, i32 %mul8_3_1" [./fully.h:29]   --->   Operation 516 'fadd' 'add_3_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 517 [1/2] (8.41ns)   --->   "%mul8_3_2 = fmul i32 %fc_layer1_weights_2_load_3, i32 %bitcast_ln145_3" [./fully.h:29]   --->   Operation 517 'fmul' 'mul8_3_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 518 [1/2] (8.41ns)   --->   "%mul8_3_3 = fmul i32 %fc_layer1_weights_3_load_3, i32 %bitcast_ln145_3" [./fully.h:29]   --->   Operation 518 'fmul' 'mul8_3_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 519 [2/2] (8.41ns)   --->   "%mul8_3_4 = fmul i32 %fc_layer1_weights_4_load_3, i32 %bitcast_ln145_3" [./fully.h:29]   --->   Operation 519 'fmul' 'mul8_3_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 520 [2/2] (8.41ns)   --->   "%mul8_3_5 = fmul i32 %fc_layer1_weights_5_load_3, i32 %bitcast_ln145_3" [./fully.h:29]   --->   Operation 520 'fmul' 'mul8_3_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 12.6>
ST_25 : Operation 521 [1/2] (12.6ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul8_3" [./fully.h:29]   --->   Operation 521 'fadd' 'add_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 522 [1/2] (12.6ns)   --->   "%add_3_1 = fadd i32 %add_2_1, i32 %mul8_3_1" [./fully.h:29]   --->   Operation 522 'fadd' 'add_3_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 523 [2/2] (12.6ns)   --->   "%add_3_2 = fadd i32 %add_2_2, i32 %mul8_3_2" [./fully.h:29]   --->   Operation 523 'fadd' 'add_3_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 524 [2/2] (12.6ns)   --->   "%add_3_3 = fadd i32 %add_2_3, i32 %mul8_3_3" [./fully.h:29]   --->   Operation 524 'fadd' 'add_3_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 525 [1/2] (8.41ns)   --->   "%mul8_3_4 = fmul i32 %fc_layer1_weights_4_load_3, i32 %bitcast_ln145_3" [./fully.h:29]   --->   Operation 525 'fmul' 'mul8_3_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 526 [1/2] (8.41ns)   --->   "%mul8_3_5 = fmul i32 %fc_layer1_weights_5_load_3, i32 %bitcast_ln145_3" [./fully.h:29]   --->   Operation 526 'fmul' 'mul8_3_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 527 [2/2] (8.41ns)   --->   "%mul8_3_6 = fmul i32 %fc_layer1_weights_6_load_3, i32 %bitcast_ln145_3" [./fully.h:29]   --->   Operation 527 'fmul' 'mul8_3_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 528 [2/2] (8.41ns)   --->   "%mul8_3_7 = fmul i32 %fc_layer1_weights_7_load_3, i32 %bitcast_ln145_3" [./fully.h:29]   --->   Operation 528 'fmul' 'mul8_3_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 12.6>
ST_26 : Operation 529 [1/2] (12.6ns)   --->   "%add_3_2 = fadd i32 %add_2_2, i32 %mul8_3_2" [./fully.h:29]   --->   Operation 529 'fadd' 'add_3_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 530 [1/2] (12.6ns)   --->   "%add_3_3 = fadd i32 %add_2_3, i32 %mul8_3_3" [./fully.h:29]   --->   Operation 530 'fadd' 'add_3_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 531 [2/2] (12.6ns)   --->   "%add_3_4 = fadd i32 %add_2_4, i32 %mul8_3_4" [./fully.h:29]   --->   Operation 531 'fadd' 'add_3_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 532 [2/2] (12.6ns)   --->   "%add_3_5 = fadd i32 %add_2_5, i32 %mul8_3_5" [./fully.h:29]   --->   Operation 532 'fadd' 'add_3_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 533 [1/2] (8.41ns)   --->   "%mul8_3_6 = fmul i32 %fc_layer1_weights_6_load_3, i32 %bitcast_ln145_3" [./fully.h:29]   --->   Operation 533 'fmul' 'mul8_3_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 534 [1/2] (8.41ns)   --->   "%mul8_3_7 = fmul i32 %fc_layer1_weights_7_load_3, i32 %bitcast_ln145_3" [./fully.h:29]   --->   Operation 534 'fmul' 'mul8_3_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 535 [2/2] (8.41ns)   --->   "%mul8_3_8 = fmul i32 %fc_layer1_weights_8_load_3, i32 %bitcast_ln145_3" [./fully.h:29]   --->   Operation 535 'fmul' 'mul8_3_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 536 [2/2] (8.41ns)   --->   "%mul8_3_9 = fmul i32 %fc_layer1_weights_9_load_3, i32 %bitcast_ln145_3" [./fully.h:29]   --->   Operation 536 'fmul' 'mul8_3_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 12.6>
ST_27 : Operation 537 [1/2] (12.6ns)   --->   "%add_3_4 = fadd i32 %add_2_4, i32 %mul8_3_4" [./fully.h:29]   --->   Operation 537 'fadd' 'add_3_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 538 [1/2] (12.6ns)   --->   "%add_3_5 = fadd i32 %add_2_5, i32 %mul8_3_5" [./fully.h:29]   --->   Operation 538 'fadd' 'add_3_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 539 [2/2] (12.6ns)   --->   "%add_3_6 = fadd i32 %add_2_6, i32 %mul8_3_6" [./fully.h:29]   --->   Operation 539 'fadd' 'add_3_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 540 [2/2] (12.6ns)   --->   "%add_3_7 = fadd i32 %add_2_7, i32 %mul8_3_7" [./fully.h:29]   --->   Operation 540 'fadd' 'add_3_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 541 [1/2] (8.41ns)   --->   "%mul8_3_8 = fmul i32 %fc_layer1_weights_8_load_3, i32 %bitcast_ln145_3" [./fully.h:29]   --->   Operation 541 'fmul' 'mul8_3_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 542 [1/2] (8.41ns)   --->   "%mul8_3_9 = fmul i32 %fc_layer1_weights_9_load_3, i32 %bitcast_ln145_3" [./fully.h:29]   --->   Operation 542 'fmul' 'mul8_3_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 543 [1/1] (0.00ns)   --->   "%bitcast_ln145_4 = bitcast i32 %pool1_out5_read_4" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 543 'bitcast' 'bitcast_ln145_4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 544 [2/2] (8.41ns)   --->   "%mul8_4 = fmul i32 %fc_layer1_weights_0_load_4, i32 %bitcast_ln145_4" [./fully.h:29]   --->   Operation 544 'fmul' 'mul8_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 545 [2/2] (8.41ns)   --->   "%mul8_4_1 = fmul i32 %fc_layer1_weights_1_load_4, i32 %bitcast_ln145_4" [./fully.h:29]   --->   Operation 545 'fmul' 'mul8_4_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 12.6>
ST_28 : Operation 546 [1/2] (12.6ns)   --->   "%add_3_6 = fadd i32 %add_2_6, i32 %mul8_3_6" [./fully.h:29]   --->   Operation 546 'fadd' 'add_3_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 547 [1/2] (12.6ns)   --->   "%add_3_7 = fadd i32 %add_2_7, i32 %mul8_3_7" [./fully.h:29]   --->   Operation 547 'fadd' 'add_3_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 548 [2/2] (12.6ns)   --->   "%add_3_8 = fadd i32 %add_2_8, i32 %mul8_3_8" [./fully.h:29]   --->   Operation 548 'fadd' 'add_3_8' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 549 [2/2] (12.6ns)   --->   "%add_3_9 = fadd i32 %add_2_9, i32 %mul8_3_9" [./fully.h:29]   --->   Operation 549 'fadd' 'add_3_9' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 550 [1/2] (8.41ns)   --->   "%mul8_4 = fmul i32 %fc_layer1_weights_0_load_4, i32 %bitcast_ln145_4" [./fully.h:29]   --->   Operation 550 'fmul' 'mul8_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 551 [1/2] (8.41ns)   --->   "%mul8_4_1 = fmul i32 %fc_layer1_weights_1_load_4, i32 %bitcast_ln145_4" [./fully.h:29]   --->   Operation 551 'fmul' 'mul8_4_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 552 [2/2] (8.41ns)   --->   "%mul8_4_2 = fmul i32 %fc_layer1_weights_2_load_4, i32 %bitcast_ln145_4" [./fully.h:29]   --->   Operation 552 'fmul' 'mul8_4_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 553 [2/2] (8.41ns)   --->   "%mul8_4_3 = fmul i32 %fc_layer1_weights_3_load_4, i32 %bitcast_ln145_4" [./fully.h:29]   --->   Operation 553 'fmul' 'mul8_4_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 12.6>
ST_29 : Operation 554 [1/2] (12.6ns)   --->   "%add_3_8 = fadd i32 %add_2_8, i32 %mul8_3_8" [./fully.h:29]   --->   Operation 554 'fadd' 'add_3_8' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 555 [1/2] (12.6ns)   --->   "%add_3_9 = fadd i32 %add_2_9, i32 %mul8_3_9" [./fully.h:29]   --->   Operation 555 'fadd' 'add_3_9' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 556 [2/2] (12.6ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul8_4" [./fully.h:29]   --->   Operation 556 'fadd' 'add_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 557 [2/2] (12.6ns)   --->   "%add_4_1 = fadd i32 %add_3_1, i32 %mul8_4_1" [./fully.h:29]   --->   Operation 557 'fadd' 'add_4_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 558 [1/2] (8.41ns)   --->   "%mul8_4_2 = fmul i32 %fc_layer1_weights_2_load_4, i32 %bitcast_ln145_4" [./fully.h:29]   --->   Operation 558 'fmul' 'mul8_4_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 559 [1/2] (8.41ns)   --->   "%mul8_4_3 = fmul i32 %fc_layer1_weights_3_load_4, i32 %bitcast_ln145_4" [./fully.h:29]   --->   Operation 559 'fmul' 'mul8_4_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 560 [2/2] (8.41ns)   --->   "%mul8_4_4 = fmul i32 %fc_layer1_weights_4_load_4, i32 %bitcast_ln145_4" [./fully.h:29]   --->   Operation 560 'fmul' 'mul8_4_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 561 [2/2] (8.41ns)   --->   "%mul8_4_5 = fmul i32 %fc_layer1_weights_5_load_4, i32 %bitcast_ln145_4" [./fully.h:29]   --->   Operation 561 'fmul' 'mul8_4_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 12.6>
ST_30 : Operation 562 [1/2] (12.6ns)   --->   "%add_4 = fadd i32 %add_3, i32 %mul8_4" [./fully.h:29]   --->   Operation 562 'fadd' 'add_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 563 [1/2] (12.6ns)   --->   "%add_4_1 = fadd i32 %add_3_1, i32 %mul8_4_1" [./fully.h:29]   --->   Operation 563 'fadd' 'add_4_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 564 [2/2] (12.6ns)   --->   "%add_4_2 = fadd i32 %add_3_2, i32 %mul8_4_2" [./fully.h:29]   --->   Operation 564 'fadd' 'add_4_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 565 [2/2] (12.6ns)   --->   "%add_4_3 = fadd i32 %add_3_3, i32 %mul8_4_3" [./fully.h:29]   --->   Operation 565 'fadd' 'add_4_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 566 [1/2] (8.41ns)   --->   "%mul8_4_4 = fmul i32 %fc_layer1_weights_4_load_4, i32 %bitcast_ln145_4" [./fully.h:29]   --->   Operation 566 'fmul' 'mul8_4_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 567 [1/2] (8.41ns)   --->   "%mul8_4_5 = fmul i32 %fc_layer1_weights_5_load_4, i32 %bitcast_ln145_4" [./fully.h:29]   --->   Operation 567 'fmul' 'mul8_4_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 568 [2/2] (8.41ns)   --->   "%mul8_4_6 = fmul i32 %fc_layer1_weights_6_load_4, i32 %bitcast_ln145_4" [./fully.h:29]   --->   Operation 568 'fmul' 'mul8_4_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 569 [2/2] (8.41ns)   --->   "%mul8_4_7 = fmul i32 %fc_layer1_weights_7_load_4, i32 %bitcast_ln145_4" [./fully.h:29]   --->   Operation 569 'fmul' 'mul8_4_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 12.6>
ST_31 : Operation 570 [1/2] (12.6ns)   --->   "%add_4_2 = fadd i32 %add_3_2, i32 %mul8_4_2" [./fully.h:29]   --->   Operation 570 'fadd' 'add_4_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 571 [1/2] (12.6ns)   --->   "%add_4_3 = fadd i32 %add_3_3, i32 %mul8_4_3" [./fully.h:29]   --->   Operation 571 'fadd' 'add_4_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 572 [2/2] (12.6ns)   --->   "%add_4_4 = fadd i32 %add_3_4, i32 %mul8_4_4" [./fully.h:29]   --->   Operation 572 'fadd' 'add_4_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 573 [2/2] (12.6ns)   --->   "%add_4_5 = fadd i32 %add_3_5, i32 %mul8_4_5" [./fully.h:29]   --->   Operation 573 'fadd' 'add_4_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 574 [1/2] (8.41ns)   --->   "%mul8_4_6 = fmul i32 %fc_layer1_weights_6_load_4, i32 %bitcast_ln145_4" [./fully.h:29]   --->   Operation 574 'fmul' 'mul8_4_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 575 [1/2] (8.41ns)   --->   "%mul8_4_7 = fmul i32 %fc_layer1_weights_7_load_4, i32 %bitcast_ln145_4" [./fully.h:29]   --->   Operation 575 'fmul' 'mul8_4_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 576 [2/2] (8.41ns)   --->   "%mul8_4_8 = fmul i32 %fc_layer1_weights_8_load_4, i32 %bitcast_ln145_4" [./fully.h:29]   --->   Operation 576 'fmul' 'mul8_4_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 577 [2/2] (8.41ns)   --->   "%mul8_4_9 = fmul i32 %fc_layer1_weights_9_load_4, i32 %bitcast_ln145_4" [./fully.h:29]   --->   Operation 577 'fmul' 'mul8_4_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 12.6>
ST_32 : Operation 578 [1/2] (12.6ns)   --->   "%add_4_4 = fadd i32 %add_3_4, i32 %mul8_4_4" [./fully.h:29]   --->   Operation 578 'fadd' 'add_4_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 579 [1/2] (12.6ns)   --->   "%add_4_5 = fadd i32 %add_3_5, i32 %mul8_4_5" [./fully.h:29]   --->   Operation 579 'fadd' 'add_4_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 580 [2/2] (12.6ns)   --->   "%add_4_6 = fadd i32 %add_3_6, i32 %mul8_4_6" [./fully.h:29]   --->   Operation 580 'fadd' 'add_4_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 581 [2/2] (12.6ns)   --->   "%add_4_7 = fadd i32 %add_3_7, i32 %mul8_4_7" [./fully.h:29]   --->   Operation 581 'fadd' 'add_4_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 582 [1/2] (8.41ns)   --->   "%mul8_4_8 = fmul i32 %fc_layer1_weights_8_load_4, i32 %bitcast_ln145_4" [./fully.h:29]   --->   Operation 582 'fmul' 'mul8_4_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 583 [1/2] (8.41ns)   --->   "%mul8_4_9 = fmul i32 %fc_layer1_weights_9_load_4, i32 %bitcast_ln145_4" [./fully.h:29]   --->   Operation 583 'fmul' 'mul8_4_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 584 [1/1] (0.00ns)   --->   "%bitcast_ln145_5 = bitcast i32 %pool1_out5_read_5" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 584 'bitcast' 'bitcast_ln145_5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 585 [2/2] (8.41ns)   --->   "%mul8_5 = fmul i32 %fc_layer1_weights_0_load_5, i32 %bitcast_ln145_5" [./fully.h:29]   --->   Operation 585 'fmul' 'mul8_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 586 [2/2] (8.41ns)   --->   "%mul8_5_1 = fmul i32 %fc_layer1_weights_1_load_5, i32 %bitcast_ln145_5" [./fully.h:29]   --->   Operation 586 'fmul' 'mul8_5_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 12.6>
ST_33 : Operation 587 [1/2] (12.6ns)   --->   "%add_4_6 = fadd i32 %add_3_6, i32 %mul8_4_6" [./fully.h:29]   --->   Operation 587 'fadd' 'add_4_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 588 [1/2] (12.6ns)   --->   "%add_4_7 = fadd i32 %add_3_7, i32 %mul8_4_7" [./fully.h:29]   --->   Operation 588 'fadd' 'add_4_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 589 [2/2] (12.6ns)   --->   "%add_4_8 = fadd i32 %add_3_8, i32 %mul8_4_8" [./fully.h:29]   --->   Operation 589 'fadd' 'add_4_8' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 590 [2/2] (12.6ns)   --->   "%add_4_9 = fadd i32 %add_3_9, i32 %mul8_4_9" [./fully.h:29]   --->   Operation 590 'fadd' 'add_4_9' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 591 [1/2] (8.41ns)   --->   "%mul8_5 = fmul i32 %fc_layer1_weights_0_load_5, i32 %bitcast_ln145_5" [./fully.h:29]   --->   Operation 591 'fmul' 'mul8_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 592 [1/2] (8.41ns)   --->   "%mul8_5_1 = fmul i32 %fc_layer1_weights_1_load_5, i32 %bitcast_ln145_5" [./fully.h:29]   --->   Operation 592 'fmul' 'mul8_5_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 593 [2/2] (8.41ns)   --->   "%mul8_5_2 = fmul i32 %fc_layer1_weights_2_load_5, i32 %bitcast_ln145_5" [./fully.h:29]   --->   Operation 593 'fmul' 'mul8_5_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 594 [2/2] (8.41ns)   --->   "%mul8_5_3 = fmul i32 %fc_layer1_weights_3_load_5, i32 %bitcast_ln145_5" [./fully.h:29]   --->   Operation 594 'fmul' 'mul8_5_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 12.6>
ST_34 : Operation 595 [1/2] (12.6ns)   --->   "%add_4_8 = fadd i32 %add_3_8, i32 %mul8_4_8" [./fully.h:29]   --->   Operation 595 'fadd' 'add_4_8' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 596 [1/2] (12.6ns)   --->   "%add_4_9 = fadd i32 %add_3_9, i32 %mul8_4_9" [./fully.h:29]   --->   Operation 596 'fadd' 'add_4_9' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 597 [2/2] (12.6ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul8_5" [./fully.h:29]   --->   Operation 597 'fadd' 'add_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 598 [2/2] (12.6ns)   --->   "%add_5_1 = fadd i32 %add_4_1, i32 %mul8_5_1" [./fully.h:29]   --->   Operation 598 'fadd' 'add_5_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 599 [1/2] (8.41ns)   --->   "%mul8_5_2 = fmul i32 %fc_layer1_weights_2_load_5, i32 %bitcast_ln145_5" [./fully.h:29]   --->   Operation 599 'fmul' 'mul8_5_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 600 [1/2] (8.41ns)   --->   "%mul8_5_3 = fmul i32 %fc_layer1_weights_3_load_5, i32 %bitcast_ln145_5" [./fully.h:29]   --->   Operation 600 'fmul' 'mul8_5_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 601 [2/2] (8.41ns)   --->   "%mul8_5_4 = fmul i32 %fc_layer1_weights_4_load_5, i32 %bitcast_ln145_5" [./fully.h:29]   --->   Operation 601 'fmul' 'mul8_5_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 602 [2/2] (8.41ns)   --->   "%mul8_5_5 = fmul i32 %fc_layer1_weights_5_load_5, i32 %bitcast_ln145_5" [./fully.h:29]   --->   Operation 602 'fmul' 'mul8_5_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 12.6>
ST_35 : Operation 603 [1/2] (12.6ns)   --->   "%add_5 = fadd i32 %add_4, i32 %mul8_5" [./fully.h:29]   --->   Operation 603 'fadd' 'add_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 604 [1/2] (12.6ns)   --->   "%add_5_1 = fadd i32 %add_4_1, i32 %mul8_5_1" [./fully.h:29]   --->   Operation 604 'fadd' 'add_5_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 605 [2/2] (12.6ns)   --->   "%add_5_2 = fadd i32 %add_4_2, i32 %mul8_5_2" [./fully.h:29]   --->   Operation 605 'fadd' 'add_5_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 606 [2/2] (12.6ns)   --->   "%add_5_3 = fadd i32 %add_4_3, i32 %mul8_5_3" [./fully.h:29]   --->   Operation 606 'fadd' 'add_5_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 607 [1/2] (8.41ns)   --->   "%mul8_5_4 = fmul i32 %fc_layer1_weights_4_load_5, i32 %bitcast_ln145_5" [./fully.h:29]   --->   Operation 607 'fmul' 'mul8_5_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 608 [1/2] (8.41ns)   --->   "%mul8_5_5 = fmul i32 %fc_layer1_weights_5_load_5, i32 %bitcast_ln145_5" [./fully.h:29]   --->   Operation 608 'fmul' 'mul8_5_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 609 [2/2] (8.41ns)   --->   "%mul8_5_6 = fmul i32 %fc_layer1_weights_6_load_5, i32 %bitcast_ln145_5" [./fully.h:29]   --->   Operation 609 'fmul' 'mul8_5_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 610 [2/2] (8.41ns)   --->   "%mul8_5_7 = fmul i32 %fc_layer1_weights_7_load_5, i32 %bitcast_ln145_5" [./fully.h:29]   --->   Operation 610 'fmul' 'mul8_5_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 12.6>
ST_36 : Operation 611 [1/2] (12.6ns)   --->   "%add_5_2 = fadd i32 %add_4_2, i32 %mul8_5_2" [./fully.h:29]   --->   Operation 611 'fadd' 'add_5_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 612 [1/2] (12.6ns)   --->   "%add_5_3 = fadd i32 %add_4_3, i32 %mul8_5_3" [./fully.h:29]   --->   Operation 612 'fadd' 'add_5_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 613 [2/2] (12.6ns)   --->   "%add_5_4 = fadd i32 %add_4_4, i32 %mul8_5_4" [./fully.h:29]   --->   Operation 613 'fadd' 'add_5_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 614 [2/2] (12.6ns)   --->   "%add_5_5 = fadd i32 %add_4_5, i32 %mul8_5_5" [./fully.h:29]   --->   Operation 614 'fadd' 'add_5_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 615 [1/2] (8.41ns)   --->   "%mul8_5_6 = fmul i32 %fc_layer1_weights_6_load_5, i32 %bitcast_ln145_5" [./fully.h:29]   --->   Operation 615 'fmul' 'mul8_5_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 616 [1/2] (8.41ns)   --->   "%mul8_5_7 = fmul i32 %fc_layer1_weights_7_load_5, i32 %bitcast_ln145_5" [./fully.h:29]   --->   Operation 616 'fmul' 'mul8_5_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 617 [2/2] (8.41ns)   --->   "%mul8_5_8 = fmul i32 %fc_layer1_weights_8_load_5, i32 %bitcast_ln145_5" [./fully.h:29]   --->   Operation 617 'fmul' 'mul8_5_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 618 [2/2] (8.41ns)   --->   "%mul8_5_9 = fmul i32 %fc_layer1_weights_9_load_5, i32 %bitcast_ln145_5" [./fully.h:29]   --->   Operation 618 'fmul' 'mul8_5_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 12.6>
ST_37 : Operation 619 [1/2] (12.6ns)   --->   "%add_5_4 = fadd i32 %add_4_4, i32 %mul8_5_4" [./fully.h:29]   --->   Operation 619 'fadd' 'add_5_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 620 [1/2] (12.6ns)   --->   "%add_5_5 = fadd i32 %add_4_5, i32 %mul8_5_5" [./fully.h:29]   --->   Operation 620 'fadd' 'add_5_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 621 [2/2] (12.6ns)   --->   "%add_5_6 = fadd i32 %add_4_6, i32 %mul8_5_6" [./fully.h:29]   --->   Operation 621 'fadd' 'add_5_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 622 [2/2] (12.6ns)   --->   "%add_5_7 = fadd i32 %add_4_7, i32 %mul8_5_7" [./fully.h:29]   --->   Operation 622 'fadd' 'add_5_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 623 [1/2] (8.41ns)   --->   "%mul8_5_8 = fmul i32 %fc_layer1_weights_8_load_5, i32 %bitcast_ln145_5" [./fully.h:29]   --->   Operation 623 'fmul' 'mul8_5_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 624 [1/2] (8.41ns)   --->   "%mul8_5_9 = fmul i32 %fc_layer1_weights_9_load_5, i32 %bitcast_ln145_5" [./fully.h:29]   --->   Operation 624 'fmul' 'mul8_5_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 625 [1/1] (0.00ns)   --->   "%bitcast_ln145_6 = bitcast i32 %pool1_out5_read_6" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 625 'bitcast' 'bitcast_ln145_6' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 626 [2/2] (8.41ns)   --->   "%mul8_6 = fmul i32 %fc_layer1_weights_0_load_6, i32 %bitcast_ln145_6" [./fully.h:29]   --->   Operation 626 'fmul' 'mul8_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 627 [2/2] (8.41ns)   --->   "%mul8_6_1 = fmul i32 %fc_layer1_weights_1_load_6, i32 %bitcast_ln145_6" [./fully.h:29]   --->   Operation 627 'fmul' 'mul8_6_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 12.6>
ST_38 : Operation 628 [1/2] (12.6ns)   --->   "%add_5_6 = fadd i32 %add_4_6, i32 %mul8_5_6" [./fully.h:29]   --->   Operation 628 'fadd' 'add_5_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 629 [1/2] (12.6ns)   --->   "%add_5_7 = fadd i32 %add_4_7, i32 %mul8_5_7" [./fully.h:29]   --->   Operation 629 'fadd' 'add_5_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 630 [2/2] (12.6ns)   --->   "%add_5_8 = fadd i32 %add_4_8, i32 %mul8_5_8" [./fully.h:29]   --->   Operation 630 'fadd' 'add_5_8' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 631 [2/2] (12.6ns)   --->   "%add_5_9 = fadd i32 %add_4_9, i32 %mul8_5_9" [./fully.h:29]   --->   Operation 631 'fadd' 'add_5_9' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 632 [1/2] (8.41ns)   --->   "%mul8_6 = fmul i32 %fc_layer1_weights_0_load_6, i32 %bitcast_ln145_6" [./fully.h:29]   --->   Operation 632 'fmul' 'mul8_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 633 [1/2] (8.41ns)   --->   "%mul8_6_1 = fmul i32 %fc_layer1_weights_1_load_6, i32 %bitcast_ln145_6" [./fully.h:29]   --->   Operation 633 'fmul' 'mul8_6_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 634 [2/2] (8.41ns)   --->   "%mul8_6_2 = fmul i32 %fc_layer1_weights_2_load_6, i32 %bitcast_ln145_6" [./fully.h:29]   --->   Operation 634 'fmul' 'mul8_6_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 635 [2/2] (8.41ns)   --->   "%mul8_6_3 = fmul i32 %fc_layer1_weights_3_load_6, i32 %bitcast_ln145_6" [./fully.h:29]   --->   Operation 635 'fmul' 'mul8_6_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 12.6>
ST_39 : Operation 636 [1/2] (12.6ns)   --->   "%add_5_8 = fadd i32 %add_4_8, i32 %mul8_5_8" [./fully.h:29]   --->   Operation 636 'fadd' 'add_5_8' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 637 [1/2] (12.6ns)   --->   "%add_5_9 = fadd i32 %add_4_9, i32 %mul8_5_9" [./fully.h:29]   --->   Operation 637 'fadd' 'add_5_9' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 638 [2/2] (12.6ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul8_6" [./fully.h:29]   --->   Operation 638 'fadd' 'add_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 639 [2/2] (12.6ns)   --->   "%add_6_1 = fadd i32 %add_5_1, i32 %mul8_6_1" [./fully.h:29]   --->   Operation 639 'fadd' 'add_6_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 640 [1/2] (8.41ns)   --->   "%mul8_6_2 = fmul i32 %fc_layer1_weights_2_load_6, i32 %bitcast_ln145_6" [./fully.h:29]   --->   Operation 640 'fmul' 'mul8_6_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 641 [1/2] (8.41ns)   --->   "%mul8_6_3 = fmul i32 %fc_layer1_weights_3_load_6, i32 %bitcast_ln145_6" [./fully.h:29]   --->   Operation 641 'fmul' 'mul8_6_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 642 [2/2] (8.41ns)   --->   "%mul8_6_4 = fmul i32 %fc_layer1_weights_4_load_6, i32 %bitcast_ln145_6" [./fully.h:29]   --->   Operation 642 'fmul' 'mul8_6_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 643 [2/2] (8.41ns)   --->   "%mul8_6_5 = fmul i32 %fc_layer1_weights_5_load_6, i32 %bitcast_ln145_6" [./fully.h:29]   --->   Operation 643 'fmul' 'mul8_6_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 12.6>
ST_40 : Operation 644 [1/2] (12.6ns)   --->   "%add_6 = fadd i32 %add_5, i32 %mul8_6" [./fully.h:29]   --->   Operation 644 'fadd' 'add_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 645 [1/2] (12.6ns)   --->   "%add_6_1 = fadd i32 %add_5_1, i32 %mul8_6_1" [./fully.h:29]   --->   Operation 645 'fadd' 'add_6_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 646 [2/2] (12.6ns)   --->   "%add_6_2 = fadd i32 %add_5_2, i32 %mul8_6_2" [./fully.h:29]   --->   Operation 646 'fadd' 'add_6_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 647 [2/2] (12.6ns)   --->   "%add_6_3 = fadd i32 %add_5_3, i32 %mul8_6_3" [./fully.h:29]   --->   Operation 647 'fadd' 'add_6_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 648 [1/2] (8.41ns)   --->   "%mul8_6_4 = fmul i32 %fc_layer1_weights_4_load_6, i32 %bitcast_ln145_6" [./fully.h:29]   --->   Operation 648 'fmul' 'mul8_6_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 649 [1/2] (8.41ns)   --->   "%mul8_6_5 = fmul i32 %fc_layer1_weights_5_load_6, i32 %bitcast_ln145_6" [./fully.h:29]   --->   Operation 649 'fmul' 'mul8_6_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 650 [2/2] (8.41ns)   --->   "%mul8_6_6 = fmul i32 %fc_layer1_weights_6_load_6, i32 %bitcast_ln145_6" [./fully.h:29]   --->   Operation 650 'fmul' 'mul8_6_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 651 [2/2] (8.41ns)   --->   "%mul8_6_7 = fmul i32 %fc_layer1_weights_7_load_6, i32 %bitcast_ln145_6" [./fully.h:29]   --->   Operation 651 'fmul' 'mul8_6_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 12.6>
ST_41 : Operation 652 [1/2] (12.6ns)   --->   "%add_6_2 = fadd i32 %add_5_2, i32 %mul8_6_2" [./fully.h:29]   --->   Operation 652 'fadd' 'add_6_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 653 [1/2] (12.6ns)   --->   "%add_6_3 = fadd i32 %add_5_3, i32 %mul8_6_3" [./fully.h:29]   --->   Operation 653 'fadd' 'add_6_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 654 [2/2] (12.6ns)   --->   "%add_6_4 = fadd i32 %add_5_4, i32 %mul8_6_4" [./fully.h:29]   --->   Operation 654 'fadd' 'add_6_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 655 [2/2] (12.6ns)   --->   "%add_6_5 = fadd i32 %add_5_5, i32 %mul8_6_5" [./fully.h:29]   --->   Operation 655 'fadd' 'add_6_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 656 [1/2] (8.41ns)   --->   "%mul8_6_6 = fmul i32 %fc_layer1_weights_6_load_6, i32 %bitcast_ln145_6" [./fully.h:29]   --->   Operation 656 'fmul' 'mul8_6_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 657 [1/2] (8.41ns)   --->   "%mul8_6_7 = fmul i32 %fc_layer1_weights_7_load_6, i32 %bitcast_ln145_6" [./fully.h:29]   --->   Operation 657 'fmul' 'mul8_6_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 658 [2/2] (8.41ns)   --->   "%mul8_6_8 = fmul i32 %fc_layer1_weights_8_load_6, i32 %bitcast_ln145_6" [./fully.h:29]   --->   Operation 658 'fmul' 'mul8_6_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 659 [2/2] (8.41ns)   --->   "%mul8_6_9 = fmul i32 %fc_layer1_weights_9_load_6, i32 %bitcast_ln145_6" [./fully.h:29]   --->   Operation 659 'fmul' 'mul8_6_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 12.6>
ST_42 : Operation 660 [1/2] (12.6ns)   --->   "%add_6_4 = fadd i32 %add_5_4, i32 %mul8_6_4" [./fully.h:29]   --->   Operation 660 'fadd' 'add_6_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 661 [1/2] (12.6ns)   --->   "%add_6_5 = fadd i32 %add_5_5, i32 %mul8_6_5" [./fully.h:29]   --->   Operation 661 'fadd' 'add_6_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 662 [2/2] (12.6ns)   --->   "%add_6_6 = fadd i32 %add_5_6, i32 %mul8_6_6" [./fully.h:29]   --->   Operation 662 'fadd' 'add_6_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 663 [2/2] (12.6ns)   --->   "%add_6_7 = fadd i32 %add_5_7, i32 %mul8_6_7" [./fully.h:29]   --->   Operation 663 'fadd' 'add_6_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 664 [1/2] (8.41ns)   --->   "%mul8_6_8 = fmul i32 %fc_layer1_weights_8_load_6, i32 %bitcast_ln145_6" [./fully.h:29]   --->   Operation 664 'fmul' 'mul8_6_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 665 [1/2] (8.41ns)   --->   "%mul8_6_9 = fmul i32 %fc_layer1_weights_9_load_6, i32 %bitcast_ln145_6" [./fully.h:29]   --->   Operation 665 'fmul' 'mul8_6_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 666 [1/1] (0.00ns)   --->   "%bitcast_ln145_7 = bitcast i32 %pool1_out5_read_7" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 666 'bitcast' 'bitcast_ln145_7' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 667 [2/2] (8.41ns)   --->   "%mul8_7 = fmul i32 %fc_layer1_weights_0_load_7, i32 %bitcast_ln145_7" [./fully.h:29]   --->   Operation 667 'fmul' 'mul8_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 668 [2/2] (8.41ns)   --->   "%mul8_7_1 = fmul i32 %fc_layer1_weights_1_load_7, i32 %bitcast_ln145_7" [./fully.h:29]   --->   Operation 668 'fmul' 'mul8_7_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 12.6>
ST_43 : Operation 669 [1/2] (12.6ns)   --->   "%add_6_6 = fadd i32 %add_5_6, i32 %mul8_6_6" [./fully.h:29]   --->   Operation 669 'fadd' 'add_6_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 670 [1/2] (12.6ns)   --->   "%add_6_7 = fadd i32 %add_5_7, i32 %mul8_6_7" [./fully.h:29]   --->   Operation 670 'fadd' 'add_6_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 671 [2/2] (12.6ns)   --->   "%add_6_8 = fadd i32 %add_5_8, i32 %mul8_6_8" [./fully.h:29]   --->   Operation 671 'fadd' 'add_6_8' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 672 [2/2] (12.6ns)   --->   "%add_6_9 = fadd i32 %add_5_9, i32 %mul8_6_9" [./fully.h:29]   --->   Operation 672 'fadd' 'add_6_9' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 673 [1/2] (8.41ns)   --->   "%mul8_7 = fmul i32 %fc_layer1_weights_0_load_7, i32 %bitcast_ln145_7" [./fully.h:29]   --->   Operation 673 'fmul' 'mul8_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 674 [1/2] (8.41ns)   --->   "%mul8_7_1 = fmul i32 %fc_layer1_weights_1_load_7, i32 %bitcast_ln145_7" [./fully.h:29]   --->   Operation 674 'fmul' 'mul8_7_1' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 675 [2/2] (8.41ns)   --->   "%mul8_7_2 = fmul i32 %fc_layer1_weights_2_load_7, i32 %bitcast_ln145_7" [./fully.h:29]   --->   Operation 675 'fmul' 'mul8_7_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 676 [2/2] (8.41ns)   --->   "%mul8_7_3 = fmul i32 %fc_layer1_weights_3_load_7, i32 %bitcast_ln145_7" [./fully.h:29]   --->   Operation 676 'fmul' 'mul8_7_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 12.6>
ST_44 : Operation 677 [1/2] (12.6ns)   --->   "%add_6_8 = fadd i32 %add_5_8, i32 %mul8_6_8" [./fully.h:29]   --->   Operation 677 'fadd' 'add_6_8' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 678 [1/2] (12.6ns)   --->   "%add_6_9 = fadd i32 %add_5_9, i32 %mul8_6_9" [./fully.h:29]   --->   Operation 678 'fadd' 'add_6_9' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 679 [2/2] (12.6ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul8_7" [./fully.h:29]   --->   Operation 679 'fadd' 'add_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 680 [2/2] (12.6ns)   --->   "%add_7_1 = fadd i32 %add_6_1, i32 %mul8_7_1" [./fully.h:29]   --->   Operation 680 'fadd' 'add_7_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 681 [1/2] (8.41ns)   --->   "%mul8_7_2 = fmul i32 %fc_layer1_weights_2_load_7, i32 %bitcast_ln145_7" [./fully.h:29]   --->   Operation 681 'fmul' 'mul8_7_2' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 682 [1/2] (8.41ns)   --->   "%mul8_7_3 = fmul i32 %fc_layer1_weights_3_load_7, i32 %bitcast_ln145_7" [./fully.h:29]   --->   Operation 682 'fmul' 'mul8_7_3' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 683 [2/2] (8.41ns)   --->   "%mul8_7_4 = fmul i32 %fc_layer1_weights_4_load_7, i32 %bitcast_ln145_7" [./fully.h:29]   --->   Operation 683 'fmul' 'mul8_7_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 684 [2/2] (8.41ns)   --->   "%mul8_7_5 = fmul i32 %fc_layer1_weights_5_load_7, i32 %bitcast_ln145_7" [./fully.h:29]   --->   Operation 684 'fmul' 'mul8_7_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 13.3>
ST_45 : Operation 685 [1/2] (12.6ns)   --->   "%add_7 = fadd i32 %add_6, i32 %mul8_7" [./fully.h:29]   --->   Operation 685 'fadd' 'add_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 686 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 %add_7, i4 %output_addr_3" [./fully.h:29]   --->   Operation 686 'store' 'store_ln29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_45 : Operation 687 [1/2] (12.6ns)   --->   "%add_7_1 = fadd i32 %add_6_1, i32 %mul8_7_1" [./fully.h:29]   --->   Operation 687 'fadd' 'add_7_1' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 688 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 %add_7_1, i4 %output_addr_4" [./fully.h:29]   --->   Operation 688 'store' 'store_ln29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_45 : Operation 689 [2/2] (12.6ns)   --->   "%add_7_2 = fadd i32 %add_6_2, i32 %mul8_7_2" [./fully.h:29]   --->   Operation 689 'fadd' 'add_7_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 690 [2/2] (12.6ns)   --->   "%add_7_3 = fadd i32 %add_6_3, i32 %mul8_7_3" [./fully.h:29]   --->   Operation 690 'fadd' 'add_7_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 691 [1/2] (8.41ns)   --->   "%mul8_7_4 = fmul i32 %fc_layer1_weights_4_load_7, i32 %bitcast_ln145_7" [./fully.h:29]   --->   Operation 691 'fmul' 'mul8_7_4' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 692 [1/2] (8.41ns)   --->   "%mul8_7_5 = fmul i32 %fc_layer1_weights_5_load_7, i32 %bitcast_ln145_7" [./fully.h:29]   --->   Operation 692 'fmul' 'mul8_7_5' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 693 [2/2] (8.41ns)   --->   "%mul8_7_6 = fmul i32 %fc_layer1_weights_6_load_7, i32 %bitcast_ln145_7" [./fully.h:29]   --->   Operation 693 'fmul' 'mul8_7_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 694 [2/2] (8.41ns)   --->   "%mul8_7_7 = fmul i32 %fc_layer1_weights_7_load_7, i32 %bitcast_ln145_7" [./fully.h:29]   --->   Operation 694 'fmul' 'mul8_7_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 13.3>
ST_46 : Operation 695 [1/2] (12.6ns)   --->   "%add_7_2 = fadd i32 %add_6_2, i32 %mul8_7_2" [./fully.h:29]   --->   Operation 695 'fadd' 'add_7_2' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 696 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 %add_7_2, i4 %output_addr_5" [./fully.h:29]   --->   Operation 696 'store' 'store_ln29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_46 : Operation 697 [1/2] (12.6ns)   --->   "%add_7_3 = fadd i32 %add_6_3, i32 %mul8_7_3" [./fully.h:29]   --->   Operation 697 'fadd' 'add_7_3' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 698 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 %add_7_3, i4 %output_addr_6" [./fully.h:29]   --->   Operation 698 'store' 'store_ln29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_46 : Operation 699 [2/2] (12.6ns)   --->   "%add_7_4 = fadd i32 %add_6_4, i32 %mul8_7_4" [./fully.h:29]   --->   Operation 699 'fadd' 'add_7_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 700 [2/2] (12.6ns)   --->   "%add_7_5 = fadd i32 %add_6_5, i32 %mul8_7_5" [./fully.h:29]   --->   Operation 700 'fadd' 'add_7_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 701 [1/2] (8.41ns)   --->   "%mul8_7_6 = fmul i32 %fc_layer1_weights_6_load_7, i32 %bitcast_ln145_7" [./fully.h:29]   --->   Operation 701 'fmul' 'mul8_7_6' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 702 [1/2] (8.41ns)   --->   "%mul8_7_7 = fmul i32 %fc_layer1_weights_7_load_7, i32 %bitcast_ln145_7" [./fully.h:29]   --->   Operation 702 'fmul' 'mul8_7_7' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 703 [2/2] (8.41ns)   --->   "%mul8_7_8 = fmul i32 %fc_layer1_weights_8_load_7, i32 %bitcast_ln145_7" [./fully.h:29]   --->   Operation 703 'fmul' 'mul8_7_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 704 [2/2] (8.41ns)   --->   "%mul8_7_9 = fmul i32 %fc_layer1_weights_9_load_7, i32 %bitcast_ln145_7" [./fully.h:29]   --->   Operation 704 'fmul' 'mul8_7_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 13.3>
ST_47 : Operation 705 [1/2] (12.6ns)   --->   "%add_7_4 = fadd i32 %add_6_4, i32 %mul8_7_4" [./fully.h:29]   --->   Operation 705 'fadd' 'add_7_4' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 706 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 %add_7_4, i4 %output_addr_7" [./fully.h:29]   --->   Operation 706 'store' 'store_ln29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_47 : Operation 707 [1/2] (12.6ns)   --->   "%add_7_5 = fadd i32 %add_6_5, i32 %mul8_7_5" [./fully.h:29]   --->   Operation 707 'fadd' 'add_7_5' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 708 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 %add_7_5, i4 %output_addr_8" [./fully.h:29]   --->   Operation 708 'store' 'store_ln29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_47 : Operation 709 [2/2] (12.6ns)   --->   "%add_7_6 = fadd i32 %add_6_6, i32 %mul8_7_6" [./fully.h:29]   --->   Operation 709 'fadd' 'add_7_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 710 [2/2] (12.6ns)   --->   "%add_7_7 = fadd i32 %add_6_7, i32 %mul8_7_7" [./fully.h:29]   --->   Operation 710 'fadd' 'add_7_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 711 [1/2] (8.41ns)   --->   "%mul8_7_8 = fmul i32 %fc_layer1_weights_8_load_7, i32 %bitcast_ln145_7" [./fully.h:29]   --->   Operation 711 'fmul' 'mul8_7_8' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 712 [1/2] (8.41ns)   --->   "%mul8_7_9 = fmul i32 %fc_layer1_weights_9_load_7, i32 %bitcast_ln145_7" [./fully.h:29]   --->   Operation 712 'fmul' 'mul8_7_9' <Predicate = true> <Delay = 8.41> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.41> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 13.3>
ST_48 : Operation 713 [1/2] (12.6ns)   --->   "%add_7_6 = fadd i32 %add_6_6, i32 %mul8_7_6" [./fully.h:29]   --->   Operation 713 'fadd' 'add_7_6' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 714 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 %add_7_6, i4 %output_addr_9" [./fully.h:29]   --->   Operation 714 'store' 'store_ln29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_48 : Operation 715 [1/2] (12.6ns)   --->   "%add_7_7 = fadd i32 %add_6_7, i32 %mul8_7_7" [./fully.h:29]   --->   Operation 715 'fadd' 'add_7_7' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 716 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 %add_7_7, i4 %output_addr_10" [./fully.h:29]   --->   Operation 716 'store' 'store_ln29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_48 : Operation 717 [2/2] (12.6ns)   --->   "%add_7_8 = fadd i32 %add_6_8, i32 %mul8_7_8" [./fully.h:29]   --->   Operation 717 'fadd' 'add_7_8' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 718 [2/2] (12.6ns)   --->   "%add_7_9 = fadd i32 %add_6_9, i32 %mul8_7_9" [./fully.h:29]   --->   Operation 718 'fadd' 'add_7_9' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 13.3>
ST_49 : Operation 719 [1/1] (0.00ns)   --->   "%specpipeline_ln24 = specpipeline void @_ssdm_op_SpecPipeline, i32 64, i32 0, i32 0, i32 0, void @empty_10" [./fully.h:24]   --->   Operation 719 'specpipeline' 'specpipeline_ln24' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 720 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./fully.h:24]   --->   Operation 720 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 721 [1/2] (12.6ns)   --->   "%add_7_8 = fadd i32 %add_6_8, i32 %mul8_7_8" [./fully.h:29]   --->   Operation 721 'fadd' 'add_7_8' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 722 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 %add_7_8, i4 %output_addr_11" [./fully.h:29]   --->   Operation 722 'store' 'store_ln29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_49 : Operation 723 [1/2] (12.6ns)   --->   "%add_7_9 = fadd i32 %add_6_9, i32 %mul8_7_9" [./fully.h:29]   --->   Operation 723 'fadd' 'add_7_9' <Predicate = true> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 724 [1/1] (0.67ns)   --->   "%store_ln29 = store i32 %add_7_9, i4 %output_addr_12" [./fully.h:29]   --->   Operation 724 'store' 'store_ln29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_49 : Operation 725 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.preheader1" [./fully.h:22]   --->   Operation 725 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>

State 50 <SV = 6> <Delay = 0.42>
ST_50 : Operation 726 [1/1] (0.42ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 726 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 51 <SV = 7> <Delay = 0.79>
ST_51 : Operation 727 [1/1] (0.00ns)   --->   "%indvars_iv = phi i4 %add_ln33, void, i4 0, void %.preheader.preheader" [./fully.h:33]   --->   Operation 727 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 728 [1/1] (0.79ns)   --->   "%add_ln33 = add i4 %indvars_iv, i4 1" [./fully.h:33]   --->   Operation 728 'add' 'add_ln33' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 729 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 729 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 730 [1/1] (0.72ns)   --->   "%icmp_ln33 = icmp_eq  i4 %indvars_iv, i4 10" [./fully.h:33]   --->   Operation 730 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 731 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 731 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 732 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void, void" [./fully.h:33]   --->   Operation 732 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 733 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i4 %indvars_iv" [./fully.h:33]   --->   Operation 733 'zext' 'indvars_iv_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_51 : Operation 734 [1/1] (0.00ns)   --->   "%output_addr_2 = getelementptr i32 %output, i64 0, i64 %indvars_iv_cast" [./fully.h:35]   --->   Operation 734 'getelementptr' 'output_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_51 : Operation 735 [2/2] (0.67ns)   --->   "%output_load = load i4 %output_addr_2" [./fully.h:35]   --->   Operation 735 'load' 'output_load' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_51 : Operation 736 [1/1] (0.00ns)   --->   "%fc_layer1_bias_addr = getelementptr i32 %fc_layer1_bias, i64 0, i64 %indvars_iv_cast" [./fully.h:35]   --->   Operation 736 'getelementptr' 'fc_layer1_bias_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_51 : Operation 737 [2/2] (0.67ns)   --->   "%fc_layer1_bias_load = load i4 %fc_layer1_bias_addr" [./fully.h:35]   --->   Operation 737 'load' 'fc_layer1_bias_load' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 52 <SV = 8> <Delay = 13.3>
ST_52 : Operation 738 [1/2] (0.67ns)   --->   "%output_load = load i4 %output_addr_2" [./fully.h:35]   --->   Operation 738 'load' 'output_load' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_52 : Operation 739 [1/2] (0.67ns)   --->   "%fc_layer1_bias_load = load i4 %fc_layer1_bias_addr" [./fully.h:35]   --->   Operation 739 'load' 'fc_layer1_bias_load' <Predicate = (!icmp_ln33)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_52 : Operation 740 [2/2] (12.6ns)   --->   "%a_assign = fadd i32 %output_load, i32 %fc_layer1_bias_load" [./fully.h:35]   --->   Operation 740 'fadd' 'a_assign' <Predicate = (!icmp_ln33)> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 9> <Delay = 12.6>
ST_53 : Operation 741 [1/2] (12.6ns)   --->   "%a_assign = fadd i32 %output_load, i32 %fc_layer1_bias_load" [./fully.h:35]   --->   Operation 741 'fadd' 'a_assign' <Predicate = (!icmp_ln33)> <Delay = 12.6> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 12.6> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 10> <Delay = 12.0>
ST_54 : Operation 742 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [./fully.h:35]   --->   Operation 742 'specloopname' 'specloopname_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_54 : Operation 743 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast i32 %a_assign" [./headers1/activations.h:34]   --->   Operation 743 'bitcast' 'bitcast_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_54 : Operation 744 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln34, i32 23, i32 30" [./headers1/activations.h:34]   --->   Operation 744 'partselect' 'tmp' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_54 : Operation 745 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34" [./headers1/activations.h:34]   --->   Operation 745 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_54 : Operation 746 [1/1] (0.84ns)   --->   "%icmp_ln34 = icmp_ne  i8 %tmp, i8 255" [./headers1/activations.h:34]   --->   Operation 746 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 747 [1/1] (1.05ns)   --->   "%icmp_ln34_1 = icmp_eq  i23 %trunc_ln34, i23 0" [./headers1/activations.h:34]   --->   Operation 747 'icmp' 'icmp_ln34_1' <Predicate = (!icmp_ln33)> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%or_ln34 = or i1 %icmp_ln34_1, i1 %icmp_ln34" [./headers1/activations.h:34]   --->   Operation 748 'or' 'or_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 749 [1/1] (11.5ns)   --->   "%tmp_1 = fcmp_ogt  i32 %a_assign, i32 0" [./headers1/activations.h:34]   --->   Operation 749 'fcmp' 'tmp_1' <Predicate = (!icmp_ln33)> <Delay = 11.5> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 11.5> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln174)   --->   "%and_ln34 = and i1 %or_ln34, i1 %tmp_1" [./headers1/activations.h:34]   --->   Operation 750 'and' 'and_ln34' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 751 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln174 = select i1 %and_ln34, i32 %bitcast_ln34, i32 0" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 751 'select' 'select_ln174' <Predicate = (!icmp_ln33)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 752 [1/1] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_stream_V, i32 %select_ln174" [C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 752 'write' 'write_ln174' <Predicate = (!icmp_ln33)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_54 : Operation 753 [1/1] (0.00ns)   --->   "%br_ln33 = br void %.preheader" [./fully.h:33]   --->   Operation 753 'br' 'br_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 55 <SV = 11> <Delay = 0.00>
ST_55 : Operation 754 [1/1] (0.00ns)   --->   "%ret_ln37 = ret" [./fully.h:37]   --->   Operation 754 'ret' 'ret_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty') with incoming values : ('empty_22') [30]  (0.427 ns)

 <State 2>: 1.4ns
The critical path consists of the following:
	'phi' operation ('empty') with incoming values : ('empty_22') [30]  (0 ns)
	'add' operation ('empty_22') [31]  (0.797 ns)
	blocking operation 0.601 ns on control path)

 <State 3>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvars_iv17', ./fully.h:19) with incoming values : ('add_ln19', ./fully.h:19) [44]  (0.427 ns)

 <State 4>: 1.4ns
The critical path consists of the following:
	'phi' operation ('indvars_iv17', ./fully.h:19) with incoming values : ('add_ln19', ./fully.h:19) [44]  (0 ns)
	'add' operation ('add_ln19', ./fully.h:19) [45]  (0.797 ns)
	blocking operation 0.601 ns on control path)

 <State 5>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvars_iv14', ./fully.h:22) with incoming values : ('add_ln22', ./fully.h:22) [69]  (0.427 ns)

 <State 6>: 1.24ns
The critical path consists of the following:
	'phi' operation ('indvars_iv14', ./fully.h:22) with incoming values : ('add_ln22', ./fully.h:22) [69]  (0 ns)
	'getelementptr' operation ('fc_layer1_weights_0_addr', ./fully.h:29) [83]  (0 ns)
	'load' operation ('fc_layer1_weights_0_load', ./fully.h:29) on array 'fc_layer1_weights_0' [84]  (1.24 ns)

 <State 7>: 10.3ns
The critical path consists of the following:
	fifo read on port 'pool1_out5' (C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [81]  (1.84 ns)
	'fmul' operation ('mul8', ./fully.h:29) [85]  (8.42 ns)

 <State 8>: 8.42ns
The critical path consists of the following:
	'fmul' operation ('mul8', ./fully.h:29) [85]  (8.42 ns)

 <State 9>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add', ./fully.h:29) [87]  (12.7 ns)

 <State 10>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add', ./fully.h:29) [87]  (12.7 ns)

 <State 11>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_0_2', ./fully.h:29) [97]  (12.7 ns)

 <State 12>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_0_4', ./fully.h:29) [107]  (12.7 ns)

 <State 13>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_0_6', ./fully.h:29) [117]  (12.7 ns)

 <State 14>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_0_8', ./fully.h:29) [127]  (12.7 ns)

 <State 15>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_1', ./fully.h:29) [140]  (12.7 ns)

 <State 16>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_1_2', ./fully.h:29) [148]  (12.7 ns)

 <State 17>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_1_4', ./fully.h:29) [156]  (12.7 ns)

 <State 18>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_1_6', ./fully.h:29) [164]  (12.7 ns)

 <State 19>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_1_8', ./fully.h:29) [172]  (12.7 ns)

 <State 20>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_2', ./fully.h:29) [184]  (12.7 ns)

 <State 21>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_2_2', ./fully.h:29) [192]  (12.7 ns)

 <State 22>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_2_4', ./fully.h:29) [200]  (12.7 ns)

 <State 23>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_2_6', ./fully.h:29) [208]  (12.7 ns)

 <State 24>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_2_8', ./fully.h:29) [216]  (12.7 ns)

 <State 25>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_3', ./fully.h:29) [228]  (12.7 ns)

 <State 26>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_3_2', ./fully.h:29) [236]  (12.7 ns)

 <State 27>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_3_4', ./fully.h:29) [244]  (12.7 ns)

 <State 28>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_3_6', ./fully.h:29) [252]  (12.7 ns)

 <State 29>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_3_8', ./fully.h:29) [260]  (12.7 ns)

 <State 30>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_4', ./fully.h:29) [273]  (12.7 ns)

 <State 31>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_4_2', ./fully.h:29) [281]  (12.7 ns)

 <State 32>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_4_4', ./fully.h:29) [289]  (12.7 ns)

 <State 33>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_4_6', ./fully.h:29) [297]  (12.7 ns)

 <State 34>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_4_8', ./fully.h:29) [305]  (12.7 ns)

 <State 35>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_5', ./fully.h:29) [317]  (12.7 ns)

 <State 36>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_5_2', ./fully.h:29) [325]  (12.7 ns)

 <State 37>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_5_4', ./fully.h:29) [333]  (12.7 ns)

 <State 38>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_5_6', ./fully.h:29) [341]  (12.7 ns)

 <State 39>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_5_8', ./fully.h:29) [349]  (12.7 ns)

 <State 40>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_6', ./fully.h:29) [361]  (12.7 ns)

 <State 41>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_6_2', ./fully.h:29) [369]  (12.7 ns)

 <State 42>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_6_4', ./fully.h:29) [377]  (12.7 ns)

 <State 43>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_6_6', ./fully.h:29) [385]  (12.7 ns)

 <State 44>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('add_6_8', ./fully.h:29) [393]  (12.7 ns)

 <State 45>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add_7', ./fully.h:29) [405]  (12.7 ns)
	'store' operation ('store_ln29', ./fully.h:29) of variable 'add_7', ./fully.h:29 on array 'output', ./fully.h:16 [406]  (0.677 ns)

 <State 46>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add_7_2', ./fully.h:29) [415]  (12.7 ns)
	'store' operation ('store_ln29', ./fully.h:29) of variable 'add_7_2', ./fully.h:29 on array 'output', ./fully.h:16 [416]  (0.677 ns)

 <State 47>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add_7_4', ./fully.h:29) [425]  (12.7 ns)
	'store' operation ('store_ln29', ./fully.h:29) of variable 'add_7_4', ./fully.h:29 on array 'output', ./fully.h:16 [426]  (0.677 ns)

 <State 48>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add_7_6', ./fully.h:29) [435]  (12.7 ns)
	'store' operation ('store_ln29', ./fully.h:29) of variable 'add_7_6', ./fully.h:29 on array 'output', ./fully.h:16 [436]  (0.677 ns)

 <State 49>: 13.3ns
The critical path consists of the following:
	'fadd' operation ('add_7_8', ./fully.h:29) [445]  (12.7 ns)
	'store' operation ('store_ln29', ./fully.h:29) of variable 'add_7_8', ./fully.h:29 on array 'output', ./fully.h:16 [446]  (0.677 ns)

 <State 50>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvars_iv', ./fully.h:33) with incoming values : ('add_ln33', ./fully.h:33) [456]  (0.427 ns)

 <State 51>: 0.797ns
The critical path consists of the following:
	'phi' operation ('indvars_iv', ./fully.h:33) with incoming values : ('add_ln33', ./fully.h:33) [456]  (0 ns)
	'add' operation ('add_ln33', ./fully.h:33) [457]  (0.797 ns)

 <State 52>: 13.3ns
The critical path consists of the following:
	'load' operation ('output_load', ./fully.h:35) on array 'output', ./fully.h:16 [466]  (0.677 ns)
	'fadd' operation ('a', ./fully.h:35) [469]  (12.7 ns)

 <State 53>: 12.7ns
The critical path consists of the following:
	'fadd' operation ('a', ./fully.h:35) [469]  (12.7 ns)

 <State 54>: 12ns
The critical path consists of the following:
	'fcmp' operation ('tmp_1', ./headers1/activations.h:34) [476]  (11.6 ns)
	'and' operation ('and_ln34', ./headers1/activations.h:34) [477]  (0 ns)
	'select' operation ('select_ln174', C:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [478]  (0.449 ns)

 <State 55>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
