# 0 "/home/edge/zephyrproject/zephyr/misc/empty_file.c"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "/home/edge/zephyrproject/zephyr/boards/silabs/dev_kits/sltb010a/sltb010a.dts" 1






/dts-v1/;
# 1 "/home/edge/zephyrproject/zephyr/dts/arm/silabs/efr32bg22.dtsi" 1 3 4






# 1 "/home/edge/zephyrproject/zephyr/dts/arm/silabs/efr32bg2x.dtsi" 1 3 4






# 1 "/home/edge/zephyrproject/zephyr/dts/arm/armv8-m.dtsi" 1 3 4


# 1 "/home/edge/zephyrproject/zephyr/dts/common/skeleton.dtsi" 1 3 4
# 9 "/home/edge/zephyrproject/zephyr/dts/common/skeleton.dtsi" 3 4
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
};
# 4 "/home/edge/zephyrproject/zephyr/dts/arm/armv8-m.dtsi" 2 3 4

/ {
 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&nvic>;
  ranges;

  nvic: interrupt-controller@e000e100 {
   #address-cells = <1>;
   compatible = "arm,v8m-nvic";
   reg = <0xe000e100 0xc00>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  systick: timer@e000e010 {
   compatible = "arm,armv8m-systick";
   reg = <0xe000e010 0x10>;
  };
 };
};
# 8 "/home/edge/zephyrproject/zephyr/dts/arm/silabs/efr32bg2x.dtsi" 2 3 4
# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/gpio/gpio.h" 1 3 4
# 9 "/home/edge/zephyrproject/zephyr/dts/arm/silabs/efr32bg2x.dtsi" 2 3 4
# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/i2c/i2c.h" 1 3 4
# 10 "/home/edge/zephyrproject/zephyr/dts/arm/silabs/efr32bg2x.dtsi" 2 3 4
# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/pinctrl/gecko-pinctrl.h" 1 3 4
# 11 "/home/edge/zephyrproject/zephyr/dts/arm/silabs/efr32bg2x.dtsi" 2 3 4
# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/adc/adc.h" 1 3 4
# 9 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/adc/adc.h" 3 4
# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/dt-util.h" 1 3 4
# 19 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/dt-util.h" 3 4
# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/sys/util_macro.h" 1 3 4
# 34 "/home/edge/zephyrproject/zephyr/include/zephyr/sys/util_macro.h" 3 4
# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 1 3 4
# 18 "/home/edge/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/sys/util_loops.h" 1 3 4
# 1083 "/home/edge/zephyrproject/zephyr/include/zephyr/sys/util_loops.h" 3 4
# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/sys/util_listify.h" 1 3 4
# 1084 "/home/edge/zephyrproject/zephyr/include/zephyr/sys/util_loops.h" 2 3 4
# 19 "/home/edge/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 162 "/home/edge/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/sys/util_internal_is_eq.h" 1 3 4
# 163 "/home/edge/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 193 "/home/edge/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/sys/util_internal_util_inc.h" 1 3 4
# 194 "/home/edge/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 2 3 4


# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/sys/util_internal_util_dec.h" 1 3 4
# 197 "/home/edge/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 2 3 4


# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/sys/util_internal_util_x2.h" 1 3 4
# 200 "/home/edge/zephyrproject/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 35 "/home/edge/zephyrproject/zephyr/include/zephyr/sys/util_macro.h" 2 3 4
# 20 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/dt-util.h" 2 3 4
# 10 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/adc/adc.h" 2 3 4
# 12 "/home/edge/zephyrproject/zephyr/dts/arm/silabs/efr32bg2x.dtsi" 2 3 4
# 1 "/home/edge/zephyrproject/zephyr/dts/common/freq.h" 1 3 4
# 13 "/home/edge/zephyrproject/zephyr/dts/arm/silabs/efr32bg2x.dtsi" 2 3 4

/ {
 chosen {
  zephyr,flash-controller = &msc;
  zephyr,entropy = &trng;
 };

 clocks {
  sysclk: sysclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&hfrcodpll>;
  };
  hclk: hclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&sysclk>;

   clock-div = <1>;
  };
  pclk: pclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&hclk>;

   clock-div = <2>;
  };
  lspclk: lspclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&pclk>;

   clock-div = <2>;
  };
  hclkdiv1024: hclkdiv1024 {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&hclk>;

   clock-div = <1024>;
  };
  traceclk: traceclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&sysclk>;

   clock-div = <1>;
  };
  em01grpaclk: em01grpaclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&hfrcodpll>;
  };
  em01grpbclk: em01grpbclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&hfrcodpll>;
  };
  iadcclk: iadcclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&em01grpaclk>;
  };
  em23grpaclk: em23grpaclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&lfrco>;
  };
  em4grpaclk: em4grpaclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&lfrco>;
  };
  rtccclk: rtccclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&lfrco>;
  };
  wdog0clk: wdog0clk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&lfrco>;
  };
  systickclk: systickclk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&hclk>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-m33";
   reg = <0>;
# 125 "/home/edge/zephyrproject/zephyr/dts/arm/silabs/efr32bg2x.dtsi" 3 4
   cpu-power-states = <&pstate_em1 &pstate_em2 &pstate_em3>;
  };

  power-states {




   pstate_em1: em1 {
    compatible = "zephyr,power-state";
    power-state-name = "runtime-idle";

   };





   pstate_em2: em2 {
    compatible = "zephyr,power-state";
    power-state-name = "suspend-to-idle";
   };







   pstate_em3: em3 {
    compatible = "zephyr,power-state";
    power-state-name = "standby";
   };
  };
 };

 sram0: memory@20000000 {
  compatible = "mmio-sram";
 };

 soc {
  cmu: clock@50008000 {
   compatible = "silabs,series-clock";
   reg = <0x50008000 0x4000>;
   interrupt-names = "cmu";
   status = "okay";
   #clock-cells = <2>;
  };

  fsrco: fsrco@50018000 {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   reg = <0x50018000 0x4000>;
   clock-frequency = <(((20) * 1000) * 1000)>;
  };

  clk_hfxo: hfxo: hfxo@5000c000 {
   #clock-cells = <0>;
   compatible = "silabs,hfxo";
   reg = <0x5000c000 0x4000>;
   clock-frequency = <((38400) * 1000)>;
   ctune = <140>;
   precision = <50>;
   status = "disabled";
  };

  lfxo: lfxo@50020000 {
   #clock-cells = <0>;
   compatible = "silabs,series2-lfxo";
   reg = <0x50020000 0x4000>;
   clock-frequency = <32768>;
   ctune = <63>;
   precision = <50>;
   timeout = <4096>;
   status = "disabled";
  };

  hfrcodpll: hfrcodpll@50010000 {
   #clock-cells = <0>;
   compatible = "silabs,series2-hfrcodpll";
   reg = <0x50010000 0x4000>;
   clock-frequency = <(((19) * 1000) * 1000)>;
  };

  lfrco: lfrco@50024000 {
   #clock-cells = <0>;
   compatible = "silabs,series2-lfrco";
   reg = <0x50024000 0x4000>;
   clock-frequency = <32768>;
  };

  ulfrco: ulfrco@50028000 {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   reg = <0x50028000 0x4000>;
   clock-frequency = <1000>;
  };

  msc: flash-controller@50030000 {
   compatible = "silabs,gecko-flash-controller";
   reg = <0x50030000 0xC69>;
   interrupts = <49 0>;

   #address-cells = <1>;
   #size-cells = <1>;
  };

  usart0: usart@5005c000 {
   compatible = "silabs,usart-spi";
   reg = <0x5005C000 0x400>;
   interrupt-names = "rx", "tx";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  usart1: usart@50060000 {
   compatible = "silabs,usart-uart";
   reg = <0x50060000 0x400>;
   interrupt-names = "rx", "tx";
   status = "disabled";
  };

  burtc0: burtc@50064000 {
   compatible = "silabs,gecko-burtc";
   reg = <0x50064000 0x3034>;
   status = "disabled";
  };

  rtcc0: stimer0: rtcc@58000000 {
   compatible = "silabs,gecko-stimer";
   reg = <0x58000000 0x3054>;
   clock-frequency = <32768>;
   prescaler = <1>;
   status = "disabled";
  };

  trng: trng@4c021000 {
   compatible = "silabs,gecko-trng";
   reg = <0x4C021000 0x1000>;
   status = "disabled";
   interrupts = <0x1 0x0>;
  };

  i2c0: i2c@5a010000 {
   compatible = "silabs,gecko-i2c";
   clock-frequency = <100000>;
   reg = <0x5a010000 0x3044>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  i2c1: i2c@50068000 {
   compatible = "silabs,gecko-i2c";
   clock-frequency = <100000>;
   reg = <0x50068000 0x3044>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  gpio: gpio@5003c000 {
   compatible = "silabs,gecko-gpio";
   reg = <0x5003C000 0x440>;
   interrupt-names = "GPIO_EVEN", "GPIO_ODD";

   ranges;
   #address-cells = <1>;
   #size-cells = <1>;

   gpioa: gpio@5003c000 {
    compatible = "silabs,gecko-gpio-port";
    reg = <0x5003C000 0x30>;
    gpio-controller;
    #gpio-cells = <2>;
    status = "disabled";
   };

   gpiob: gpio@5003c030 {
    compatible = "silabs,gecko-gpio-port";
    reg = <0x5003C030 0x30>;
    gpio-controller;
    #gpio-cells = <2>;
    status = "disabled";
   };

   gpioc: gpio@5003c060 {
    compatible = "silabs,gecko-gpio-port";
    reg = <0x5003C060 0x30>;
    gpio-controller;
    #gpio-cells = <2>;
    status = "disabled";
   };

   gpiod: gpio@5003c090 {
    compatible = "silabs,gecko-gpio-port";
    reg = <0x5003C090 0x30>;
    gpio-controller;
    #gpio-cells = <2>;
    status = "disabled";
   };

   gpiof: gpio@5003c0c0 {
    compatible = "silabs,gecko-gpio-port";
    reg = <0x5003C0C0 0x30>;
    gpio-controller;
    #gpio-cells = <2>;
    status = "disabled";
   };

  };

  pinctrl: pin-controller@5003c440 {
   compatible = "silabs,dbus-pinctrl";
   reg = <0x5003c440 0xbc0>, <0x5003c320 0x40>;
   reg-names = "dbus", "abus";
  };

  dma0: dma@40040000{
   compatible = "silabs,ldma";
   reg = <0x40040000 0x4000>;
   #dma-cells = <1>;
   dma_channels = <8>;
   status = "disabled";
  };

  wdog0: wdog@4a018000 {
   compatible = "silabs,gecko-wdog";
   reg = <0x4A018000 0x3028>;
   peripheral-id = <0>;
   interrupts = <43 0>;
   status = "disabled";
  };

  adc0: adc@5a004000 {
   compatible = "silabs,gecko-iadc";
   reg = <0x5a004000 0x4000>;
   interrupts = <48 0>;
   status = "disabled";
   #io-channel-cells = <1>;
  };

  dcdc: dcdc@50094000 {
   compatible = "silabs,series2-dcdc";
   reg = <0x50094000 0x4000>;
   status = "disabled";
  };

  radio: radio@b0000000 {
   compatible = "silabs,series2-radio";
   reg = <0xb0000000 0x1000000>;
   pa-initial-power-dbm = <10>;
   pa-ramp-time-us = <2>;
   pa-voltage-mv = <3300>;
   pa-2p4ghz = "highest";

   bt_hci_silabs: bt_hci_silabs {
    compatible = "silabs,bt-hci-efr32";
    status = "disabled";
   };
  };
 };
};

&nvic {
 arm,num-irq-priority-bits = <4>;
};
# 8 "/home/edge/zephyrproject/zephyr/dts/arm/silabs/efr32bg22.dtsi" 2 3 4
# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/clock/silabs/xg22-clock.h" 1 3 4
# 14 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/clock/silabs/xg22-clock.h" 3 4
# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/clock/silabs/common-clock.h" 1 3 4
# 15 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/clock/silabs/xg22-clock.h" 2 3 4
# 9 "/home/edge/zephyrproject/zephyr/dts/arm/silabs/efr32bg22.dtsi" 2 3 4
# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/dma/silabs/xg22-dma.h" 1 3 4
# 10 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/dma/silabs/xg22-dma.h" 3 4
# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/dma/silabs/common-dma.h" 1 3 4
# 11 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/dma/silabs/xg22-dma.h" 2 3 4
# 10 "/home/edge/zephyrproject/zephyr/dts/arm/silabs/efr32bg22.dtsi" 2 3 4
# 1 "/home/edge/zephyrproject/zephyr/dts/common/mem.h" 1 3 4
# 11 "/home/edge/zephyrproject/zephyr/dts/arm/silabs/efr32bg22.dtsi" 2 3 4

/ {
 clocks {
  euart0clk: euart0clk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&em01grpaclk>;
  };
 };

 soc {
  clkin0: clkin0@5003c454 {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   reg = <0x5003c454 0x4>;
   clock-frequency = <(((38) * 1000) * 1000)>;
  };
 };
};

&cmu {
 interrupts = <46 0>;
};

&hfxo {
 interrupts = <44 0>;
 interrupt-names = "hfxo";
};

&msc {
 flash0: flash@0 {
  compatible = "soc-nv-flash";
  write-block-size = <4>;
  erase-block-size = <8192>;
  reg = <0x0 ((512) * 1024)>;
 };
};

&sram0 {
 reg = <0x20000000 ((32) * 1024)>;
};

&gpio {
 interrupts = <10 2 18 2>;
 clocks = <&cmu ((((0) * ((0x1C0UL) & -(0x1C0UL))) & (0x1C0UL)) | (((26) * ((0x03FUL) & -(0x03FUL))) & (0x03FUL))) 3>;
};

&dma0 {
 interrupts = <21 0>;
};

&i2c0 {
 interrupts = <27 0>;
 clocks = <&cmu ((((0) * ((0x1C0UL) & -(0x1C0UL))) & (0x1C0UL)) | (((14) * ((0x03FUL) & -(0x03FUL))) & (0x03FUL))) 4>;
};

&i2c1 {
 interrupts = <28 0>;
 clocks = <&cmu ((((0) * ((0x1C0UL) & -(0x1C0UL))) & (0x1C0UL)) | (((15) * ((0x03FUL) & -(0x03FUL))) & (0x03FUL))) 3>;
};

&usart0 {
 interrupts = <13 0>, <14 0>;
 clocks = <&cmu ((((0) * ((0x1C0UL) & -(0x1C0UL))) & (0x1C0UL)) | (((8) * ((0x03FUL) & -(0x03FUL))) & (0x03FUL))) 3>;
};

&usart1 {
 interrupts = <15 0>, <16 0>;
 clocks = <&cmu ((((0) * ((0x1C0UL) & -(0x1C0UL))) & (0x1C0UL)) | (((9) * ((0x03FUL) & -(0x03FUL))) & (0x03FUL))) 3>;
};

&burtc0 {
 interrupts = <18 0>;
 clocks = <&cmu ((((0) * ((0x1C0UL) & -(0x1C0UL))) & (0x1C0UL)) | (((29) * ((0x03FUL) & -(0x03FUL))) & (0x03FUL))) 13>;
};

&rtcc0 {
 interrupts = <12 0>;
 interrupt-names = "rtcc";
 clocks = <&cmu ((((0) * ((0x1C0UL) & -(0x1C0UL))) & (0x1C0UL)) | (((30) * ((0x03FUL) & -(0x03FUL))) & (0x03FUL))) 18>;
};

&dcdc {
 interrupts = <61 0>;
};

&radio {
 interrupts = <31 0>, <32 0>, <33 0>, <34 0>, <35 0>, <36 0>,
       <37 0>, <38 0>, <39 0>, <40 0>, <41 0>, <42 0>;
 interrupt-names = "agc", "bufc", "frc_pri", "frc", "modem", "protimer",
       "rac_rsm", "rac_seq", "rdmailbox", "rfsense", "prortc",
       "synth";
};
# 9 "/home/edge/zephyrproject/zephyr/boards/silabs/dev_kits/sltb010a/sltb010a.dts" 2
# 1 "/home/edge/zephyrproject/zephyr/boards/silabs/dev_kits/sltb010a/sltb010a-pinctrl.dtsi" 1






# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/pinctrl/silabs/xg22-pinctrl.h" 1 3 4
# 14 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/pinctrl/silabs/xg22-pinctrl.h" 3 4
# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/pinctrl/silabs-pinctrl-dbus.h" 1 3 4
# 15 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/pinctrl/silabs/xg22-pinctrl.h" 2 3 4
# 8 "/home/edge/zephyrproject/zephyr/boards/silabs/dev_kits/sltb010a/sltb010a-pinctrl.dtsi" 2

&pinctrl {
 usart0_default: usart0_default {
  group0 {
   pins = <((((0x2) * ((0x0000000FUL) & -(0x0000000FUL))) & (0x0000000FUL)) | (((0x0) * ((0x000000F0UL) & -(0x000000F0UL))) & (0x000000F0UL)) | (((119) * ((0x0003FF00UL) & -(0x0003FF00UL))) & (0x0003FF00UL)) | (((1) * ((0x00040000UL) & -(0x00040000UL))) & (0x00040000UL)) | (((4) * ((0x00F80000UL) & -(0x00F80000UL))) & (0x00F80000UL)) | (((6) * ((0x1F000000UL) & -(0x1F000000UL))) & (0x1F000000UL)))>, <((((0x2) * ((0x0000000FUL) & -(0x0000000FUL))) & (0x0000000FUL)) | (((0x2) * ((0x000000F0UL) & -(0x000000F0UL))) & (0x000000F0UL)) | (((119) * ((0x0003FF00UL) & -(0x0003FF00UL))) & (0x0003FF00UL)) | (((1) * ((0x00040000UL) & -(0x00040000UL))) & (0x00040000UL)) | (((3) * ((0x00F80000UL) & -(0x00F80000UL))) & (0x00F80000UL)) | (((5) * ((0x1F000000UL) & -(0x1F000000UL))) & (0x1F000000UL)))>;
   drive-push-pull;
   output-high;
  };
  group1 {
   pins = <((((0x2) * ((0x0000000FUL) & -(0x0000000FUL))) & (0x0000000FUL)) | (((0x1) * ((0x000000F0UL) & -(0x000000F0UL))) & (0x000000F0UL)) | (((119) * ((0x0003FF00UL) & -(0x0003FF00UL))) & (0x0003FF00UL)) | (((1) * ((0x00040000UL) & -(0x00040000UL))) & (0x00040000UL)) | (((2) * ((0x00F80000UL) & -(0x00F80000UL))) & (0x00F80000UL)) | (((4) * ((0x1F000000UL) & -(0x1F000000UL))) & (0x1F000000UL)))>;
   input-enable;
  };
 };

 usart1_default: usart1_default {
  group0 {
   pins = <((((0x0) * ((0x0000000FUL) & -(0x0000000FUL))) & (0x0000000FUL)) | (((0x5) * ((0x000000F0UL) & -(0x000000F0UL))) & (0x000000F0UL)) | (((127) * ((0x0003FF00UL) & -(0x0003FF00UL))) & (0x0003FF00UL)) | (((1) * ((0x00040000UL) & -(0x00040000UL))) & (0x00040000UL)) | (((4) * ((0x00F80000UL) & -(0x00F80000UL))) & (0x00F80000UL)) | (((6) * ((0x1F000000UL) & -(0x1F000000UL))) & (0x1F000000UL)))>;
   drive-push-pull;
   output-high;
  };
  group1 {
   pins = <((((0x0) * ((0x0000000FUL) & -(0x0000000FUL))) & (0x0000000FUL)) | (((0x6) * ((0x000000F0UL) & -(0x000000F0UL))) & (0x000000F0UL)) | (((127) * ((0x0003FF00UL) & -(0x0003FF00UL))) & (0x0003FF00UL)) | (((1) * ((0x00040000UL) & -(0x00040000UL))) & (0x00040000UL)) | (((2) * ((0x00F80000UL) & -(0x00F80000UL))) & (0x00F80000UL)) | (((4) * ((0x1F000000UL) & -(0x1F000000UL))) & (0x1F000000UL)))>;
   input-enable;
   silabs,input-filter;
  };
 };

 i2c0_default: i2c0_default {
  group0 {
   pins = <((((0x3) * ((0x0000000FUL) & -(0x0000000FUL))) & (0x0000000FUL)) | (((0x2) * ((0x000000F0UL) & -(0x000000F0UL))) & (0x000000F0UL)) | (((20) * ((0x0003FF00UL) & -(0x0003FF00UL))) & (0x0003FF00UL)) | (((1) * ((0x00040000UL) & -(0x00040000UL))) & (0x00040000UL)) | (((1) * ((0x00F80000UL) & -(0x00F80000UL))) & (0x00F80000UL)) | (((2) * ((0x1F000000UL) & -(0x1F000000UL))) & (0x1F000000UL)))>, <((((0x3) * ((0x0000000FUL) & -(0x0000000FUL))) & (0x0000000FUL)) | (((0x3) * ((0x000000F0UL) & -(0x000000F0UL))) & (0x000000F0UL)) | (((20) * ((0x0003FF00UL) & -(0x0003FF00UL))) & (0x0003FF00UL)) | (((1) * ((0x00040000UL) & -(0x00040000UL))) & (0x00040000UL)) | (((0) * ((0x00F80000UL) & -(0x00F80000UL))) & (0x00F80000UL)) | (((1) * ((0x1F000000UL) & -(0x1F000000UL))) & (0x1F000000UL)))>;
   drive-open-drain;
   bias-pull-up;
  };
 };
};
# 10 "/home/edge/zephyrproject/zephyr/boards/silabs/dev_kits/sltb010a/sltb010a.dts" 2
# 1 "/home/edge/zephyrproject/zephyr/boards/silabs/dev_kits/sltb010a/thunderboard.dtsi" 1






# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/input/input-event-codes.h" 1 3 4
# 8 "/home/edge/zephyrproject/zephyr/boards/silabs/dev_kits/sltb010a/thunderboard.dtsi" 2

/ {
 chosen {
  zephyr,bt-c2h-uart = &usart1;
  zephyr,console = &usart1;
  zephyr,shell-uart = &usart1;
  zephyr,uart-pipe = &usart1;
  zephyr,sram = &sram0;
  zephyr,flash = &flash0;
 };

 leds {
  compatible = "gpio-leds";
  led0: led_0 {
   gpios = <&gpiob 0 (0 << 0)>;
   label = "LED 0";
  };
 };

 buttons {
  compatible = "gpio-keys";
  button0: button_0 {
   gpios = <&gpiob 1 (1 << 0)>;
   label = "User Push Button 0";
   zephyr,code = <11>;
  };
 };

 wake_up_trigger: gpio-wake-up {
  compatible = "silabs,gecko-wake-up-trigger";
  gpios = <&gpioa 5 (1 << 0)>;
 };


 sw_sensor_enable: gpio_switch_0 {
  compatible = "regulator-fixed";
  status = "okay";
  regulator-name = "sw_sensor_enable";
  startup-delay-us = <100000>;

  regulator-always-on;
 };

 sw_mic_enable: gpio_switch_1 {
  compatible = "regulator-fixed";
  status = "okay";
  regulator-name = "sw_mic_enable";
  startup-delay-us = <100000>;
 };

 sw_imu_enable: gpio_switch_2 {
  compatible = "regulator-fixed";
  status = "okay";
  regulator-name = "sw_imu_enable";
  startup-delay-us = <100000>;
 };

};

&cpu0 {
 clock-frequency = <76800000>;
};

&pstate_em3 {
 status = "disabled";
};

&usart0 {
 status = "okay";
 pinctrl-0 = <&usart0_default>;
 pinctrl-names = "default";

 cs-gpios = <&gpioc 3 (1 << 0)>;

 mx25r80: mx25r8035f@0 {
  compatible = "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <80000000>;
  size = <0x800000>;
  jedec-id = [c2 28 14];
  sfdp-bfp = [
    e5 20 f1 ff ff ff 7f 00 44 eb 08 6b 08 3b 04 bb
    ee ff ff ff ff ff 00 ff ff ff 00 ff 0c 20 0f 52
    10 d8 00 ff 23 72 f5 00 82 ed 04 b7 44 83 38 44
    30 b0 30 b0 f7 c4 d5 5c 00 be 29 ff f0 d0 ff ff
  ];
 };
};

&usart1 {
 current-speed = <115200>;
 status = "okay";
 pinctrl-0 = <&usart1_default>;
 pinctrl-names = "default";
};

&wdog0 {
 status = "okay";
};

&flash0 {
 partitions {
  compatible = "fixed-partitions";
  #address-cells = <1>;
  #size-cells = <1>;
 };
};

&gpio {
 location-swo = <0>;
 status = "okay";
};

&gpioa {
 status = "okay";
};

&gpiob {
 status = "okay";
};

&gpioc {
 status = "okay";
};

&rtcc0 {
 status = "okay";
};

&trng {
 status = "okay";
};

&i2c0 {
 pinctrl-0 = <&i2c0_default>;
 pinctrl-names = "default";
 status = "okay";

 si7210@30 {
  compatible = "silabs,si7210";
  status = "okay";
  reg = <0x30>;
 };
};

&adc0 {
 status = "okay";
};
# 11 "/home/edge/zephyrproject/zephyr/boards/silabs/dev_kits/sltb010a/sltb010a.dts" 2
# 1 "/home/edge/zephyrproject/zephyr/include/zephyr/dt-bindings/regulator/silabs_dcdc.h" 1 3 4
# 12 "/home/edge/zephyrproject/zephyr/boards/silabs/dev_kits/sltb010a/sltb010a.dts" 2

/ {

 aliases {
  led0 = &led0;
  sw0 = &button0;
  spi0 = &usart0;
  watchdog0 = &wdog0;

  mcuboot-led0 = &led0;
  mcuboot-button0 = &button0;
 };

 chosen {
  zephyr,code-partition = &slot0_partition;
  zephyr,bt-hci = &bt_hci_silabs;
 };
};

&hfxo {
 status = "okay";
 ctune = <120>;
 precision = <50>;
};

&lfxo {
 status = "okay";
 ctune = <37>;
 precision = <50>;
};

&hfrcodpll {
 clock-frequency = <((76800) * 1000)>;
 clocks = <&hfxo>;
 dpll-n = <3839>;
 dpll-m = <1919>;
 dpll-edge = "fall";
 dpll-lock = "phase";
 dpll-autorecover;
};

&em23grpaclk {
 clocks = <&lfxo>;
};

&em4grpaclk {
 clocks = <&lfxo>;
};

&rtccclk {
 clocks = <&lfxo>;
};

&wdog0clk {
 clocks = <&lfxo>;
};

&dcdc {
 status = "okay";
 regulator-boot-on;
 regulator-initial-mode = <0>;
};

&flash0 {
 partitions {

  boot_partition: partition@0 {
   label = "mcuboot";
   reg = <0x00000000 0x0000c000>;
   read-only;
  };


  slot0_partition: partition@c000 {
   label = "image-0";
   reg = <0x0000c000 0x00038000>;
  };


  slot1_partition: partition@44000 {
   label = "image-1";
   reg = <0x00044000 0x00038000>;
  };


  storage_partition: partition@7c000 {
   label = "storage";
   reg = <0x0007c000 0x00004000>;
  };
 };
};

&sw_imu_enable {
 enable-gpios = <&gpiob 4 (0 << 0)>;
};

&radio {
 pa-voltage-mv = <1800>;
};

&bt_hci_silabs {
 status = "okay";
};
# 0 "<command-line>" 2
# 1 "/home/edge/zephyrproject/zephyr/boards/silabs/dev_kits/sltb010a/sltb010a_2.overlay" 1







/ {
 model = "Silicon Labs EFR32BG22 Thunderboard (SLTB010A) using BRD4184B";
 compatible = "silabs,efr32bg22c224f512im40", "silabs,sltb010a",
  "silabs,efr32bg22";
};

&button0 {
 gpios = <&gpiob 3 (1 << 0)>;
};

&led0 {
 gpios = <&gpioa 4 (0 << 0)>;
};

&sw_sensor_enable {
 enable-gpios = <&gpioc 6 (0 << 0)>;
};

&sw_mic_enable {
 enable-gpios = <&gpioc 7 (0 << 0)>;
};
# 0 "<command-line>" 2
# 1 "/home/edge/zephyrproject/zephyr/misc/empty_file.c"
