

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_4'
================================================================
* Date:           Tue Jan  7 20:04:25 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  51818|  51818|  51818|  51818|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     16|     16|         1|          -|          -|    17|    no    |
        |- Loop 2         |  51800|  51800|      1850|          -|          -|    28|    no    |
        | + Loop 2.1      |   1848|   1848|        66|          -|          -|    28|    no    |
        |  ++ Loop 2.1.1  |     64|     64|         4|          -|          -|    16|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    221|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      15|      4|    -|
|Multiplexer      |        -|      -|       -|     98|    -|
|Register         |        -|      -|     179|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     194|    323|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_15s_31_1_1_U69  |network_mul_mul_16s_15s_31_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-----------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |                Module                | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |kernel_buffer_U  |pointwise_conv2d_fix_4_kernel_buffer  |        0|  15|   4|    0|    16|   15|     1|          240|
    +-----------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                                      |        0|  15|   4|    0|    16|   15|     1|          240|
    +-----------------+--------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln37_1_fu_261_p2   |     +    |      0|  0|  21|          15|          15|
    |add_ln37_2_fu_255_p2   |     +    |      0|  0|  19|          14|          10|
    |add_ln37_fu_230_p2     |     +    |      0|  0|  13|          11|          11|
    |buffer_fu_339_p2       |     +    |      0|  0|  31|          24|          24|
    |i_fu_166_p2            |     +    |      0|  0|  15|           5|           1|
    |in_d_fu_249_p2         |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_178_p2        |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_220_p2        |     +    |      0|  0|  15|           5|           1|
    |sub_ln37_fu_208_p2     |     -    |      0|  0|  13|          11|          11|
    |output_r_d0            |    and   |      0|  0|  16|          16|          16|
    |icmp_ln26_fu_160_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln31_fu_172_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln33_fu_214_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln35_fu_243_p2    |   icmp   |      0|  0|  11|           5|           6|
    |select_ln42_fu_298_p3  |  select  |      0|  0|   2|           1|           2|
    |xor_ln42_fu_292_p2     |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 221|         133|         115|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  44|          9|    1|          9|
    |buffer_0_reg_126  |   9|          2|   24|         48|
    |i_0_reg_93        |   9|          2|    5|         10|
    |in_d_0_reg_138    |   9|          2|    5|         10|
    |out_h_0_reg_104   |   9|          2|    5|         10|
    |out_w_0_reg_115   |   9|          2|    5|         10|
    |phi_mul_reg_149   |   9|          2|   14|         28|
    +------------------+----+-----------+-----+-----------+
    |Total             |  98|         21|   59|        125|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln37_2_reg_399          |  14|   0|   14|          0|
    |add_ln37_reg_381            |  11|   0|   11|          0|
    |ap_CS_fsm                   |   8|   0|    8|          0|
    |buffer_0_reg_126            |  24|   0|   24|          0|
    |i_0_reg_93                  |   5|   0|    5|          0|
    |in_d_0_reg_138              |   5|   0|    5|          0|
    |in_d_reg_394                |   5|   0|    5|          0|
    |input_load_reg_414          |  16|   0|   16|          0|
    |kernel_buffer_load_reg_419  |  15|   0|   15|          0|
    |out_h_0_reg_104             |   5|   0|    5|          0|
    |out_h_reg_363               |   5|   0|    5|          0|
    |out_w_0_reg_115             |   5|   0|    5|          0|
    |out_w_reg_376               |   5|   0|    5|          0|
    |phi_mul_reg_149             |  14|   0|   14|          0|
    |sext_ln37_reg_386           |  15|   0|   15|          0|
    |sub_ln37_reg_368            |   9|   0|   11|          2|
    |tmp_1_reg_424               |  18|   0|   18|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 179|   0|  181|          2|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.4 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

