
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106191                       # Number of seconds simulated
sim_ticks                                106190642106                       # Number of ticks simulated
final_tick                               631018235643                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 172436                       # Simulator instruction rate (inst/s)
host_op_rate                                   216185                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2073942                       # Simulator tick rate (ticks/s)
host_mem_usage                               67338228                       # Number of bytes of host memory used
host_seconds                                 51202.33                       # Real time elapsed on the host
sim_insts                                  8829124684                       # Number of instructions simulated
sim_ops                                   11069176181                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2958592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2927104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2938752                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1902848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      1978496                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1069440                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3196160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1877248                       # Number of bytes read from this memory
system.physmem.bytes_read::total             18887296                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38656                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      6328064                       # Number of bytes written to this memory
system.physmem.bytes_written::total           6328064                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23114                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        22868                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        22959                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        14866                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        15457                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         8355                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        24970                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        14666                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                147557                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           49438                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                49438                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        44599                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27861137                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        44599                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27564613                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45804                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27674303                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45804                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17919168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        44599                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     18631548                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        44599                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10070944                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        49421                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     30098321                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        44599                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17678093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               177862151                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        44599                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        44599                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45804                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45804                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        44599                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        44599                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        49421                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        44599                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             364025                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          59591541                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               59591541                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          59591541                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        44599                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27861137                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        44599                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27564613                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45804                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27674303                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45804                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17919168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        44599                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     18631548                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        44599                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10070944                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        49421                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     30098321                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        44599                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17678093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              237453692                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               254653819                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20729719                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16950357                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2019283                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8513643                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8171827                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2133456                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89584                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    201159692                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117673104                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20729719                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10305283                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24646873                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5872984                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3462476                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12365997                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2035824                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    233078369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616865                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.968690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       208431496     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1330108      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2105009      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3360445      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1393407      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1554512      0.67%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1663666      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1089508      0.47%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12150218      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    233078369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081404                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462090                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       199334401                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5302014                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24570512                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        62579                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3808860                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3401999                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          469                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143693817                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         3007                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3808860                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       199630940                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1692866                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2742148                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24340664                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       862886                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143621156                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        19271                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        248562                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       326659                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        31396                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    199397747                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668125480                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668125480                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170241819                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29155896                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        36450                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        19984                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2621518                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13672210                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7357398                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       222164                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1673299                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143443473                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        36552                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135746288                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       167331                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     18208857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     40589829                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         3347                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    233078369                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582406                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.274325                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175861632     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22954165      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12550343      5.38%     90.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8565149      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8015552      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2304964      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1797347      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       608856      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       420361      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    233078369                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31587     12.48%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         97909     38.70%     51.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       123511     48.82%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113713696     83.77%     83.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2148976      1.58%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16461      0.01%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12544369      9.24%     94.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7322786      5.39%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135746288                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.533062                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             253007                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001864                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    504991282                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161690374                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133572713                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135999295                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       410684                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2435812                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          357                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1523                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       214381                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8471                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3808860                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1155775                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       121054                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143480161                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         7778                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13672210                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7357398                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        19966                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         88939                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1523                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1180043                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1153687                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2333730                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133821673                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11796900                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1924614                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  136                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19117939                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18826775                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7321039                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.525504                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133573762                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133572713                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         78087857                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        204031068                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.524527                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.382725                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122574596                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20905788                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33205                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2062168                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229269509                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534631                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.388358                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179508811     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24100343     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9381901      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5053212      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3784556      1.65%     96.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2113437      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1303640      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1165306      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2858303      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229269509                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122574596                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18379415                       # Number of memory references committed
system.switch_cpus0.commit.loads             11236398                       # Number of loads committed
system.switch_cpus0.commit.membars              16566                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17595165                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110448789                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2490081                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2858303                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369890914                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290769849                       # The number of ROB writes
system.switch_cpus0.timesIdled                3240028                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               21575450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122574596                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.546538                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.546538                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.392690                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.392690                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       603467190                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      185148373                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      134029117                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33174                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus1.numCycles               254653819                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20729901                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16951042                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2019748                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8531173                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8171587                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2134580                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90248                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201194919                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             117685045                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20729901                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10306167                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24648984                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5873086                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3455571                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12368479                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2036404                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    233108494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.616851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.968695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       208459510     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1330824      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2102948      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3364455      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1391532      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1553386      0.67%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1663336      0.71%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1090062      0.47%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12152441      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    233108494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081404                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462137                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       199367070                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5297896                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24572424                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        62550                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3808551                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3401275                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          470                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     143707339                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3059                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3808551                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       199665038                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1691549                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2735772                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24341223                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       866356                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     143632970                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        18680                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        248694                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       327785                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents        32499                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    199421595                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    668181132                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    668181132                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    170269962                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        29151628                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36420                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19952                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2626959                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13673648                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7357396                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       222251                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1674972                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143455952                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36519                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135766426                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       167003                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18203186                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     40551806                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3311                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    233108494                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582417                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.274318                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    175879731     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22962072      9.85%     85.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12553971      5.39%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8564037      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8016706      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2303859      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1799226      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       608310      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       420582      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    233108494                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          31630     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         97649     38.62%     51.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       123536     48.86%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113732092     83.77%     83.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2149223      1.58%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16464      0.01%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12545678      9.24%     94.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7322969      5.39%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135766426                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.533141                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             252815                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001862                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    505061164                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    161697157                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    133590087                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136019241                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       408750                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2435408                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          337                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1532                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       213209                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         8490                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3808551                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1156965                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       121315                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143492612                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         8256                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13673648                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7357396                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19931                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         89131                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1532                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1181335                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1153347                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2334682                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133837909                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11797697                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1928517                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  141                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19118863                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18828791                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7321166                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.525568                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             133591161                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            133590087                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78103036                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        204067953                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.524595                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382731                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100016462                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    122594838                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     20897967                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33208                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2062570                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    229299943                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.534648                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.388308                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    179528323     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24106338     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9383821      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5054888      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3783601      1.65%     96.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2115968      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1304041      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1166000      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2856963      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    229299943                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100016462                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     122594838                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18382427                       # Number of memory references committed
system.switch_cpus1.commit.loads             11238240                       # Number of loads committed
system.switch_cpus1.commit.membars              16568                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17598094                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110467030                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2490506                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2856963                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           369935109                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          290794372                       # The number of ROB writes
system.switch_cpus1.timesIdled                3239724                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               21545325                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100016462                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            122594838                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100016462                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.546119                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.546119                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.392755                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.392755                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       603544041                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      185174389                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      134042713                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33176                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus2.numCycles               254653819                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20716602                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16941443                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2023097                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8653026                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8180513                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2133450                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        90106                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    201179172                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             117533207                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20716602                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10313963                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24638198                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5868245                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3460490                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12368568                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2039110                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    233078632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.616204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.967499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       208440434     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1337614      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2112114      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3362931      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1388928      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1559360      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1657066      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1082950      0.46%     94.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12137235      5.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    233078632                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081352                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.461541                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       199352370                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5301777                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24561754                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        62427                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3800301                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3397693                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          472                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     143538075                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3049                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3800301                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       199655905                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1690327                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2742417                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24324734                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       864943                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     143458329                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        19732                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        247397                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       327319                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        31985                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    199182281                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    667344398                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    667344398                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    170176523                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        29005758                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36548                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20091                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2628443                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13671803                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7348407                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       222021                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1671827                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         143267307                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36656                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135652617                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       166324                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     18091619                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     40152908                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3466                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    233078632                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582004                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.273834                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    175881284     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22956132      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12559019      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8554536      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8000362      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2299791      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1798211      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       609206      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       420091      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    233078632                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          31585     12.50%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         97659     38.66%     51.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       123372     48.84%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    113639552     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2142953      1.58%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16454      0.01%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12539969      9.24%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7313689      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135652617                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.532694                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             252616                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001862                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    504802806                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    161397084                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    133469682                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     135905233                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       408823                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2439699                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          362                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1536                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       208144                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         8458                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3800301                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1153679                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       121585                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    143304099                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        50485                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13671803                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7348407                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20078                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         89661                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           32                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1536                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1184302                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1151825                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2336127                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133718874                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11793134                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1933743                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  136                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19105128                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18816981                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7311994                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.525101                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             133470747                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            133469682                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         78036933                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        203869866                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524122                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382778                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99961630                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122527621                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20776748                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33190                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2065969                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    229278331                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.534406                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.388005                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    179533114     78.30%     78.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24092175     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9381174      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5050105      2.20%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3784979      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2113421      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1303106      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1164930      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2855327      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    229278331                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99961630                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122527621                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18372367                       # Number of memory references committed
system.switch_cpus2.commit.loads             11232104                       # Number of loads committed
system.switch_cpus2.commit.membars              16558                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17588449                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        110406458                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2489137                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2855327                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           369726697                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          290409247                       # The number of ROB writes
system.switch_cpus2.timesIdled                3241915                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               21575187                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99961630                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122527621                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99961630                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.547516                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.547516                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392539                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392539                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       603023461                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      185014385                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      133877158                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33160                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus3.numCycles               254653819                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        20817602                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     17069873                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2036828                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      8597360                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8136203                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2134406                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        90927                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    198656687                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             118338090                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           20817602                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10270609                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26029161                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5782208                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6051263                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         12238029                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2022129                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    234450837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.968960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       208421676     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2818730      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3258711      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1792690      0.76%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2079477      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1134274      0.48%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          770639      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2020296      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12154344      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    234450837                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081749                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464702                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       197059769                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      7678612                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25821592                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       196171                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3694691                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3380942                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        19030                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     144472870                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        94447                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3694691                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       197365420                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        2742879                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4071109                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25724918                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       851818                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     144385138                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          215                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        222773                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       397074                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    200650340                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    672315797                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    672315797                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171358161                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        29292179                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37718                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        20997                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2284208                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13779436                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7512702                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       198245                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1668311                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         144169040                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37792                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        136232550                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       187748                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     18023409                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     41728014                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4135                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    234450837                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581071                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270325                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    177051459     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23080972      9.84%     85.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12402274      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8595039      3.67%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7506956      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3847638      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       918840      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       598413      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       449246      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    234450837                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          35556     12.05%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        127131     43.10%     55.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       132279     44.85%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    114031760     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2131648      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16687      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12594201      9.24%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7458254      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     136232550                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.534972                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             294966                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002165                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    507398651                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162231540                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    133982994                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     136527516                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       343470                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2425195                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          804                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1303                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       166355                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         8344                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3694691                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2242789                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       146414                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    144206952                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        56017                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13779436                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7512702                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        20984                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        103163                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1303                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1179004                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1145200                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2324204                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    134234426                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11827551                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1998124                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  120                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19283838                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18782625                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7456287                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.527125                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             133985007                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            133982994                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         79638587                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208610525                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.526138                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381757                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100625872                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123455679                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     20752335                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33657                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2048621                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    230756146                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.535005                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.354198                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    180330035     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23383072     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9796825      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5889243      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4078567      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2632623      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1366117      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1100169      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2179495      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    230756146                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100625872                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123455679                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18700588                       # Number of memory references committed
system.switch_cpus3.commit.loads             11354241                       # Number of loads committed
system.switch_cpus3.commit.membars              16792                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17668565                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        111300303                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2511717                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2179495                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           372783989                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          292110802                       # The number of ROB writes
system.switch_cpus3.timesIdled                3042587                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               20202982                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100625872                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123455679                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100625872                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.530699                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.530699                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.395148                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.395148                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       605517677                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      185956052                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      134823276                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33626                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus4.numCycles               254653819                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        20811433                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     17067429                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2035477                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8705698                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8139366                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2135822                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        91482                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    198527461                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             118227517                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           20811433                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     10275188                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             26009557                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5768151                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       6227919                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines         12227462                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2019799                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    234465956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.616598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.967905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       208456399     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         2815682      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         3254523      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         1792715      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2083062      0.89%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1138031      0.49%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          770294      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         2017827      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12137423      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    234465956                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081724                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.464268                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       196948147                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      7837834                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         25804016                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles       193954                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3682003                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3377071                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred        19011                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     144338937                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        94022                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3682003                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       197251487                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        2866119                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      4117176                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         25707543                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       841626                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     144247523                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          212                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        220598                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       391069                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    200467050                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    671623947                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    671623947                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    171300253                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        29166796                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        38021                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        21336                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2260467                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     13771421                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7499795                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       198447                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1662724                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         144037422                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        38128                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        136154170                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       191942                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     17935120                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     41431454                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         4483                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    234465956                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580699                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270077                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    177097659     75.53%     75.53% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     23072513      9.84%     85.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     12404048      5.29%     90.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8574103      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7500635      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      3849339      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       920037      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       599181      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       448441      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    234465956                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          36352     12.31%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.31% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        126536     42.85%     55.16% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       132396     44.84%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    113969257     83.71%     83.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2128880      1.56%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        16682      0.01%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     12588563      9.25%     94.53% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7450788      5.47%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     136154170                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.534664                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             295284                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002169                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    507261522                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    162011943                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    133905257                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     136449454                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       344589                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2420971                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          711                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         1275                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       155886                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads         8339                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3682003                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        2374621                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       149137                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    144075684                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        52282                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     13771421                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7499795                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        21324                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        106629                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         1275                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1180284                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1143227                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2323511                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    134158486                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     11822510                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1995684                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  134                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            19271427                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        18774032                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7448917                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.526827                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             133907678                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            133905257                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         79591825                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        208472721                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.525833                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381785                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    100591944                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    123414106                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     20662878                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        33645                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2047311                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    230783953                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.534760                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.353883                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    180373412     78.16%     78.16% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     23374013     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9795871      4.24%     92.53% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5888469      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4076759      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2632975      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1364644      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7      1099311      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2178499      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    230783953                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    100591944                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     123414106                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              18694359                       # Number of memory references committed
system.switch_cpus4.commit.loads             11350450                       # Number of loads committed
system.switch_cpus4.commit.membars              16786                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          17662642                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        111262821                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2510878                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2178499                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           372681762                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          291836051                       # The number of ROB writes
system.switch_cpus4.timesIdled                3038057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               20187863                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          100591944                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            123414106                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    100591944                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.531553                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.531553                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.395014                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.395014                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       605180944                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      185850031                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      134699769                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         33614                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  56                       # Number of system calls
system.switch_cpus5.numCycles               254653819                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        23139274                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     19265479                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2100579                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8831315                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8461833                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2489361                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        97850                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    201326595                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             126954532                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           23139274                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10951194                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             26456947                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5839445                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       6434146                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12498865                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2007361                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    237937521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.655591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.031094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       211480574     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1622913      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2040418      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         3257244      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1369716      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1754597      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         2048551      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          936904      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        13426604      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    237937521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090866                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.498538                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       200142348                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      7732620                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         26330855                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        12418                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3719279                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3522280                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          555                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     155147794                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         2658                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3719279                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       200346146                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         648595                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      6517625                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         26139665                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       566203                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     154186737                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          144                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         81517                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       395068                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    215368753                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    717012033                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    717012033                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    180335501                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        35033247                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        37491                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19606                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          1991432                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     14411709                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7552498                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        84915                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1712391                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         150534041                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        37628                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        144484800                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       143066                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     18151391                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     36836485                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1554                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    237937521                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.607238                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.327997                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    176713607     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     27926787     11.74%     86.01% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11416745      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      6396039      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8667732      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2669471      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2623361      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1412275      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       111504      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    237937521                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu         995340     79.15%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        133297     10.60%     89.75% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       128839     10.25%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    121723379     84.25%     84.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1975208      1.37%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        17884      0.01%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     13238826      9.16%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7529503      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     144484800                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.567377                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt            1257476                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008703                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    528307663                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    168723752                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    140728581                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     145742276                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       107395                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2690886                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          694                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       104482                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3719279                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         493934                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        62161                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    150571676                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts       117661                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     14411709                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7552498                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19607                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         54301                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           62                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          694                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1244934                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1179187                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2424121                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    141971337                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     13025321                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2513463                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            20554182                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        20079306                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7528861                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.557507                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             140729012                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            140728581                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         84311643                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        226458070                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.552627                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372306                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    104914815                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    129279394                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     21292913                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        36074                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2118559                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    234218242                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.551961                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.372439                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    179504044     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     27726638     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     10066466      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5020776      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4585040      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      1928841      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1905275      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       907815      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2573347      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    234218242                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    104914815                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     129279394                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              19168837                       # Number of memory references committed
system.switch_cpus5.commit.loads             11720823                       # Number of loads committed
system.switch_cpus5.commit.membars              17996                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          18738756                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        116393518                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2669584                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2573347                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           382216474                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          304863913                       # The number of ROB writes
system.switch_cpus5.timesIdled                3047828                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               16716298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          104914815                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            129279394                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    104914815                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.427244                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.427244                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.411990                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.411990                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       638828497                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      196651182                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      143526057                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         36044                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  26                       # Number of system calls
system.switch_cpus6.numCycles               254653819                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        19883546                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17941025                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1040405                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      7483081                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7112975                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         1099285                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        46062                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    210680089                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             125114210                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           19883546                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      8212260                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24745201                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        3267084                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       4693742                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12092348                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1045744                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    242319712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.605780                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.934259                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       217574511     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          887973      0.37%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1806952      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          754759      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         4118387      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         3656389      1.51%     94.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          707664      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1479778      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11333299      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    242319712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078081                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491311                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       209553671                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5833242                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24654908                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        77722                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       2200166                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      1746109                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          514                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     146722122                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2807                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       2200166                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       209758837                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        4108528                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      1074179                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         24539242                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       638757                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     146645559                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          132                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        275928                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       231399                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         2778                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    172144910                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    690759399                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    690759399                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    152823296                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        19321602                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        17028                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         8594                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1618285                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     34613917                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores     17510343                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       161068                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       849770                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         146359842                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        17079                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        140764423                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        71976                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     11213853                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     26875853                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           89                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    242319712                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580904                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.378560                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    192352694     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     14917978      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12291849      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5312230      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      6733475      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      6534739      2.70%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      3701528      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       292458      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       182761      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    242319712                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         356939     11.09%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.09% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead       2781909     86.41%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        80613      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     88293797     62.72%     62.72% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1230173      0.87%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         8430      0.01%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     33759667     23.98%     87.59% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite     17472356     12.41%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     140764423                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.552768                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            3219461                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022871                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    527139995                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    157594340                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    139569502                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     143983884                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       253745                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      1325001                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          574                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         3575                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       104719                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads        12465                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       2200166                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        3744343                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       182656                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    146377010                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         1362                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     34613917                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts     17510343                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         8597                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        125029                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           71                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         3575                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       604642                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       615671                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      1220313                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    139782076                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     33645320                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       982347                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   89                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            51116184                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18316098                       # Number of branches executed
system.switch_cpus6.iew.exec_stores          17470864                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.548910                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             139573996                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            139569502                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         75376385                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        148492403                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.548075                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507611                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    113432770                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    133302226                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     13089381                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        16990                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1063313                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    240119546                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.555149                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.379041                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    191815203     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     17601232      7.33%     87.21% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      8267324      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      8180954      3.41%     94.06% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      2224995      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      9524472      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       711671      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       518442      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      1275253      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    240119546                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    113432770                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     133302226                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              50694533                       # Number of memory references committed
system.switch_cpus6.commit.loads             33288909                       # Number of loads committed
system.switch_cpus6.commit.membars               8482                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17603336                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        118537651                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      1291180                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      1275253                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           385235562                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          294983635                       # The number of ROB writes
system.switch_cpus6.timesIdled                4624408                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               12334107                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          113432770                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            133302226                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    113432770                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.244976                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.244976                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.445439                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.445439                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       691072161                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      162053828                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      174734199                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         16964                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus7.numCycles               254653819                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20823943                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     17074965                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2038145                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8613688                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8136659                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2135944                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        91425                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    198691862                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             118374455                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20823943                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10272603                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             26035095                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5787294                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       6044784                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         12240573                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2022688                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    234489286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.617320                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.969148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       208454191     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         2817946      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         3256900      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         1793211      0.76%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2080191      0.89%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1135901      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          771347      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         2021697      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        12157902      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    234489286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081774                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.464845                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       197093923                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7673546                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         25827408                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles       195894                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3698513                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3382089                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        19030                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     144522367                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        94141                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3698513                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       197398550                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        2772175                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4037063                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         25731711                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       851272                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     144435193                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          226                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        224018                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       395573                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    200716696                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    672535395                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    672535395                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    171365673                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        29351023                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        37767                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        21050                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2279401                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13787577                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7513142                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       198781                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1667858                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         144223584                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        37845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        136278107                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       189103                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     18068684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     41777904                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         4187                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    234489286                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581170                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270530                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    177080543     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     23078626      9.84%     85.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12407706      5.29%     90.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8591176      3.66%     94.31% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7511014      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      3852490      1.64%     99.16% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       918990      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       599833      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       448908      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    234489286                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          35563     12.02%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.02% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        127905     43.24%     55.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       132302     44.73%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    114073532     83.71%     83.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2132148      1.56%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16688      0.01%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12596808      9.24%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7458931      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     136278107                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.535150                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             295770                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002170                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    507530373                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    162331420                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    134023104                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     136573877                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       344195                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2432827                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          888                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1309                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       166467                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         8345                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3698513                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        2271585                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       148129                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    144261551                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        49699                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13787577                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7513142                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        21032                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        104556                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1309                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1178341                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1147883                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2326224                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    134273740                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11828100                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2004367                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  122                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            19285288                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18787470                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7457188                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.527280                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             134025191                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            134023104                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         79662810                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        208686068                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.526295                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381735                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    100630262                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    123461143                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     20801599                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        33658                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2049879                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    230790773                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.534948                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.354161                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    180363024     78.15%     78.15% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     23384589     10.13%     88.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9797665      4.25%     92.53% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5886539      2.55%     95.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4079129      1.77%     96.85% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2632786      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1367662      0.59%     98.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1099843      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2179536      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    230790773                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    100630262                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     123461143                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18701425                       # Number of memory references committed
system.switch_cpus7.commit.loads             11354750                       # Number of loads committed
system.switch_cpus7.commit.membars              16792                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17669391                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        111305203                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2511834                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2179536                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           372873303                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          292224083                       # The number of ROB writes
system.switch_cpus7.timesIdled                3044377                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               20164533                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          100630262                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            123461143                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    100630262                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.530589                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.530589                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.395165                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.395165                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       605684275                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      186012429                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      134861838                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         33628                       # number of misc regfile writes
system.l2.replacements                         147579                       # number of replacements
system.l2.tagsinuse                      32764.260243                       # Cycle average of tags in use
system.l2.total_refs                          2749363                       # Total number of references to valid blocks.
system.l2.sampled_refs                         180346                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.244935                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           260.762415                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.475471                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3073.370298                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.367770                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   3048.770504                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.716921                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3027.025221                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      7.963130                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   2684.301865                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      6.666296                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   2806.417385                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      7.438544                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1522.746549                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      8.270488                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   4563.342825                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      7.325509                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2690.593557                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1141.903865                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1202.276046                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1190.186349                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1179.499317                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1034.950247                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data            719.185794                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1332.977842                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1224.726036                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007958                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000228                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.093792                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000255                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.093041                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000236                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.092377                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000243                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.081918                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000203                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.085645                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000227                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.046471                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000252                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.139262                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000224                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.082110                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.034848                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.036691                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.036322                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.035995                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.031584                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.021948                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.040679                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.037376                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999886                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        49697                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        49898                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        49826                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        41416                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        41071                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        28421                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        56264                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        41788                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  358390                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           139769                       # number of Writeback hits
system.l2.Writeback_hits::total                139769                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data          138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          213                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          156                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1172                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        49835                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        50036                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        49963                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        41572                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        41227                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        28634                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        56342                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        41944                       # number of demand (read+write) hits
system.l2.demand_hits::total                   359562                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        49835                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        50036                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        49963                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        41572                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        41227                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        28634                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        56342                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        41944                       # number of overall hits
system.l2.overall_hits::total                  359562                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        23114                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        22868                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        22959                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        14862                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        15449                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         8355                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        24970                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        14657                       # number of ReadReq misses
system.l2.ReadReq_misses::total                147536                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            8                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data            9                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  21                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        23114                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        22868                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        22959                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        14866                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        15457                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         8355                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        24970                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        14666                       # number of demand (read+write) misses
system.l2.demand_misses::total                 147557                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        23114                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        22868                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        22959                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        14866                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        15457                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         8355                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        24970                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        14666                       # number of overall misses
system.l2.overall_misses::total                147557                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5579797                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3797597671                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5601376                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   3749781408                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5662543                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3766848237                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5733062                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2456720309                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5671305                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   2551241375                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5549549                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1377628277                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6096323                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   4067809111                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5726095                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   2421014248                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     24234260686                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       633712                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data      1278576                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data      1494589                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3406877                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5579797                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3797597671                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5601376                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   3749781408                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5662543                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3766848237                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5733062                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2457354021                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5671305                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   2552519951                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5549549                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1377628277                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6096323                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   4067809111                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5726095                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   2422508837                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      24237667563                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5579797                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3797597671                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5601376                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   3749781408                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5662543                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3766848237                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5733062                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2457354021                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5671305                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   2552519951                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5549549                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1377628277                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6096323                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   4067809111                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5726095                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   2422508837                       # number of overall miss cycles
system.l2.overall_miss_latency::total     24237667563                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        72811                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        72766                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        72785                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        56278                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        56520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        36776                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        81234                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        56445                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              505926                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       139769                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            139769                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data          138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data          164                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          213                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1193                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        72949                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        72904                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        72922                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        56438                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        56684                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        36989                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        81312                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        56610                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               507119                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        72949                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        72904                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        72922                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        56438                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        56684                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        36989                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        81312                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        56610                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              507119                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.317452                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.314268                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.315436                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.264082                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.273337                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.227186                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.307384                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.259669                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.291616                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.025000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.048780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.054545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.017603                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.316851                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.313673                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.314843                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.263404                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.272687                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.225878                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.307089                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.259071                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.290971                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.316851                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.313673                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.314843                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.263404                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.272687                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.225878                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.307089                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.259071                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.290971                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150805.324324                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164298.592671                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151388.540541                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163975.048452                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 149014.289474                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 164068.480204                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 150870.052632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 165302.133562                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 153278.513514                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 165139.580232                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 149987.810811                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 164886.687852                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 148690.804878                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 162907.853865                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 154759.324324                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 165178.020604                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164259.981876                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data       158428                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data       159822                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 166065.444444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 162232.238095                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150805.324324                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164298.592671                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151388.540541                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163975.048452                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 149014.289474                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 164068.480204                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 150870.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 165300.283936                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 153278.513514                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 165136.828039                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 149987.810811                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 164886.687852                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 148690.804878                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 162907.853865                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 154759.324324                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 165178.565185                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164259.693291                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150805.324324                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164298.592671                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151388.540541                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163975.048452                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 149014.289474                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 164068.480204                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 150870.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 165300.283936                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 153278.513514                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 165136.828039                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 149987.810811                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 164886.687852                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 148690.804878                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 162907.853865                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 154759.324324                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 165178.565185                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164259.693291                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                49438                       # number of writebacks
system.l2.writebacks::total                     49438                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        23114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        22868                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        22959                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        14862                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        15449                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         8355                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        24970                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        14657                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           147536                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            8                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data            9                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             21                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        23114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        22868                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        22959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        14866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        15457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         8355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        24970                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        14666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            147557                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        23114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        22868                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        22959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        14866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        15457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         8355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        24970                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        14666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           147557                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3425442                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2451286204                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3448240                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   2417852495                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3450310                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2429686539                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3523813                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1591068553                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3518490                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   1651266722                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3395757                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    891010778                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3706591                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   2613916697                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3570137                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1567328209                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  15641454977                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       400067                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       810885                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data       970271                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2181223                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3425442                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2451286204                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3448240                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   2417852495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3450310                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2429686539                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3523813                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1591468620                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3518490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   1652077607                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3395757                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    891010778                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3706591                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   2613916697                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3570137                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1568298480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15643636200                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3425442                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2451286204                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3448240                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   2417852495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3450310                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2429686539                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3523813                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1591468620                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3518490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   1652077607                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3395757                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    891010778                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3706591                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   2613916697                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3570137                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1568298480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15643636200                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.317452                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.314268                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.315436                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.264082                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.273337                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.227186                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.307384                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.259669                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.291616                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.025000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.048780                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.054545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.017603                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.316851                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.313673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.314843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.263404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.272687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.225878                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.307089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.259071                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.290971                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.316851                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.313673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.314843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.263404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.272687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.225878                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.307089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.259071                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.290971                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92579.513514                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106052.011941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93195.675676                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 105730.824515                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 90797.631579                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 105827.193650                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 92731.921053                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 107056.153479                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 95094.324324                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 106885.023108                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 91777.216216                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 106644.018911                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 90404.658537                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 104682.286624                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 96490.189189                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 106933.766050                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106017.887004                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 100016.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data 101360.625000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 107807.888889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103867.761905                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92579.513514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106052.011941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93195.675676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 105730.824515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 90797.631579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 105827.193650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 92731.921053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 107054.259384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 95094.324324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 106882.163874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 91777.216216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 106644.018911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 90404.658537                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 104682.286624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 96490.189189                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 106934.302468                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106017.581003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92579.513514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106052.011941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93195.675676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 105730.824515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 90797.631579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 105827.193650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 92731.921053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 107054.259384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 95094.324324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 106882.163874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 91777.216216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 106644.018911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 90404.658537                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 104682.286624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 96490.189189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 106934.302468                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106017.581003                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               527.203122                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012373998                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1917374.996212                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    37.203122                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          490                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.059620                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.785256                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.844877                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12365949                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12365949                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12365949                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12365949                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12365949                       # number of overall hits
system.cpu0.icache.overall_hits::total       12365949                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7652779                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7652779                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7652779                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7652779                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7652779                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7652779                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12365997                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12365997                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12365997                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12365997                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12365997                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12365997                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 159432.895833                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 159432.895833                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 159432.895833                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 159432.895833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 159432.895833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 159432.895833                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6143424                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6143424                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6143424                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6143424                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6143424                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6143424                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161669.052632                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161669.052632                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161669.052632                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161669.052632                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161669.052632                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161669.052632                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72949                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180700690                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73205                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2468.420053                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.202451                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.797549                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.914853                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.085147                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8578150                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8578150                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7108664                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7108664                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19787                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19787                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16587                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16587                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15686814                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15686814                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15686814                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15686814                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184661                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184661                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          837                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          837                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       185498                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        185498                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       185498                       # number of overall misses
system.cpu0.dcache.overall_misses::total       185498                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  21158008706                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  21158008706                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     71485254                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     71485254                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  21229493960                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  21229493960                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  21229493960                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  21229493960                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8762811                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8762811                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7109501                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        19787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        19787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16587                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     15872312                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     15872312                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     15872312                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     15872312                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021073                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021073                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000118                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011687                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011687                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011687                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011687                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 114577.570283                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 114577.570283                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 85406.516129                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85406.516129                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 114445.945293                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 114445.945293                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 114445.945293                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 114445.945293                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        13074                       # number of writebacks
system.cpu0.dcache.writebacks::total            13074                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       111850                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       111850                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          699                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       112549                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       112549                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       112549                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       112549                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72811                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72811                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72949                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72949                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72949                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72949                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7317821888                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7317821888                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9145624                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9145624                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7326967512                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7326967512                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7326967512                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7326967512                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008309                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008309                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004596                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004596                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004596                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004596                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 100504.345332                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100504.345332                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66272.637681                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66272.637681                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 100439.588096                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 100439.588096                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 100439.588096                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 100439.588096                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               527.320463                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012376479                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1917379.695076                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.320463                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          490                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059808                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.785256                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.845065                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12368430                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12368430                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12368430                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12368430                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12368430                       # number of overall hits
system.cpu1.icache.overall_hits::total       12368430                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7812480                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7812480                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7812480                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7812480                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7812480                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7812480                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12368479                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12368479                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12368479                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12368479                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12368479                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12368479                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 159438.367347                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 159438.367347                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 159438.367347                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 159438.367347                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 159438.367347                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 159438.367347                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6173927                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6173927                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6173927                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6173927                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6173927                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6173927                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 162471.763158                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 162471.763158                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 162471.763158                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 162471.763158                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 162471.763158                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 162471.763158                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 72904                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180704072                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 73160                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2469.984582                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.203162                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.796838                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.914856                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.085144                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8580421                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8580421                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7109833                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7109833                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19728                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19728                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16588                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16588                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15690254                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15690254                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15690254                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15690254                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       184715                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       184715                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          835                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          835                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       185550                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        185550                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       185550                       # number of overall misses
system.cpu1.dcache.overall_misses::total       185550                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21102151168                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21102151168                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     71071016                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     71071016                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21173222184                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21173222184                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21173222184                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21173222184                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8765136                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8765136                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7110668                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7110668                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19728                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16588                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16588                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15875804                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15875804                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15875804                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15875804                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021074                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021074                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000117                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.011688                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.011688                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.011688                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.011688                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 114241.675922                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 114241.675922                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 85114.989222                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 85114.989222                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 114110.601908                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 114110.601908                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 114110.601908                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 114110.601908                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13367                       # number of writebacks
system.cpu1.dcache.writebacks::total            13367                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       111949                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       111949                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          697                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          697                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       112646                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       112646                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       112646                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       112646                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        72766                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        72766                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          138                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          138                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        72904                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        72904                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        72904                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        72904                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7287939604                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7287939604                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      9115833                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9115833                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7297055437                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7297055437                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7297055437                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7297055437                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008302                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008302                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004592                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004592                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004592                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004592                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 100155.836572                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100155.836572                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66056.760870                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66056.760870                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 100091.290423                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100091.290423                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 100091.290423                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100091.290423                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               528.432312                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012376566                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1913755.323251                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.432312                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.061590                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.846847                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12368517                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12368517                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12368517                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12368517                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12368517                       # number of overall hits
system.cpu2.icache.overall_hits::total       12368517                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           51                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           51                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7719561                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7719561                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7719561                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7719561                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7719561                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7719561                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12368568                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12368568                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12368568                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12368568                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12368568                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12368568                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 151363.941176                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 151363.941176                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 151363.941176                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 151363.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 151363.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 151363.941176                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           39                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           39                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6156181                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6156181                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6156181                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6156181                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6156181                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6156181                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 157850.794872                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 157850.794872                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 157850.794872                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 157850.794872                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 157850.794872                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 157850.794872                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 72922                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180696694                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 73178                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2469.276203                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.207731                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.792269                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.914874                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.085126                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8576812                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8576812                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7105928                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7105928                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19872                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19872                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16580                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16580                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15682740                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15682740                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15682740                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15682740                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       185017                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       185017                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          833                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          833                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       185850                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        185850                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       185850                       # number of overall misses
system.cpu2.dcache.overall_misses::total       185850                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  21218198990                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  21218198990                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     71019609                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     71019609                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  21289218599                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  21289218599                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  21289218599                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  21289218599                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8761829                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8761829                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7106761                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7106761                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16580                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16580                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15868590                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15868590                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15868590                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15868590                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021116                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021116                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000117                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011712                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011712                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011712                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011712                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 114682.429128                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 114682.429128                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 85257.633854                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 85257.633854                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 114550.543982                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 114550.543982                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 114550.543982                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 114550.543982                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        13465                       # number of writebacks
system.cpu2.dcache.writebacks::total            13465                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       112232                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       112232                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          696                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          696                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       112928                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       112928                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       112928                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       112928                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        72785                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72785                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          137                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          137                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        72922                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        72922                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        72922                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        72922                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   7298918298                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   7298918298                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9017042                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9017042                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   7307935340                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   7307935340                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   7307935340                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   7307935340                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008307                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008307                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004595                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004595                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004595                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004595                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 100280.528928                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 100280.528928                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65817.824818                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65817.824818                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 100215.783166                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 100215.783166                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 100215.783166                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 100215.783166                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               519.241503                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007800427                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1934357.825336                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.241503                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.059682                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.832118                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12237981                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12237981                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12237981                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12237981                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12237981                       # number of overall hits
system.cpu3.icache.overall_hits::total       12237981                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           48                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.cpu3.icache.overall_misses::total           48                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7423695                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7423695                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7423695                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7423695                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7423695                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7423695                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12238029                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12238029                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12238029                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12238029                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12238029                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12238029                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 154660.312500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 154660.312500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 154660.312500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 154660.312500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 154660.312500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 154660.312500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6290105                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6290105                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6290105                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6290105                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6290105                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6290105                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 161284.743590                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 161284.743590                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 161284.743590                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 161284.743590                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 161284.743590                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 161284.743590                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 56438                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172069837                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 56694                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3035.062564                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.870438                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.129562                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.913556                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.086444                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8633935                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8633935                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7306475                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7306475                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17780                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17780                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16813                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16813                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15940410                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15940410                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15940410                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15940410                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       192548                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       192548                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3869                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3869                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       196417                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        196417                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       196417                       # number of overall misses
system.cpu3.dcache.overall_misses::total       196417                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  23366570093                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  23366570093                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    485242912                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    485242912                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  23851813005                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  23851813005                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  23851813005                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  23851813005                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      8826483                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      8826483                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7310344                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7310344                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16813                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16813                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16136827                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16136827                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16136827                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16136827                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021815                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021815                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000529                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000529                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012172                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012172                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012172                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012172                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 121354.519876                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 121354.519876                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 125418.173171                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 125418.173171                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 121434.565262                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 121434.565262                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 121434.565262                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 121434.565262                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22825                       # number of writebacks
system.cpu3.dcache.writebacks::total            22825                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       136270                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       136270                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3709                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3709                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       139979                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       139979                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       139979                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       139979                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        56278                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        56278                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          160                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          160                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        56438                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        56438                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        56438                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        56438                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5360488688                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5360488688                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     11150787                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     11150787                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5371639475                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5371639475                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5371639475                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5371639475                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006376                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006376                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003497                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003497                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003497                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003497                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 95250.163261                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 95250.163261                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69692.418750                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69692.418750                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 95177.707839                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 95177.707839                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 95177.707839                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 95177.707839                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               518.674922                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1007789860                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1938057.423077                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    36.674922                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.058774                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.831210                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12227414                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12227414                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12227414                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12227414                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12227414                       # number of overall hits
system.cpu4.icache.overall_hits::total       12227414                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           48                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           48                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           48                       # number of overall misses
system.cpu4.icache.overall_misses::total           48                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7514014                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7514014                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7514014                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7514014                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7514014                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7514014                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12227462                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12227462                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12227462                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12227462                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12227462                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12227462                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 156541.958333                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 156541.958333                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 156541.958333                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 156541.958333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 156541.958333                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 156541.958333                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6203449                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6203449                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6203449                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6203449                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6203449                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6203449                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 163248.657895                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 163248.657895                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 163248.657895                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 163248.657895                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 163248.657895                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 163248.657895                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 56684                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               172061195                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 56940                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               3021.798296                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.869850                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.130150                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.913554                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.086446                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      8627466                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        8627466                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7304030                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7304030                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        18058                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        18058                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        16807                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        16807                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     15931496                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        15931496                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     15931496                       # number of overall hits
system.cpu4.dcache.overall_hits::total       15931496                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       193475                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       193475                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         3887                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         3887                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       197362                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        197362                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       197362                       # number of overall misses
system.cpu4.dcache.overall_misses::total       197362                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  23593402339                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  23593402339                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    495758461                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    495758461                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  24089160800                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  24089160800                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  24089160800                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  24089160800                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      8820941                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      8820941                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7307917                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7307917                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        18058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        18058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        16807                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        16807                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     16128858                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     16128858                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     16128858                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     16128858                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.021934                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.021934                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000532                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000532                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012237                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012237                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012237                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012237                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 121945.483081                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 121945.483081                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 127542.696424                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 127542.696424                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 122055.718933                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 122055.718933                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 122055.718933                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 122055.718933                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        21878                       # number of writebacks
system.cpu4.dcache.writebacks::total            21878                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       136955                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       136955                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         3723                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         3723                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       140678                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       140678                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       140678                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       140678                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        56520                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        56520                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          164                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          164                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        56684                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        56684                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        56684                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        56684                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5435068436                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5435068436                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     11654827                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     11654827                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5446723263                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5446723263                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5446723263                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5446723263                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006407                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006407                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003514                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003514                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003514                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003514                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 96161.861925                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 96161.861925                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 71066.018293                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 71066.018293                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 96089.253811                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 96089.253811                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 96089.253811                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 96089.253811                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               492.965978                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1009861335                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   494                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2044253.714575                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    37.965978                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.060843                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.790010                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12498815                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12498815                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12498815                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12498815                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12498815                       # number of overall hits
system.cpu5.icache.overall_hits::total       12498815                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           50                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           50                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           50                       # number of overall misses
system.cpu5.icache.overall_misses::total           50                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7691401                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7691401                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7691401                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7691401                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7691401                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7691401                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12498865                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12498865                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12498865                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12498865                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12498865                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12498865                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 153828.020000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 153828.020000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 153828.020000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 153828.020000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 153828.020000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 153828.020000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6082660                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6082660                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6082660                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6082660                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6082660                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6082660                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 155965.641026                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 155965.641026                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 155965.641026                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 155965.641026                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 155965.641026                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 155965.641026                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 36989                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               163783468                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 37245                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               4397.461888                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.159532                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.840468                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.910779                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.089221                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9973344                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9973344                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7409447                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7409447                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        19319                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        19319                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        18022                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        18022                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     17382791                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        17382791                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     17382791                       # number of overall hits
system.cpu5.dcache.overall_hits::total       17382791                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        95002                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        95002                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         2155                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         2155                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        97157                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         97157                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        97157                       # number of overall misses
system.cpu5.dcache.overall_misses::total        97157                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   9518832695                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   9518832695                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data    142789227                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total    142789227                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   9661621922                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   9661621922                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   9661621922                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   9661621922                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     10068346                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     10068346                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7411602                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7411602                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        19319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        19319                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        18022                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        18022                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     17479948                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     17479948                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     17479948                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     17479948                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009436                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009436                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000291                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000291                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005558                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005558                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005558                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005558                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 100196.129503                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 100196.129503                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 66259.502088                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 66259.502088                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 99443.394938                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 99443.394938                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 99443.394938                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 99443.394938                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets        89512                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets 29837.333333                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         8787                       # number of writebacks
system.cpu5.dcache.writebacks::total             8787                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        58226                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        58226                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         1942                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         1942                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        60168                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        60168                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        60168                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        60168                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        36776                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        36776                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          213                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          213                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        36989                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        36989                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        36989                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        36989                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   3333696556                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   3333696556                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     15989350                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     15989350                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   3349685906                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   3349685906                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   3349685906                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   3349685906                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003653                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003653                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002116                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002116                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 90648.699043                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 90648.699043                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 75067.370892                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 75067.370892                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 90558.974452                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 90558.974452                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 90558.974452                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 90558.974452                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               580.936112                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1037033619                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1772707.041026                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    39.894146                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.041967                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.063933                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867054                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.930987                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12092293                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12092293                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12092293                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12092293                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12092293                       # number of overall hits
system.cpu6.icache.overall_hits::total       12092293                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           55                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           55                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           55                       # number of overall misses
system.cpu6.icache.overall_misses::total           55                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8501888                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8501888                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8501888                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8501888                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8501888                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8501888                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12092348                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12092348                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12092348                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12092348                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12092348                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12092348                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 154579.781818                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 154579.781818                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 154579.781818                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 154579.781818                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 154579.781818                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 154579.781818                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           13                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           13                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           42                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           42                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6648874                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6648874                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6648874                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6648874                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6648874                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6648874                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 158306.523810                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 158306.523810                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 158306.523810                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 158306.523810                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 158306.523810                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 158306.523810                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 81312                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               448699088                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 81568                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               5500.920557                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.907056                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.092944                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.437137                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.562863                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     31755913                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       31755913                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data     17388153                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total      17388153                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         8491                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         8491                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         8482                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         8482                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     49144066                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        49144066                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     49144066                       # number of overall hits
system.cpu6.dcache.overall_hits::total       49144066                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       285038                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       285038                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          259                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          259                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       285297                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        285297                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       285297                       # number of overall misses
system.cpu6.dcache.overall_misses::total       285297                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  31736802693                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  31736802693                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     22703823                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     22703823                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  31759506516                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  31759506516                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  31759506516                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  31759506516                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     32040951                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     32040951                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data     17388412                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total     17388412                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         8491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         8491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         8482                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         8482                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     49429363                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     49429363                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     49429363                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     49429363                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008896                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008896                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005772                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005772                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005772                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005772                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 111342.356784                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 111342.356784                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 87659.548263                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 87659.548263                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 111320.856918                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 111320.856918                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 111320.856918                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 111320.856918                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        23483                       # number of writebacks
system.cpu6.dcache.writebacks::total            23483                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       203804                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       203804                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          181                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       203985                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       203985                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       203985                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       203985                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        81234                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        81234                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        81312                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        81312                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        81312                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        81312                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   8206834184                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   8206834184                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      5491923                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      5491923                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   8212326107                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   8212326107                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   8212326107                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   8212326107                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002535                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001645                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001645                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001645                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001645                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 101027.084521                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 101027.084521                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 70409.269231                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 70409.269231                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 100997.713831                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 100997.713831                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 100997.713831                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 100997.713831                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               518.460030                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1007802972                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1938082.638462                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    36.460030                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.058430                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.830865                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12240526                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12240526                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12240526                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12240526                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12240526                       # number of overall hits
system.cpu7.icache.overall_hits::total       12240526                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           47                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.cpu7.icache.overall_misses::total           47                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7527127                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7527127                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7527127                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7527127                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7527127                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7527127                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12240573                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12240573                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12240573                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12240573                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12240573                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12240573                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 160151.638298                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 160151.638298                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 160151.638298                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 160151.638298                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 160151.638298                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 160151.638298                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            9                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            9                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6351733                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6351733                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6351733                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6351733                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6351733                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6351733                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 167150.868421                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 167150.868421                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 167150.868421                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 167150.868421                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 167150.868421                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 167150.868421                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 56610                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               172069516                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 56866                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3025.876904                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.870802                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.129198                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.913558                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.086442                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8633199                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8633199                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7306794                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7306794                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        17875                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        17875                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16814                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16814                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15939993                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15939993                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15939993                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15939993                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       192888                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       192888                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         3876                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         3876                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       196764                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        196764                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       196764                       # number of overall misses
system.cpu7.dcache.overall_misses::total       196764                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  23346458713                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  23346458713                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    489770203                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    489770203                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  23836228916                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  23836228916                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  23836228916                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  23836228916                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8826087                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8826087                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7310670                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7310670                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        17875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        17875                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16814                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16814                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     16136757                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     16136757                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     16136757                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     16136757                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021854                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021854                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000530                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000530                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012194                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012194                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012194                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012194                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 121036.346030                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 121036.346030                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 126359.701496                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 126359.701496                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 121141.209347                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 121141.209347                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 121141.209347                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 121141.209347                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        22890                       # number of writebacks
system.cpu7.dcache.writebacks::total            22890                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       136443                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       136443                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         3711                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         3711                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       140154                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       140154                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       140154                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       140154                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        56445                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        56445                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          165                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          165                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        56610                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        56610                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        56610                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        56610                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   5347817567                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   5347817567                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     12048021                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     12048021                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   5359865588                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   5359865588                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   5359865588                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   5359865588                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006395                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006395                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003508                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003508                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003508                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003508                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94743.866897                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 94743.866897                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 73018.309091                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 73018.309091                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 94680.543862                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 94680.543862                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 94680.543862                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 94680.543862                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
