Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jan 28 19:28:35 2019
| Host         : DESKTOP-5JTOT08 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hw_acc_wrapper_timing_summary_routed.rpt -rpx hw_acc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : hw_acc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.225        0.000                      0                11220        0.039        0.000                      0                11220        4.020        0.000                       0                  5161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.225        0.000                      0                11220        0.039        0.000                      0                11220        4.020        0.000                       0                  5161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_3_preg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 0.642ns (9.445%)  route 6.155ns (90.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        1.845     3.139    hw_acc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.593     5.250    hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ap_rst_n
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.374 r  hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/wstate[1]_i_1/O
                         net (fo=657, routed)         4.562     9.936    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_rst_n[0]
    SLICE_X58Y64         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_3_preg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        1.532    12.711    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_clk
    SLICE_X58Y64         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_3_preg_reg[0]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X58Y64         FDRE (Setup_fdre_C_R)       -0.524    12.162    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_3_preg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.162    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_3_preg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 0.642ns (9.445%)  route 6.155ns (90.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        1.845     3.139    hw_acc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.593     5.250    hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ap_rst_n
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.374 r  hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/wstate[1]_i_1/O
                         net (fo=657, routed)         4.562     9.936    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_rst_n[0]
    SLICE_X58Y64         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_3_preg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        1.532    12.711    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_clk
    SLICE_X58Y64         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_3_preg_reg[1]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X58Y64         FDRE (Setup_fdre_C_R)       -0.524    12.162    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_3_preg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.162    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_3_preg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 0.642ns (9.445%)  route 6.155ns (90.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        1.845     3.139    hw_acc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.593     5.250    hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ap_rst_n
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.374 r  hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/wstate[1]_i_1/O
                         net (fo=657, routed)         4.562     9.936    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_rst_n[0]
    SLICE_X58Y64         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_3_preg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        1.532    12.711    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_clk
    SLICE_X58Y64         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_3_preg_reg[2]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X58Y64         FDRE (Setup_fdre_C_R)       -0.524    12.162    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_3_preg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.162    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_3_preg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 0.642ns (9.445%)  route 6.155ns (90.555%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        1.845     3.139    hw_acc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.593     5.250    hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ap_rst_n
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.374 r  hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/wstate[1]_i_1/O
                         net (fo=657, routed)         4.562     9.936    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_rst_n[0]
    SLICE_X58Y64         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_3_preg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        1.532    12.711    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_clk
    SLICE_X58Y64         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_3_preg_reg[3]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X58Y64         FDRE (Setup_fdre_C_R)       -0.524    12.162    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_3_preg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.162    
                         arrival time                          -9.936    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.276ns  (required time - arrival time)
  Source:                 hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_datalen_fu_56_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_datalen_fu_56_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.258ns  (logic 2.314ns (31.880%)  route 4.944ns (68.120%))
  Logic Levels:           9  (CARRY4=5 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        1.695     2.989    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ap_clk
    SLICE_X28Y62         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_datalen_fu_56_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456     3.445 r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_datalen_fu_56_reg[4]/Q
                         net (fo=3, routed)           0.966     4.411    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ap_return_0[4]
    SLICE_X29Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     4.936 r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_datalen_fu_56_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.936    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_datalen_fu_56_reg[4]_i_2_n_9
    SLICE_X29Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.050 r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_datalen_fu_56_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.050    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_datalen_fu_56_reg[8]_i_2_n_9
    SLICE_X29Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.164 r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_datalen_fu_56_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.164    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_datalen_fu_56_reg[12]_i_2_n_9
    SLICE_X29Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.278 r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_datalen_fu_56_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.278    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_datalen_fu_56_reg[16]_i_2_n_9
    SLICE_X29Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.591 r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_datalen_fu_56_reg[20]_i_2/O[3]
                         net (fo=2, routed)           0.859     6.450    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/tmp_2_fu_415_p2[20]
    SLICE_X31Y75         LUT4 (Prop_lut4_I1_O)        0.306     6.756 r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ap_CS_fsm[4]_i_11/O
                         net (fo=1, routed)           0.676     7.432    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ap_CS_fsm[4]_i_11_n_9
    SLICE_X28Y71         LUT5 (Prop_lut5_I4_O)        0.124     7.556 r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ap_CS_fsm[4]_i_7__0/O
                         net (fo=1, routed)           0.579     8.136    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ap_CS_fsm[4]_i_7__0_n_9
    SLICE_X27Y71         LUT4 (Prop_lut4_I3_O)        0.124     8.260 f  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ap_CS_fsm[4]_i_2__0/O
                         net (fo=36, routed)          0.629     8.889    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/tmp_3_fu_421_p2
    SLICE_X30Y77         LUT4 (Prop_lut4_I2_O)        0.124     9.013 r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_datalen_fu_56[31]_i_1/O
                         net (fo=32, routed)          1.235    10.247    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_datalen_fu_56[31]_i_1_n_9
    SLICE_X33Y64         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_datalen_fu_56_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        1.474    12.653    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ap_clk
    SLICE_X33Y64         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_datalen_fu_56_reg[11]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X33Y64         FDRE (Setup_fdre_C_CE)      -0.205    12.523    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_datalen_fu_56_reg[11]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -10.247    
  -------------------------------------------------------------------
                         slack                                  2.276    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_0_preg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.815ns  (logic 0.642ns (9.420%)  route 6.173ns (90.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        1.845     3.139    hw_acc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.593     5.250    hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ap_rst_n
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.374 r  hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/wstate[1]_i_1/O
                         net (fo=657, routed)         4.580     9.954    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_rst_n[0]
    SLICE_X64Y60         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_0_preg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        1.539    12.718    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_clk
    SLICE_X64Y60         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_0_preg_reg[10]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X64Y60         FDRE (Setup_fdre_C_R)       -0.429    12.264    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_0_preg_reg[10]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_0_preg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.815ns  (logic 0.642ns (9.420%)  route 6.173ns (90.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        1.845     3.139    hw_acc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.593     5.250    hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ap_rst_n
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.374 r  hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/wstate[1]_i_1/O
                         net (fo=657, routed)         4.580     9.954    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_rst_n[0]
    SLICE_X64Y60         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_0_preg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        1.539    12.718    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_clk
    SLICE_X64Y60         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_0_preg_reg[11]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X64Y60         FDRE (Setup_fdre_C_R)       -0.429    12.264    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_0_preg_reg[11]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_0_preg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.815ns  (logic 0.642ns (9.420%)  route 6.173ns (90.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        1.845     3.139    hw_acc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.593     5.250    hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ap_rst_n
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.374 r  hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/wstate[1]_i_1/O
                         net (fo=657, routed)         4.580     9.954    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_rst_n[0]
    SLICE_X64Y60         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_0_preg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        1.539    12.718    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_clk
    SLICE_X64Y60         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_0_preg_reg[8]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X64Y60         FDRE (Setup_fdre_C_R)       -0.429    12.264    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_0_preg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_0_preg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.815ns  (logic 0.642ns (9.420%)  route 6.173ns (90.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        1.845     3.139    hw_acc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.593     5.250    hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ap_rst_n
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.374 r  hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/wstate[1]_i_1/O
                         net (fo=657, routed)         4.580     9.954    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_rst_n[0]
    SLICE_X64Y60         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_0_preg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        1.539    12.718    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_clk
    SLICE_X64Y60         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_0_preg_reg[9]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X64Y60         FDRE (Setup_fdre_C_R)       -0.429    12.264    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_0_preg_reg[9]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -9.954    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_0_preg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 0.642ns (9.472%)  route 6.136ns (90.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    3.139ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        1.845     3.139    hw_acc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X36Y102        FDRE                                         r  hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.518     3.657 f  hw_acc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          1.593     5.250    hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ap_rst_n
    SLICE_X48Y92         LUT1 (Prop_lut1_I0_O)        0.124     5.374 r  hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/wstate[1]_i_1/O
                         net (fo=657, routed)         4.543     9.917    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_rst_n[0]
    SLICE_X64Y59         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_0_preg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        1.539    12.718    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_clk
    SLICE_X64Y59         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_0_preg_reg[4]/C
                         clock pessimism              0.129    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X64Y59         FDRE (Setup_fdre_C_R)       -0.429    12.264    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_0_preg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.264    
                         arrival time                          -9.917    
  -------------------------------------------------------------------
                         slack                                  2.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_state_6_load_1_reg_650_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/h_reg_343_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.192ns (47.221%)  route 0.215ns (52.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        0.554     0.890    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ap_clk
    SLICE_X44Y60         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_state_6_load_1_reg_650_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y60         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_state_6_load_1_reg_650_reg[4]/Q
                         net (fo=4, routed)           0.215     1.245    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ctx_state_6_load_1_reg_650_reg[31][4]
    SLICE_X53Y59         LUT3 (Prop_lut3_I0_O)        0.051     1.296 r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/h_reg_343[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.296    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/h_reg_343[4]_i_1__0_n_9
    SLICE_X53Y59         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/h_reg_343_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        0.819     1.185    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_clk
    SLICE_X53Y59         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/h_reg_343_reg[4]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y59         FDRE (Hold_fdre_C_D)         0.107     1.257    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/h_reg_343_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_CS_fsm_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_CS_fsm_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.284%)  route 0.237ns (62.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        0.555     0.891    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_clk
    SLICE_X49Y55         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_CS_fsm_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_CS_fsm_reg[6]/Q
                         net (fo=34, routed)          0.237     1.269    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_CS_fsm_state7
    SLICE_X53Y55         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_CS_fsm_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        0.820     1.186    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_clk
    SLICE_X53Y55         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_CS_fsm_reg[7]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y55         FDRE (Hold_fdre_C_D)         0.070     1.221    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_CS_fsm_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/c_reg_397_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/d_reg_386_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.272%)  route 0.225ns (54.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        0.543     0.879    hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ap_clk
    SLICE_X52Y70         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/c_reg_397_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/c_reg_397_reg[1]/Q
                         net (fo=5, routed)           0.225     1.244    hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/c_reg_397[1]
    SLICE_X49Y69         LUT5 (Prop_lut5_I3_O)        0.045     1.289 r  hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/d_reg_386[1]_i_1/O
                         net (fo=1, routed)           0.000     1.289    hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/d_reg_386[1]_i_1_n_9
    SLICE_X49Y69         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/d_reg_386_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        0.814     1.180    hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ap_clk
    SLICE_X49Y69         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/d_reg_386_reg[1]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y69         FDRE (Hold_fdre_C_D)         0.092     1.237    hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/d_reg_386_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/h1_reg_334_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/tmp10_reg_1227_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.972%)  route 0.173ns (41.028%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        0.554     0.890    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_clk
    SLICE_X48Y57         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/h1_reg_334_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/h1_reg_334_reg[3]/Q
                         net (fo=5, routed)           0.173     1.204    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/h1_reg_334[3]
    SLICE_X51Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.249 r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/tmp10_reg_1227[3]_i_5__0/O
                         net (fo=1, routed)           0.000     1.249    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/tmp10_reg_1227[3]_i_5__0_n_9
    SLICE_X51Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.312 r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/tmp10_reg_1227_reg[3]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.312    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/tmp10_fu_852_p2[3]
    SLICE_X51Y58         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/tmp10_reg_1227_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        0.819     1.185    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_clk
    SLICE_X51Y58         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/tmp10_reg_1227_reg[3]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y58         FDRE (Hold_fdre_C_D)         0.105     1.255    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/tmp10_reg_1227_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_7_preg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_state_7_fu_60_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.860%)  route 0.248ns (57.140%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        0.551     0.887    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_clk
    SLICE_X49Y64         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_7_preg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_7_preg_reg[25]/Q
                         net (fo=2, routed)           0.248     1.276    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_7_preg[25]
    SLICE_X50Y67         LUT5 (Prop_lut5_I1_O)        0.045     1.321 r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ctx_state_7_fu_60[25]_i_1/O
                         net (fo=1, routed)           0.000     1.321    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208_n_22
    SLICE_X50Y67         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_state_7_fu_60_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        0.812     1.178    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ap_clk
    SLICE_X50Y67         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_state_7_fu_60_reg[25]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.120     1.263    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_state_7_fu_60_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.321    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_state_7_fu_60_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_state_7_load_1_reg_645_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.092%)  route 0.239ns (62.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        0.552     0.888    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ap_clk
    SLICE_X47Y65         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_state_7_fu_60_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_state_7_fu_60_reg[31]/Q
                         net (fo=2, routed)           0.239     1.268    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ap_return_10[31]
    SLICE_X50Y65         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_state_7_load_1_reg_645_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        0.814     1.180    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ap_clk
    SLICE_X50Y65         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_state_7_load_1_reg_645_reg[31]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X50Y65         FDRE (Hold_fdre_C_D)         0.063     1.208    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_state_7_load_1_reg_645_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 hw_acc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        0.555     0.891    hw_acc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y90         FDRE                                         r  hw_acc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  hw_acc_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.116     1.148    hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X38Y90         SRLC32E                                      r  hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        0.823     1.189    hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y90         SRLC32E                                      r  hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.087    hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 hw_acc_i/scalar_sha256/inst/sha256ctx_state_4_2_fu_126_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw_acc_i/scalar_sha256/inst/reg_499_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.572%)  route 0.255ns (64.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        0.551     0.887    hw_acc_i/scalar_sha256/inst/ap_clk
    SLICE_X52Y59         FDRE                                         r  hw_acc_i/scalar_sha256/inst/sha256ctx_state_4_2_fu_126_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y59         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  hw_acc_i/scalar_sha256/inst/sha256ctx_state_4_2_fu_126_reg[13]/Q
                         net (fo=2, routed)           0.255     1.283    hw_acc_i/scalar_sha256/inst/sha256ctx_state_4_2_fu_126[13]
    SLICE_X47Y57         FDRE                                         r  hw_acc_i/scalar_sha256/inst/reg_499_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        0.823     1.189    hw_acc_i/scalar_sha256/inst/ap_clk
    SLICE_X47Y57         FDRE                                         r  hw_acc_i/scalar_sha256/inst/reg_499_reg[13]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y57         FDRE (Hold_fdre_C_D)         0.066     1.220    hw_acc_i/scalar_sha256/inst/reg_499_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_7_preg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_state_7_fu_60_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.253%)  route 0.254ns (57.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        0.551     0.887    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_clk
    SLICE_X49Y64         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_7_preg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_7_preg_reg[24]/Q
                         net (fo=2, routed)           0.254     1.282    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ap_return_7_preg[24]
    SLICE_X50Y68         LUT5 (Prop_lut5_I1_O)        0.045     1.327 r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/ctx_state_7_fu_60[24]_i_1/O
                         net (fo=1, routed)           0.000     1.327    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208_n_23
    SLICE_X50Y68         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_state_7_fu_60_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        0.811     1.177    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ap_clk
    SLICE_X50Y68         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_state_7_fu_60_reg[24]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X50Y68         FDRE (Hold_fdre_C_D)         0.120     1.262    hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/ctx_state_7_fu_60_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/ctx_state_1_reg_412_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ap_return_1_preg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.256ns (58.466%)  route 0.182ns (41.534%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        0.542     0.878    hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/ap_clk
    SLICE_X51Y71         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/ctx_state_1_reg_412_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/ctx_state_1_reg_412_reg[4]/Q
                         net (fo=4, routed)           0.182     1.200    hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ctx_state_1_reg_412_reg[31][4]
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.045     1.245 r  hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ap_return_1_preg[7]_i_9/O
                         net (fo=1, routed)           0.000     1.245    hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ap_return_1_preg[7]_i_9_n_9
    SLICE_X49Y71         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.315 r  hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ap_return_1_preg_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.315    hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ap_return_1_preg_reg[7]_i_1_n_16
    SLICE_X49Y71         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ap_return_1_preg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    hw_acc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  hw_acc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5161, routed)        0.812     1.178    hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ap_clk
    SLICE_X49Y71         FDRE                                         r  hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ap_return_1_preg_reg[4]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.105     1.248    hw_acc_i/scalar_sha256/inst/grp_sha256_final_fu_260/grp_sha256_transform_fu_494/ap_return_1_preg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { hw_acc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17   hw_acc_i/scalar_sha256/inst/sha256_AXILiteS_s_axi_U/int_digest/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y17   hw_acc_i/scalar_sha256/inst/sha256_AXILiteS_s_axi_U/int_digest/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y32   hw_acc_i/scalar_sha256/inst/seg_buf_U/sha256_seg_buf_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18   hw_acc_i/scalar_sha256/inst/sha256_AXILiteS_s_axi_U/int_data/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y18   hw_acc_i/scalar_sha256/inst/sha256_AXILiteS_s_axi_U/int_data/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y20   hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/k_U/sha256_transform_k_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y20   hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/k_U/sha256_transform_k_rom_U/q0_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y32   hw_acc_i/scalar_sha256/inst/seg_buf_U/sha256_seg_buf_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y11   hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/m_U/sha256_transform_m_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y11   hw_acc_i/scalar_sha256/inst/grp_sha256_update_fu_279/grp_sha256_transform_fu_208/m_U/sha256_transform_m_ram_U/ram_reg/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y104  hw_acc_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y91   hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y92   hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X42Y94   hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y94   hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y94   hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y92   hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y92   hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y92   hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y94   hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y94   hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y94   hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y94   hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y94   hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94   hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94   hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y94   hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y93   hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y93   hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y93   hw_acc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK



