set ::env(PROJECT_NAME) firewire
set ::env(DESIGN_TOP) fifo_beh
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/firewire/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/firewire/rtl/fifo_beh.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller
