

================================================================
== Vitis HLS Report for 'doitgenTriple_Pipeline_loop_2'
================================================================
* Date:           Sun Jun 23 03:28:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        doitgenTriple
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1292|     1292|  6.460 us|  6.460 us|  1292|  1292|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_2  |     1290|     1290|        21|          5|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      32|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     186|    -|
|Register             |        -|     -|      415|      96|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      415|     314|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln43_fu_113_p2   |         +|   0|  0|  15|           8|           1|
    |icmp_ln36_fu_107_p2  |      icmp|   0|  0|  15|           8|           2|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  32|          17|           5|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_b_load           |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_1              |   9|          2|    8|         16|
    |b_fu_44                           |   9|          2|   32|         64|
    |grp_fu_80_p0                      |  14|          3|   32|         96|
    |grp_fu_80_p1                      |  14|          3|   32|         96|
    |grp_fu_85_p0                      |  14|          3|   32|         96|
    |grp_fu_85_p1                      |  14|          3|   32|         96|
    |i_fu_40                           |   9|          2|    8|         16|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 186|         40|  216|        564|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln43_reg_170                  |   8|   0|    8|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |b_fu_44                           |  32|   0|   32|          0|
    |c_reg_191                         |  32|   0|   32|          0|
    |e_reg_196                         |  32|   0|   32|          0|
    |i_fu_40                           |   8|   0|    8|          0|
    |icmp_ln36_reg_166                 |   1|   0|    1|          0|
    |q_reg_185                         |  32|   0|   32|          0|
    |reg_89                            |  32|   0|   32|          0|
    |sum_load_reg_180                  |  32|   0|   32|          0|
    |add_ln43_reg_170                  |  64|  32|    8|          0|
    |icmp_ln36_reg_166                 |  64|  32|    1|          0|
    |q_reg_185                         |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 415|  96|  264|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+--------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|grp_fu_80_p_din0    |  out|   32|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|grp_fu_80_p_din1    |  out|   32|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|grp_fu_80_p_opcode  |  out|    2|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|grp_fu_80_p_dout0   |   in|   32|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|grp_fu_80_p_ce      |  out|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|grp_fu_84_p_din0    |  out|   32|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|grp_fu_84_p_din1    |  out|   32|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|grp_fu_84_p_dout0   |   in|   32|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|grp_fu_84_p_ce      |  out|    1|  ap_ctrl_hs|  doitgenTriple_Pipeline_loop_2|  return value|
|empty               |   in|   32|     ap_none|                          empty|        scalar|
|sum_address0        |  out|    8|   ap_memory|                            sum|         array|
|sum_ce0             |  out|    1|   ap_memory|                            sum|         array|
|sum_q0              |   in|   32|   ap_memory|                            sum|         array|
|A_address0          |  out|    8|   ap_memory|                              A|         array|
|A_ce0               |  out|    1|   ap_memory|                              A|         array|
|A_we0               |  out|    1|   ap_memory|                              A|         array|
|A_d0                |  out|   32|   ap_memory|                              A|         array|
+--------------------+-----+-----+------------+-------------------------------+--------------+

