I915_TILING_X	,	V_55
i915_gem_release_mmap	,	F_18
"record\n"	,	L_5
I830_FENCE_START_MASK	,	V_42
stride	,	V_29
page_to_phys	,	F_28
dev_priv	,	V_3
drm_device	,	V_1
dev	,	V_2
C0DRB3	,	V_24
PAGE_SHIFT	,	V_68
pin_count	,	V_52
I915_TILING_Y	,	V_34
page_count	,	V_67
I915_BIT_6_SWIZZLE_9	,	V_11
kmap	,	F_25
handle	,	V_49
map_and_fenceable	,	V_57
i915_gem_swizzle_page	,	F_24
drm_i915_gem_set_tiling	,	V_47
drm_i915_gem_get_tiling	,	V_61
size	,	V_30
I915_READ16	,	F_8
gtt_mappable_end	,	V_58
i915_gem_object_save_bit_17_swizzle	,	F_31
PAGE_SIZE	,	V_66
i915_gem_get_unfenced_gtt_alignment	,	F_19
GFP_KERNEL	,	V_72
I915_BIT_6_SWIZZLE_UNKNOWN	,	V_6
to_intel_bo	,	F_14
I915_BIT_6_SWIZZLE_9_10_11	,	V_20
I915_BIT_6_SWIZZLE_9_17	,	V_23
I915_READ	,	F_6
test_bit	,	F_29
I915_BIT_6_SWIZZLE_9_10_17	,	V_22
gen	,	V_8
mutex_unlock	,	F_22
IS_GEN2	,	F_4
file	,	V_46
EBUSY	,	V_53
DCC_CHANNEL_XOR_DISABLE	,	V_18
I915_BIT_6_SWIZZLE_9_11	,	V_21
__clear_bit	,	F_35
I915_BIT_6_SWIZZLE_9_10	,	V_10
IS_GEN3	,	F_11
INTEL_INFO	,	F_2
IS_GEN5	,	F_3
drm_gem_object_unreference	,	F_21
i915_gem_object_do_bit_17_swizzle	,	F_27
gtt_space	,	V_43
I915_FENCE_START_MASK	,	V_41
uint32_t	,	T_2
i	,	V_65
drm_i915_gem_object	,	V_37
ENOENT	,	V_50
tiling_mode	,	V_31
drm_gem_object_unreference_unlocked	,	F_16
EINVAL	,	V_51
mutex_lock	,	F_17
I915_BIT_6_SWIZZLE_NONE	,	V_9
I830_FENCE_MAX_SIZE_VAL	,	V_36
data	,	V_44
IS_MOBILE	,	F_5
DCC_ADDRESSING_MODE_DUAL_CHANNEL_INTERLEAVED	,	V_17
bit_6_swizzle_y	,	V_28
bit_6_swizzle_x	,	V_27
i915_gem_get_tiling	,	F_23
HAS_128_BYTE_Y_TILING	,	F_10
pages	,	V_71
swizzle_mode	,	V_54
u32	,	T_3
gtt_offset	,	V_40
i915_gem_detect_bit_6_swizzle	,	F_1
drm_i915_private_t	,	T_1
__set_bit	,	F_34
DCC_ADDRESSING_MODE_SINGLE_CHANNEL	,	V_15
mm	,	V_26
ret	,	V_48
bit_17	,	V_69
I915_TILING_NONE	,	V_33
kunmap	,	F_26
BITS_TO_LONGS	,	F_33
DCC	,	V_13
"unknown tiling mode\n"	,	L_3
DCC_CHANNEL_XOR_BIT_17	,	V_19
C1DRB3	,	V_25
DCC_ADDRESSING_MODE_DUAL_CHANNEL_ASYMMETRIC	,	V_16
i915_gem_set_tiling	,	F_13
DRM_ERROR	,	F_7
struct_mutex	,	V_56
DCC_ADDRESSING_MODE_MASK	,	V_14
"Failed to allocate memory for bit 17 "	,	L_4
I965_FENCE_MAX_PITCH_VAL	,	V_35
page	,	V_62
i915_gem_object_unbind	,	F_20
dcc	,	V_12
swizzle_x	,	V_5
swizzle_y	,	V_7
vaddr	,	V_64
drm_gem_object_lookup	,	F_15
unfenced_alignment	,	V_59
tiling_changed	,	V_60
kmalloc	,	F_32
"Couldn't read from MCHBAR.  "	,	L_1
temp	,	V_63
set_page_dirty	,	F_30
"Disabling tiling.\n"	,	L_2
i915_tiling_ok	,	F_9
dev_private	,	V_4
tile_width	,	V_32
new_bit_17	,	V_70
obj	,	V_38
drm_file	,	V_45
i915_gem_object_fence_ok	,	F_12
base	,	V_39
