Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: conware.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "conware.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "conware"
Output Format                      : NGC
Target Device                      : xc7z020-1-clg484

---- Source Options
Top Module Name                    : conware
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\conware_test\system\pcores\conware_v1_00_a\hdl\verilog\conway.v" into library work
Parsing module <conway>.
Analyzing Verilog file "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\conware_test\system\pcores\conware_v1_00_a\hdl\verilog\shredder.v" into library work
Parsing module <shredder>.
Analyzing Verilog file "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\conware_test\system\pcores\conware_v1_00_a\hdl\verilog\shredder_array.v" into library work
Parsing module <shredder_array>.
Analyzing Verilog file "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\conware_test\system\pcores\conware_v1_00_a\hdl\verilog\buffer2axis.v" into library work
Parsing module <buffer2axis>.
Analyzing Verilog file "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\conware_test\system\pcores\conware_v1_00_a\hdl\verilog\axis2buffer.v" into library work
Parsing module <axis2buffer>.
Analyzing Verilog file "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\conware_test\system\pcores\conware_v1_00_a\hdl\verilog\conware.v" into library work
Parsing module <conware>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <conware>.

Elaborating module <axis2buffer(DWIDTH=32,WIDTH=8)>.
WARNING:HDLCompiler:413 - "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\conware_test\system\pcores\conware_v1_00_a\hdl\verilog\axis2buffer.v" Line 67: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\conware_test\system\pcores\conware_v1_00_a\hdl\verilog\axis2buffer.v" Line 98: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\conware_test\system\pcores\conware_v1_00_a\hdl\verilog\axis2buffer.v" Line 100: Result of 9-bit expression is truncated to fit in 8-bit target.

Elaborating module <shredder_array(WIDTH=8)>.

Elaborating module <shredder>.

Elaborating module <conway>.

Elaborating module <buffer2axis(DWIDTH=32,WIDTH=8)>.
WARNING:HDLCompiler:413 - "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\conware_test\system\pcores\conware_v1_00_a\hdl\verilog\buffer2axis.v" Line 76: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\conware_test\system\pcores\conware_v1_00_a\hdl\verilog\buffer2axis.v" Line 119: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\conware_test\system\pcores\conware_v1_00_a\hdl\verilog\buffer2axis.v" Line 121: Result of 9-bit expression is truncated to fit in 8-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <conware>.
    Related source file is "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\conware_test\system\pcores\conware_v1_00_a\hdl\verilog\conware.v".
        DWIDTH = 32
        WIDTH = 8
        HEIGHT = 1
    Summary:
	no macro.
Unit <conware> synthesized.

Synthesizing Unit <axis2buffer>.
    Related source file is "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\conware_test\system\pcores\conware_v1_00_a\hdl\verilog\axis2buffer.v".
        DWIDTH = 32
        WIDTH = 8
WARNING:Xst:647 - Input <dead_color> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <S_AXIS_TLAST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <state>.
    Found 32-bit register for signal <num_reads>.
    Found 1-bit register for signal <out_data<7>>.
    Found 1-bit register for signal <out_data<6>>.
    Found 1-bit register for signal <out_data<5>>.
    Found 1-bit register for signal <out_data<4>>.
    Found 1-bit register for signal <out_data<3>>.
    Found 1-bit register for signal <out_data<2>>.
    Found 1-bit register for signal <out_data<1>>.
    Found 1-bit register for signal <out_data<0>>.
    Found 8-bit register for signal <counter>.
    Found 32-bit adder for signal <n0061> created at line 98.
    Found 8-bit adder for signal <counter[7]_GND_2_o_add_7_OUT> created at line 100.
    Found 1-bit 8-to-1 multiplexer for signal <counter[2]_out_data[7]_Mux_3_o> created at line 72.
    Found 8-bit comparator lessequal for signal <n0021> created at line 119
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <axis2buffer> synthesized.

Synthesizing Unit <shredder_array>.
    Related source file is "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\conware_test\system\pcores\conware_v1_00_a\hdl\verilog\shredder_array.v".
        WIDTH = 8
    Summary:
	no macro.
Unit <shredder_array> synthesized.

Synthesizing Unit <shredder>.
    Related source file is "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\conware_test\system\pcores\conware_v1_00_a\hdl\verilog\shredder.v".
    Found 3-bit register for signal <shift_reg>.
    Found 2-bit adder for signal <n0035[1:0]> created at line 27.
    Found 3-bit adder for signal <sum_out> created at line 27.
    Found 3-bit adder for signal <_n0040> created at line 12.
    Found 3-bit adder for signal <_n0041> created at line 12.
    Found 3-bit adder for signal <nsum> created at line 12.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
Unit <shredder> synthesized.

Synthesizing Unit <conway>.
    Related source file is "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\conware_test\system\pcores\conware_v1_00_a\hdl\verilog\conway.v".
    Summary:
	no macro.
Unit <conway> synthesized.

Synthesizing Unit <buffer2axis>.
    Related source file is "\\my.files.iastate.edu\users\mdavies\Cpre488\conware\conware_test\system\pcores\conware_v1_00_a\hdl\verilog\buffer2axis.v".
        DWIDTH = 32
        WIDTH = 8
    Found 1-bit register for signal <state>.
    Found 32-bit register for signal <num_writes>.
    Found 8-bit register for signal <buffer>.
    Found 8-bit register for signal <counter>.
    Found 32-bit adder for signal <n0043> created at line 119.
    Found 8-bit adder for signal <counter[7]_GND_6_o_add_12_OUT> created at line 121.
    Found 1-bit 8-to-1 multiplexer for signal <counter[2]_buffer[7]_Mux_2_o> created at line 78.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  49 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <buffer2axis> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 44
 2-bit adder                                           : 8
 3-bit adder                                           : 32
 32-bit adder                                          : 2
 8-bit adder                                           : 2
# Registers                                            : 23
 1-bit register                                        : 10
 3-bit register                                        : 8
 32-bit register                                       : 2
 8-bit register                                        : 3
# Comparators                                          : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 16
 1-bit 2-to-1 multiplexer                              : 12
 1-bit 8-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <num_reads_1> in Unit <a2b> is equivalent to the following 30 FFs/Latches, which will be removed : <num_reads_2> <num_reads_3> <num_reads_4> <num_reads_5> <num_reads_6> <num_reads_7> <num_reads_8> <num_reads_9> <num_reads_10> <num_reads_11> <num_reads_12> <num_reads_13> <num_reads_14> <num_reads_15> <num_reads_16> <num_reads_17> <num_reads_18> <num_reads_19> <num_reads_20> <num_reads_21> <num_reads_22> <num_reads_23> <num_reads_24> <num_reads_25> <num_reads_26> <num_reads_27> <num_reads_28> <num_reads_29> <num_reads_30> <num_reads_31> 
INFO:Xst:2261 - The FF/Latch <num_writes_1> in Unit <b2a> is equivalent to the following 30 FFs/Latches, which will be removed : <num_writes_2> <num_writes_3> <num_writes_4> <num_writes_5> <num_writes_6> <num_writes_7> <num_writes_8> <num_writes_9> <num_writes_10> <num_writes_11> <num_writes_12> <num_writes_13> <num_writes_14> <num_writes_15> <num_writes_16> <num_writes_17> <num_writes_18> <num_writes_19> <num_writes_20> <num_writes_21> <num_writes_22> <num_writes_23> <num_writes_24> <num_writes_25> <num_writes_26> <num_writes_27> <num_writes_28> <num_writes_29> <num_writes_30> <num_writes_31> 
WARNING:Xst:1293 - FF/Latch <num_reads_1> has a constant value of 0 in block <a2b>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <num_writes_1> has a constant value of 0 in block <b2a>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <axis2buffer>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <axis2buffer> synthesized (advanced).

Synthesizing (advanced) Unit <buffer2axis>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <buffer2axis> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 26
 1-bit adder                                           : 2
 3-bit adder                                           : 8
 3-bit adder carry in                                  : 16
# Counters                                             : 2
 8-bit up counter                                      : 2
# Registers                                            : 106
 Flip-Flops                                            : 106
# Comparators                                          : 1
 8-bit comparator lessequal                            : 1
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 12
 1-bit 8-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <num_reads_31> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_30> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_29> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_28> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_27> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_26> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_25> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_24> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_23> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_22> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_21> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_20> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_19> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_18> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_17> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_16> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_15> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_14> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_13> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_12> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_11> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_10> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_9> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_8> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_7> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_6> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_5> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_4> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_3> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_2> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_reads_1> has a constant value of 0 in block <axis2buffer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <num_writes_31> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_30> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_29> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_28> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_27> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_26> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_25> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_24> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_23> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_22> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_21> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_20> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_19> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_18> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_17> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_16> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_15> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_14> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_13> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_12> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_11> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_10> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_9> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_8> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_7> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_6> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_5> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_4> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_3> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_2> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <num_writes_1> has a constant value of 0 in block <buffer2axis>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <conware> ...

Optimizing unit <axis2buffer> ...

Optimizing unit <shredder_array> ...

Optimizing unit <buffer2axis> ...
WARNING:Xst:1293 - FF/Latch <a2b/counter_7> has a constant value of 0 in block <conware>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <a2b/counter_6> has a constant value of 0 in block <conware>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <a2b/counter_5> has a constant value of 0 in block <conware>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <a2b/counter_4> has a constant value of 0 in block <conware>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <a2b/counter_3> has a constant value of 0 in block <conware>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <b2a/counter_7> has a constant value of 0 in block <conware>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <b2a/counter_6> has a constant value of 0 in block <conware>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <b2a/counter_5> has a constant value of 0 in block <conware>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <b2a/counter_4> has a constant value of 0 in block <conware>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <b2a/counter_3> has a constant value of 0 in block <conware>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block conware, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 50
 Flip-Flops                                            : 50

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : conware.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 90
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 8
#      LUT3                        : 17
#      LUT4                        : 2
#      LUT5                        : 7
#      LUT6                        : 41
#      MUXCY                       : 4
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 6
# FlipFlops/Latches                : 50
#      FD                          : 8
#      FDE                         : 8
#      FDR                         : 27
#      FDRE                        : 6
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 174
#      IBUF                        : 35
#      OBUF                        : 139

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:              50  out of  106400     0%  
 Number of Slice LUTs:                   76  out of  53200     0%  
    Number used as Logic:                76  out of  53200     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     97
   Number with an unused Flip Flop:      47  out of     97    48%  
   Number with an unused LUT:            21  out of     97    21%  
   Number of fully used LUT-FF pairs:    29  out of     97    29%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                         176
 Number of bonded IOBs:                 175  out of    200    87%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
ACLK                               | BUFGP                  | 50    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.491ns (Maximum Frequency: 401.445MHz)
   Minimum input arrival time before clock: 3.300ns
   Maximum output required time after clock: 2.885ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'ACLK'
  Clock period: 2.491ns (frequency: 401.445MHz)
  Total number of paths / destination ports: 436 / 64
-------------------------------------------------------------------------
Delay:               2.491ns (Levels of Logic = 4)
  Source:            shredders/shredder_block[6].shredder_i/shift_reg_0 (FF)
  Destination:       b2a/buffer_6 (FF)
  Source Clock:      ACLK rising
  Destination Clock: ACLK rising

  Data Path: shredders/shredder_block[6].shredder_i/shift_reg_0 to b2a/buffer_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.282   0.661  shredders/shredder_block[6].shredder_i/shift_reg_0 (shredders/shredder_block[6].shredder_i/shift_reg_0)
     LUT3:I0->O            3   0.053   0.427  shredders/shredder_block[6].shredder_i/Madd_sum_out_Madd_xor<0>11 (shredders/sums<6><0>)
     LUT5:I4->O            1   0.053   0.485  shredders/shredder_block[7].shredder_i/Madd_nsum_cy<0>2_SW0 (N2)
     LUT5:I3->O            1   0.053   0.413  shredders/shredder_block[7].shredder_i/Madd_nsum_cy<0>2 (shredders/shredder_block[7].shredder_i/Madd_nsum_cy<0>1)
     LUT6:I5->O            2   0.053   0.000  shredders/shredder_block[7].shredder_i/compute_unit/next_state (out_states_6_OBUF)
     FDE:D                     0.011          b2a/buffer_6
    ----------------------------------------
    Total                      2.491ns (0.505ns logic, 1.986ns route)
                                       (20.3% logic, 79.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ACLK'
  Total number of paths / destination ports: 332 / 60
-------------------------------------------------------------------------
Offset:              3.300ns (Levels of Logic = 6)
  Source:            S_AXIS_TDATA<7> (PAD)
  Destination:       a2b/out_data_7 (FF)
  Destination Clock: ACLK rising

  Data Path: S_AXIS_TDATA<7> to a2b/out_data_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.739  S_AXIS_TDATA_7_IBUF (S_AXIS_TDATA_7_IBUF)
     LUT6:I0->O            1   0.053   0.602  a2b/Mmux_in_state11 (a2b/Mmux_in_state1)
     LUT5:I2->O            1   0.053   0.485  a2b/Mmux_in_state14 (a2b/Mmux_in_state13)
     LUT4:I2->O            1   0.053   0.739  a2b/Mmux_counter[2]_out_data[7]_Mux_3_o_2_f7_SW0 (N9)
     LUT6:I0->O            8   0.053   0.459  a2b/Mmux_in_state18 (a2b/in_state)
     LUT6:I5->O            1   0.053   0.000  a2b/out_data_7_rstpot (a2b/out_data_7_rstpot)
     FD:D                      0.011          a2b/out_data_7
    ----------------------------------------
    Total                      3.300ns (0.276ns logic, 3.024ns route)
                                       (8.4% logic, 91.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ACLK'
  Total number of paths / destination ports: 610 / 59
-------------------------------------------------------------------------
Offset:              2.885ns (Levels of Logic = 5)
  Source:            shredders/shredder_block[6].shredder_i/shift_reg_0 (FF)
  Destination:       out_states<6> (PAD)
  Source Clock:      ACLK rising

  Data Path: shredders/shredder_block[6].shredder_i/shift_reg_0 to out_states<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             10   0.282   0.661  shredders/shredder_block[6].shredder_i/shift_reg_0 (shredders/shredder_block[6].shredder_i/shift_reg_0)
     LUT3:I0->O            3   0.053   0.427  shredders/shredder_block[6].shredder_i/Madd_sum_out_Madd_xor<0>11 (shredders/sums<6><0>)
     LUT5:I4->O            1   0.053   0.485  shredders/shredder_block[7].shredder_i/Madd_nsum_cy<0>2_SW0 (N2)
     LUT5:I3->O            1   0.053   0.413  shredders/shredder_block[7].shredder_i/Madd_nsum_cy<0>2 (shredders/shredder_block[7].shredder_i/Madd_nsum_cy<0>1)
     LUT6:I5->O            2   0.053   0.405  shredders/shredder_block[7].shredder_i/compute_unit/next_state (out_states_6_OBUF)
     OBUF:I->O                 0.000          out_states_6_OBUF (out_states<6>)
    ----------------------------------------
    Total                      2.885ns (0.494ns logic, 2.391ns route)
                                       (17.1% logic, 82.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ACLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ACLK           |    2.491|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.55 secs
 
--> 

Total memory usage is 493828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   82 (   0 filtered)
Number of infos    :    2 (   0 filtered)

