
../repos/sgerbino-table-2fdd8d0/bin/table_version_test:     file format elf32-littlearm


Disassembly of section .init:

00011a74 <.init>:
   11a74:	push	{r3, lr}
   11a78:	bl	11b6c <_start@@Base+0x3c>
   11a7c:	pop	{r3, pc}

Disassembly of section .plt:

00011a80 <raise@plt-0x14>:
   11a80:	push	{lr}		; (str lr, [sp, #-4]!)
   11a84:	ldr	lr, [pc, #4]	; 11a90 <raise@plt-0x4>
   11a88:	add	lr, pc, lr
   11a8c:	ldr	pc, [lr, #8]!
   11a90:	andeq	r3, r1, r0, ror r5

00011a94 <raise@plt>:
   11a94:	add	ip, pc, #0, 12
   11a98:	add	ip, ip, #77824	; 0x13000
   11a9c:	ldr	pc, [ip, #1392]!	; 0x570

00011aa0 <strcmp@plt>:
   11aa0:	add	ip, pc, #0, 12
   11aa4:	add	ip, ip, #77824	; 0x13000
   11aa8:	ldr	pc, [ip, #1384]!	; 0x568

00011aac <printf@plt>:
   11aac:	add	ip, pc, #0, 12
   11ab0:	add	ip, ip, #77824	; 0x13000
   11ab4:	ldr	pc, [ip, #1376]!	; 0x560

00011ab8 <free@plt>:
   11ab8:	add	ip, pc, #0, 12
   11abc:	add	ip, ip, #77824	; 0x13000
   11ac0:	ldr	pc, [ip, #1368]!	; 0x558

00011ac4 <realloc@plt>:
   11ac4:	add	ip, pc, #0, 12
   11ac8:	add	ip, ip, #77824	; 0x13000
   11acc:	ldr	pc, [ip, #1360]!	; 0x550

00011ad0 <strcpy@plt>:
   11ad0:	add	ip, pc, #0, 12
   11ad4:	add	ip, ip, #77824	; 0x13000
   11ad8:	ldr	pc, [ip, #1352]!	; 0x548

00011adc <malloc@plt>:
   11adc:	add	ip, pc, #0, 12
   11ae0:	add	ip, ip, #77824	; 0x13000
   11ae4:	ldr	pc, [ip, #1344]!	; 0x540

00011ae8 <__libc_start_main@plt>:
   11ae8:	add	ip, pc, #0, 12
   11aec:	add	ip, ip, #77824	; 0x13000
   11af0:	ldr	pc, [ip, #1336]!	; 0x538

00011af4 <__gmon_start__@plt>:
   11af4:	add	ip, pc, #0, 12
   11af8:	add	ip, ip, #77824	; 0x13000
   11afc:	ldr	pc, [ip, #1328]!	; 0x530

00011b00 <strlen@plt>:
   11b00:	add	ip, pc, #0, 12
   11b04:	add	ip, ip, #77824	; 0x13000
   11b08:	ldr	pc, [ip, #1320]!	; 0x528

00011b0c <snprintf@plt>:
   11b0c:	add	ip, pc, #0, 12
   11b10:	add	ip, ip, #77824	; 0x13000
   11b14:	ldr	pc, [ip, #1312]!	; 0x520

00011b18 <__isoc99_sscanf@plt>:
   11b18:	add	ip, pc, #0, 12
   11b1c:	add	ip, ip, #77824	; 0x13000
   11b20:	ldr	pc, [ip, #1304]!	; 0x518

00011b24 <abort@plt>:
   11b24:	add	ip, pc, #0, 12
   11b28:	add	ip, ip, #77824	; 0x13000
   11b2c:	ldr	pc, [ip, #1296]!	; 0x510

Disassembly of section .text:

00011b30 <_start@@Base>:
   11b30:	mov	fp, #0
   11b34:	mov	lr, #0
   11b38:	pop	{r1}		; (ldr r1, [sp], #4)
   11b3c:	mov	r2, sp
   11b40:	push	{r2}		; (str r2, [sp, #-4]!)
   11b44:	push	{r0}		; (str r0, [sp, #-4]!)
   11b48:	ldr	ip, [pc, #16]	; 11b60 <_start@@Base+0x30>
   11b4c:	push	{ip}		; (str ip, [sp, #-4]!)
   11b50:	ldr	r0, [pc, #12]	; 11b64 <_start@@Base+0x34>
   11b54:	ldr	r3, [pc, #12]	; 11b68 <_start@@Base+0x38>
   11b58:	bl	11ae8 <__libc_start_main@plt>
   11b5c:	bl	11b24 <abort@plt>
   11b60:	andeq	r4, r1, r8, asr #27
   11b64:	andeq	r1, r1, r8, asr ip
   11b68:	andeq	r4, r1, r8, ror #26
   11b6c:	ldr	r3, [pc, #20]	; 11b88 <_start@@Base+0x58>
   11b70:	ldr	r2, [pc, #20]	; 11b8c <_start@@Base+0x5c>
   11b74:	add	r3, pc, r3
   11b78:	ldr	r2, [r3, r2]
   11b7c:	cmp	r2, #0
   11b80:	bxeq	lr
   11b84:	b	11af4 <__gmon_start__@plt>
   11b88:	andeq	r3, r1, r4, lsl #9
   11b8c:	andeq	r0, r0, r0, asr #32
   11b90:	ldr	r3, [pc, #28]	; 11bb4 <_start@@Base+0x84>
   11b94:	ldr	r0, [pc, #28]	; 11bb8 <_start@@Base+0x88>
   11b98:	sub	r3, r3, r0
   11b9c:	cmp	r3, #6
   11ba0:	bxls	lr
   11ba4:	ldr	r3, [pc, #16]	; 11bbc <_start@@Base+0x8c>
   11ba8:	cmp	r3, #0
   11bac:	bxeq	lr
   11bb0:	bx	r3
   11bb4:	andeq	r5, r2, pc, asr #32
   11bb8:	andeq	r5, r2, ip, asr #32
   11bbc:	andeq	r0, r0, r0
   11bc0:	ldr	r1, [pc, #36]	; 11bec <_start@@Base+0xbc>
   11bc4:	ldr	r0, [pc, #36]	; 11bf0 <_start@@Base+0xc0>
   11bc8:	sub	r1, r1, r0
   11bcc:	asr	r1, r1, #2
   11bd0:	add	r1, r1, r1, lsr #31
   11bd4:	asrs	r1, r1, #1
   11bd8:	bxeq	lr
   11bdc:	ldr	r3, [pc, #16]	; 11bf4 <_start@@Base+0xc4>
   11be0:	cmp	r3, #0
   11be4:	bxeq	lr
   11be8:	bx	r3
   11bec:	andeq	r5, r2, ip, asr #32
   11bf0:	andeq	r5, r2, ip, asr #32
   11bf4:	andeq	r0, r0, r0
   11bf8:	push	{r4, lr}
   11bfc:	ldr	r4, [pc, #24]	; 11c1c <_start@@Base+0xec>
   11c00:	ldrb	r3, [r4]
   11c04:	cmp	r3, #0
   11c08:	popne	{r4, pc}
   11c0c:	bl	11b90 <_start@@Base+0x60>
   11c10:	mov	r3, #1
   11c14:	strb	r3, [r4]
   11c18:	pop	{r4, pc}
   11c1c:	andeq	r5, r2, ip, asr #32
   11c20:	ldr	r0, [pc, #40]	; 11c50 <_start@@Base+0x120>
   11c24:	ldr	r3, [r0]
   11c28:	cmp	r3, #0
   11c2c:	bne	11c34 <_start@@Base+0x104>
   11c30:	b	11bc0 <_start@@Base+0x90>
   11c34:	ldr	r3, [pc, #24]	; 11c54 <_start@@Base+0x124>
   11c38:	cmp	r3, #0
   11c3c:	beq	11c30 <_start@@Base+0x100>
   11c40:	push	{r4, lr}
   11c44:	blx	r3
   11c48:	pop	{r4, lr}
   11c4c:	b	11bc0 <_start@@Base+0x90>
   11c50:	andeq	r4, r2, r4, lsl pc
   11c54:	andeq	r0, r0, r0

00011c58 <main@@Base>:
   11c58:	push	{r4, lr}
   11c5c:	bl	122e0 <table_get_major_version@@Base>
   11c60:	mov	r1, r0
   11c64:	ldr	r0, [pc, #56]	; 11ca4 <main@@Base+0x4c>
   11c68:	bl	11aac <printf@plt>
   11c6c:	bl	122e8 <table_get_minor_version@@Base>
   11c70:	mov	r1, r0
   11c74:	ldr	r0, [pc, #44]	; 11ca8 <main@@Base+0x50>
   11c78:	bl	11aac <printf@plt>
   11c7c:	bl	122f0 <table_get_patch_version@@Base>
   11c80:	mov	r1, r0
   11c84:	ldr	r0, [pc, #32]	; 11cac <main@@Base+0x54>
   11c88:	bl	11aac <printf@plt>
   11c8c:	bl	122f8 <table_get_version@@Base>
   11c90:	mov	r1, r0
   11c94:	ldr	r0, [pc, #20]	; 11cb0 <main@@Base+0x58>
   11c98:	bl	11aac <printf@plt>
   11c9c:	mov	r0, #0
   11ca0:	pop	{r4, pc}
   11ca4:	ldrdeq	r4, [r1], -r8
   11ca8:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   11cac:	andeq	r4, r1, r0, lsl lr
   11cb0:	andeq	r4, r1, ip, lsr #28

00011cb4 <table_init@@Base>:
   11cb4:	mov	r3, #0
   11cb8:	str	r3, [r0]
   11cbc:	str	r3, [r0, #4]
   11cc0:	str	r3, [r0, #12]
   11cc4:	mov	r2, #10
   11cc8:	str	r2, [r0, #8]
   11ccc:	str	r3, [r0, #16]
   11cd0:	str	r3, [r0, #20]
   11cd4:	str	r3, [r0, #28]
   11cd8:	mov	r1, #20
   11cdc:	str	r1, [r0, #24]
   11ce0:	str	r3, [r0, #36]	; 0x24
   11ce4:	str	r3, [r0, #40]	; 0x28
   11ce8:	str	r3, [r0, #44]	; 0x2c
   11cec:	str	r3, [r0, #32]
   11cf0:	str	r3, [r0, #52]	; 0x34
   11cf4:	str	r2, [r0, #48]	; 0x30
   11cf8:	bx	lr

00011cfc <table_new@@Base>:
   11cfc:	push	{r4, lr}
   11d00:	mov	r0, #56	; 0x38
   11d04:	bl	11adc <malloc@plt>
   11d08:	mov	r4, r0
   11d0c:	bl	11cb4 <table_init@@Base>
   11d10:	mov	r0, r4
   11d14:	pop	{r4, pc}

00011d18 <table_destroy@@Base>:
   11d18:	push	{r4, r5, r6, lr}
   11d1c:	subs	r5, r0, #0
   11d20:	popeq	{r4, r5, r6, pc}
   11d24:	mov	r3, #64	; 0x40
   11d28:	mvn	r2, #0
   11d2c:	mov	r1, r2
   11d30:	mov	r0, r5
   11d34:	bl	12550 <table_notify@@Base>
   11d38:	mov	r0, r5
   11d3c:	bl	13414 <table_get_row_length@@Base>
   11d40:	subs	r6, r0, #0
   11d44:	ble	11d64 <table_destroy@@Base+0x4c>
   11d48:	mov	r4, #0
   11d4c:	mov	r1, r4
   11d50:	mov	r0, r5
   11d54:	bl	133c4 <table_row_destroy@@Base>
   11d58:	add	r4, r4, #1
   11d5c:	cmp	r6, r4
   11d60:	bne	11d4c <table_destroy@@Base+0x34>
   11d64:	ldr	r0, [r5, #16]
   11d68:	cmp	r0, #0
   11d6c:	beq	11d74 <table_destroy@@Base+0x5c>
   11d70:	bl	11ab8 <free@plt>
   11d74:	mov	r0, r5
   11d78:	bl	12640 <table_get_column_length@@Base>
   11d7c:	subs	r6, r0, #0
   11d80:	ble	11da0 <table_destroy@@Base+0x88>
   11d84:	mov	r4, #0
   11d88:	mov	r1, r4
   11d8c:	mov	r0, r5
   11d90:	bl	12620 <table_column_destroy@@Base>
   11d94:	add	r4, r4, #1
   11d98:	cmp	r6, r4
   11d9c:	bne	11d88 <table_destroy@@Base+0x70>
   11da0:	ldr	r0, [r5]
   11da4:	cmp	r0, #0
   11da8:	beq	11db0 <table_destroy@@Base+0x98>
   11dac:	bl	11ab8 <free@plt>
   11db0:	ldr	r0, [r5, #36]	; 0x24
   11db4:	cmp	r0, #0
   11db8:	beq	11dc0 <table_destroy@@Base+0xa8>
   11dbc:	bl	11ab8 <free@plt>
   11dc0:	ldr	r0, [r5, #40]	; 0x28
   11dc4:	cmp	r0, #0
   11dc8:	beq	11dd0 <table_destroy@@Base+0xb8>
   11dcc:	bl	11ab8 <free@plt>
   11dd0:	ldr	r0, [r5, #44]	; 0x2c
   11dd4:	cmp	r0, #0
   11dd8:	popeq	{r4, r5, r6, pc}
   11ddc:	bl	11ab8 <free@plt>
   11de0:	pop	{r4, r5, r6, pc}

00011de4 <table_delete@@Base>:
   11de4:	push	{r4, lr}
   11de8:	mov	r4, r0
   11dec:	bl	11d18 <table_destroy@@Base>
   11df0:	mov	r0, r4
   11df4:	bl	11ab8 <free@plt>
   11df8:	pop	{r4, pc}

00011dfc <table_dupe@@Base>:
   11dfc:	push	{r4, r5, r6, r7, r8, r9, lr}
   11e00:	sub	sp, sp, #20
   11e04:	mov	r6, r0
   11e08:	bl	13414 <table_get_row_length@@Base>
   11e0c:	mov	r9, r0
   11e10:	mov	r0, r6
   11e14:	bl	12640 <table_get_column_length@@Base>
   11e18:	mov	r7, r0
   11e1c:	bl	11cfc <table_new@@Base>
   11e20:	mov	r8, r0
   11e24:	cmp	r7, #0
   11e28:	ble	11e68 <table_dupe@@Base+0x6c>
   11e2c:	mov	r4, #0
   11e30:	mov	r1, r4
   11e34:	mov	r0, r6
   11e38:	bl	1294c <table_get_column_name@@Base>
   11e3c:	mov	r5, r0
   11e40:	mov	r1, r4
   11e44:	mov	r0, r6
   11e48:	bl	126a8 <table_get_column_data_type@@Base>
   11e4c:	mov	r2, r0
   11e50:	mov	r1, r5
   11e54:	mov	r0, r8
   11e58:	bl	126bc <table_add_column@@Base>
   11e5c:	add	r4, r4, #1
   11e60:	cmp	r7, r4
   11e64:	bne	11e30 <table_dupe@@Base+0x34>
   11e68:	cmp	r9, #0
   11e6c:	ble	122d4 <table_dupe@@Base+0x4d8>
   11e70:	mov	r5, #0
   11e74:	b	122bc <table_dupe@@Base+0x4c0>
   11e78:	mov	r2, r4
   11e7c:	mov	r1, r5
   11e80:	mov	r0, r6
   11e84:	bl	1323c <table_get_int@@Base>
   11e88:	mov	r3, r0
   11e8c:	mov	r2, r4
   11e90:	mov	r1, r5
   11e94:	mov	r0, r8
   11e98:	bl	13c78 <table_set_int@@Base>
   11e9c:	add	r4, r4, #1
   11ea0:	cmp	r7, r4
   11ea4:	beq	122b0 <table_dupe@@Base+0x4b4>
   11ea8:	mov	r1, r4
   11eac:	mov	r0, r6
   11eb0:	bl	126a8 <table_get_column_data_type@@Base>
   11eb4:	cmp	r0, #23
   11eb8:	ldrls	pc, [pc, r0, lsl #2]
   11ebc:	b	11e9c <table_dupe@@Base+0xa0>
   11ec0:	andeq	r1, r1, r8, ror lr
   11ec4:	andeq	r1, r1, r0, lsr #30
   11ec8:	andeq	r1, r1, r8, asr #30
   11ecc:	andeq	r1, r1, r0, ror pc
   11ed0:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   11ed4:	andeq	r1, r1, r0, asr #31
   11ed8:	andeq	r1, r1, r8, ror #31
   11edc:	andeq	r2, r1, r0, lsl r0
   11ee0:	andeq	r2, r1, r8, lsr r0
   11ee4:	andeq	r2, r1, r0, rrx
   11ee8:	andeq	r2, r1, r8, lsl #1
   11eec:	strheq	r2, [r1], -r0
   11ef0:	ldrdeq	r2, [r1], -r8
   11ef4:	andeq	r2, r1, r0, lsl #2
   11ef8:	andeq	r2, r1, r8, lsr #2
   11efc:	andeq	r2, r1, r0, asr r1
   11f00:	andeq	r2, r1, r0, lsr #3
   11f04:	andeq	r2, r1, r4, asr #3
   11f08:	andeq	r2, r1, r8, ror #3
   11f0c:	andeq	r2, r1, r4, lsr r2
   11f10:	andeq	r2, r1, ip, asr r2
   11f14:	andeq	r2, r1, r8, ror r1
   11f18:	andeq	r2, r1, ip, lsl #4
   11f1c:	andeq	r2, r1, r4, lsl #5
   11f20:	mov	r2, r4
   11f24:	mov	r1, r5
   11f28:	mov	r0, r6
   11f2c:	bl	1324c <table_get_uint@@Base>
   11f30:	mov	r3, r0
   11f34:	mov	r2, r4
   11f38:	mov	r1, r5
   11f3c:	mov	r0, r8
   11f40:	bl	13ca0 <table_set_uint@@Base>
   11f44:	b	11e9c <table_dupe@@Base+0xa0>
   11f48:	mov	r2, r4
   11f4c:	mov	r1, r5
   11f50:	mov	r0, r6
   11f54:	bl	1325c <table_get_int8@@Base>
   11f58:	mov	r3, r0
   11f5c:	mov	r2, r4
   11f60:	mov	r1, r5
   11f64:	mov	r0, r8
   11f68:	bl	13cc8 <table_set_int8@@Base>
   11f6c:	b	11e9c <table_dupe@@Base+0xa0>
   11f70:	mov	r2, r4
   11f74:	mov	r1, r5
   11f78:	mov	r0, r6
   11f7c:	bl	1326c <table_get_uint8@@Base>
   11f80:	mov	r3, r0
   11f84:	mov	r2, r4
   11f88:	mov	r1, r5
   11f8c:	mov	r0, r8
   11f90:	bl	13cf0 <table_set_uint8@@Base>
   11f94:	b	11e9c <table_dupe@@Base+0xa0>
   11f98:	mov	r2, r4
   11f9c:	mov	r1, r5
   11fa0:	mov	r0, r6
   11fa4:	bl	1327c <table_get_int16@@Base>
   11fa8:	mov	r3, r0
   11fac:	mov	r2, r4
   11fb0:	mov	r1, r5
   11fb4:	mov	r0, r8
   11fb8:	bl	13d18 <table_set_int16@@Base>
   11fbc:	b	11e9c <table_dupe@@Base+0xa0>
   11fc0:	mov	r2, r4
   11fc4:	mov	r1, r5
   11fc8:	mov	r0, r6
   11fcc:	bl	1328c <table_get_uint16@@Base>
   11fd0:	mov	r3, r0
   11fd4:	mov	r2, r4
   11fd8:	mov	r1, r5
   11fdc:	mov	r0, r8
   11fe0:	bl	13d40 <table_set_uint16@@Base>
   11fe4:	b	11e9c <table_dupe@@Base+0xa0>
   11fe8:	mov	r2, r4
   11fec:	mov	r1, r5
   11ff0:	mov	r0, r6
   11ff4:	bl	1329c <table_get_int32@@Base>
   11ff8:	mov	r3, r0
   11ffc:	mov	r2, r4
   12000:	mov	r1, r5
   12004:	mov	r0, r8
   12008:	bl	13d68 <table_set_int32@@Base>
   1200c:	b	11e9c <table_dupe@@Base+0xa0>
   12010:	mov	r2, r4
   12014:	mov	r1, r5
   12018:	mov	r0, r6
   1201c:	bl	132ac <table_get_uint32@@Base>
   12020:	mov	r3, r0
   12024:	mov	r2, r4
   12028:	mov	r1, r5
   1202c:	mov	r0, r8
   12030:	bl	13d90 <table_set_uint32@@Base>
   12034:	b	11e9c <table_dupe@@Base+0xa0>
   12038:	mov	r2, r4
   1203c:	mov	r1, r5
   12040:	mov	r0, r6
   12044:	bl	132bc <table_get_int64@@Base>
   12048:	strd	r0, [sp]
   1204c:	mov	r2, r4
   12050:	mov	r1, r5
   12054:	mov	r0, r8
   12058:	bl	13db8 <table_set_int64@@Base>
   1205c:	b	11e9c <table_dupe@@Base+0xa0>
   12060:	mov	r2, r4
   12064:	mov	r1, r5
   12068:	mov	r0, r6
   1206c:	bl	132cc <table_get_uint64@@Base>
   12070:	strd	r0, [sp]
   12074:	mov	r2, r4
   12078:	mov	r1, r5
   1207c:	mov	r0, r8
   12080:	bl	13dd8 <table_set_uint64@@Base>
   12084:	b	11e9c <table_dupe@@Base+0xa0>
   12088:	mov	r2, r4
   1208c:	mov	r1, r5
   12090:	mov	r0, r6
   12094:	bl	132dc <table_get_short@@Base>
   12098:	mov	r3, r0
   1209c:	mov	r2, r4
   120a0:	mov	r1, r5
   120a4:	mov	r0, r8
   120a8:	bl	13df8 <table_set_short@@Base>
   120ac:	b	11e9c <table_dupe@@Base+0xa0>
   120b0:	mov	r2, r4
   120b4:	mov	r1, r5
   120b8:	mov	r0, r6
   120bc:	bl	132ec <table_get_ushort@@Base>
   120c0:	mov	r3, r0
   120c4:	mov	r2, r4
   120c8:	mov	r1, r5
   120cc:	mov	r0, r8
   120d0:	bl	13e20 <table_set_ushort@@Base>
   120d4:	b	11e9c <table_dupe@@Base+0xa0>
   120d8:	mov	r2, r4
   120dc:	mov	r1, r5
   120e0:	mov	r0, r6
   120e4:	bl	132fc <table_get_long@@Base>
   120e8:	mov	r3, r0
   120ec:	mov	r2, r4
   120f0:	mov	r1, r5
   120f4:	mov	r0, r8
   120f8:	bl	13e48 <table_set_long@@Base>
   120fc:	b	11e9c <table_dupe@@Base+0xa0>
   12100:	mov	r2, r4
   12104:	mov	r1, r5
   12108:	mov	r0, r6
   1210c:	bl	1330c <table_get_ulong@@Base>
   12110:	mov	r3, r0
   12114:	mov	r2, r4
   12118:	mov	r1, r5
   1211c:	mov	r0, r8
   12120:	bl	13e70 <table_set_ulong@@Base>
   12124:	b	11e9c <table_dupe@@Base+0xa0>
   12128:	mov	r2, r4
   1212c:	mov	r1, r5
   12130:	mov	r0, r6
   12134:	bl	1331c <table_get_llong@@Base>
   12138:	strd	r0, [sp]
   1213c:	mov	r2, r4
   12140:	mov	r1, r5
   12144:	mov	r0, r8
   12148:	bl	13e98 <table_set_llong@@Base>
   1214c:	b	11e9c <table_dupe@@Base+0xa0>
   12150:	mov	r2, r4
   12154:	mov	r1, r5
   12158:	mov	r0, r6
   1215c:	bl	1332c <table_get_ullong@@Base>
   12160:	strd	r0, [sp]
   12164:	mov	r2, r4
   12168:	mov	r1, r5
   1216c:	mov	r0, r8
   12170:	bl	13eb8 <table_set_ullong@@Base>
   12174:	b	11e9c <table_dupe@@Base+0xa0>
   12178:	mov	r2, r4
   1217c:	mov	r1, r5
   12180:	mov	r0, r6
   12184:	bl	1338c <table_get_string@@Base>
   12188:	mov	r3, r0
   1218c:	mov	r2, r4
   12190:	mov	r1, r5
   12194:	mov	r0, r8
   12198:	bl	13f44 <table_set_string@@Base>
   1219c:	b	11e9c <table_dupe@@Base+0xa0>
   121a0:	mov	r2, r4
   121a4:	mov	r1, r5
   121a8:	mov	r0, r6
   121ac:	bl	1333c <table_get_float@@Base>
   121b0:	mov	r2, r4
   121b4:	mov	r1, r5
   121b8:	mov	r0, r8
   121bc:	bl	13ed8 <table_set_float@@Base>
   121c0:	b	11e9c <table_dupe@@Base+0xa0>
   121c4:	mov	r2, r4
   121c8:	mov	r1, r5
   121cc:	mov	r0, r6
   121d0:	bl	1334c <table_get_double@@Base>
   121d4:	mov	r2, r4
   121d8:	mov	r1, r5
   121dc:	mov	r0, r8
   121e0:	bl	13efc <table_set_double@@Base>
   121e4:	b	11e9c <table_dupe@@Base+0xa0>
   121e8:	mov	r2, r4
   121ec:	mov	r1, r5
   121f0:	mov	r0, r6
   121f4:	bl	1335c <table_get_ldouble@@Base>
   121f8:	mov	r2, r4
   121fc:	mov	r1, r5
   12200:	mov	r0, r8
   12204:	bl	13f20 <table_set_ldouble@@Base>
   12208:	b	11e9c <table_dupe@@Base+0xa0>
   1220c:	mov	r2, r4
   12210:	mov	r1, r5
   12214:	mov	r0, r6
   12218:	bl	1322c <table_get_bool@@Base>
   1221c:	mov	r3, r0
   12220:	mov	r2, r4
   12224:	mov	r1, r5
   12228:	mov	r0, r8
   1222c:	bl	13c50 <table_set_bool@@Base>
   12230:	b	11e9c <table_dupe@@Base+0xa0>
   12234:	mov	r2, r4
   12238:	mov	r1, r5
   1223c:	mov	r0, r6
   12240:	bl	1336c <table_get_char@@Base>
   12244:	mov	r3, r0
   12248:	mov	r2, r4
   1224c:	mov	r1, r5
   12250:	mov	r0, r8
   12254:	bl	13f60 <table_set_char@@Base>
   12258:	b	11e9c <table_dupe@@Base+0xa0>
   1225c:	mov	r2, r4
   12260:	mov	r1, r5
   12264:	mov	r0, r6
   12268:	bl	1337c <table_get_uchar@@Base>
   1226c:	mov	r3, r0
   12270:	mov	r2, r4
   12274:	mov	r1, r5
   12278:	mov	r0, r8
   1227c:	bl	13f88 <table_set_uchar@@Base>
   12280:	b	11e9c <table_dupe@@Base+0xa0>
   12284:	mov	r2, r4
   12288:	mov	r1, r5
   1228c:	mov	r0, r6
   12290:	bl	13398 <table_get_ptr@@Base>
   12294:	str	r0, [sp, #12]
   12298:	add	r3, sp, #12
   1229c:	mov	r2, r4
   122a0:	mov	r1, r5
   122a4:	mov	r0, r8
   122a8:	bl	13fb0 <table_set_ptr@@Base>
   122ac:	b	11e9c <table_dupe@@Base+0xa0>
   122b0:	add	r5, r5, #1
   122b4:	cmp	r9, r5
   122b8:	beq	122d4 <table_dupe@@Base+0x4d8>
   122bc:	mov	r0, r8
   122c0:	bl	1341c <table_add_row@@Base>
   122c4:	cmp	r7, #0
   122c8:	ble	122b0 <table_dupe@@Base+0x4b4>
   122cc:	mov	r4, #0
   122d0:	b	11ea8 <table_dupe@@Base+0xac>
   122d4:	mov	r0, r8
   122d8:	add	sp, sp, #20
   122dc:	pop	{r4, r5, r6, r7, r8, r9, pc}

000122e0 <table_get_major_version@@Base>:
   122e0:	mov	r0, #0
   122e4:	bx	lr

000122e8 <table_get_minor_version@@Base>:
   122e8:	mov	r0, #0
   122ec:	bx	lr

000122f0 <table_get_patch_version@@Base>:
   122f0:	mov	r0, #0
   122f4:	bx	lr

000122f8 <table_get_version@@Base>:
   122f8:	ldr	r0, [pc]	; 12300 <table_get_version@@Base+0x8>
   122fc:	bx	lr
   12300:	andeq	r4, r1, r8, lsr #28

00012304 <table_get_callback_length@@Base>:
   12304:	ldr	r0, [r0, #32]
   12308:	bx	lr

0001230c <table_register_callback@@Base>:
   1230c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12310:	ldr	r5, [r0, #32]
   12314:	cmp	r5, #0
   12318:	ble	12374 <table_register_callback@@Base+0x68>
   1231c:	ldr	lr, [r0, #36]	; 0x24
   12320:	sub	lr, lr, #4
   12324:	mov	ip, #0
   12328:	b	12338 <table_register_callback@@Base+0x2c>
   1232c:	add	ip, ip, #1
   12330:	cmp	ip, r5
   12334:	beq	12374 <table_register_callback@@Base+0x68>
   12338:	lsl	r6, ip, #2
   1233c:	ldr	r4, [lr, #4]!
   12340:	cmp	r1, r4
   12344:	bne	1232c <table_register_callback@@Base+0x20>
   12348:	ldr	r4, [r0, #40]	; 0x28
   1234c:	ldr	r4, [r4, ip, lsl #2]
   12350:	cmp	r2, r4
   12354:	bne	1232c <table_register_callback@@Base+0x20>
   12358:	cmp	ip, #0
   1235c:	ble	12374 <table_register_callback@@Base+0x68>
   12360:	ldr	r1, [r0, #44]	; 0x2c
   12364:	ldr	r2, [r1, r6]
   12368:	orr	r3, r2, r3
   1236c:	str	r3, [r1, r6]
   12370:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12374:	mov	r7, r3
   12378:	mov	r4, r2
   1237c:	mov	r9, r1
   12380:	mov	r6, r0
   12384:	ldr	r8, [r0, #48]	; 0x30
   12388:	mov	r1, r8
   1238c:	mov	r0, r5
   12390:	bl	14d38 <table_cell_nullify@@Base+0x218>
   12394:	cmp	r1, #0
   12398:	beq	123c8 <table_register_callback@@Base+0xbc>
   1239c:	ldr	r3, [r6, #32]
   123a0:	ldr	r2, [r6, #36]	; 0x24
   123a4:	str	r9, [r2, r3, lsl #2]
   123a8:	ldr	r2, [r6, #40]	; 0x28
   123ac:	str	r4, [r2, r3, lsl #2]
   123b0:	ldr	r2, [r6, #44]	; 0x2c
   123b4:	str	r7, [r2, r3, lsl #2]
   123b8:	ldr	r3, [r6, #32]
   123bc:	add	r3, r3, #1
   123c0:	str	r3, [r6, #32]
   123c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   123c8:	ldr	r1, [r6, #52]	; 0x34
   123cc:	add	r1, r8, r1
   123d0:	str	r1, [r6, #52]	; 0x34
   123d4:	lsl	r1, r1, #2
   123d8:	ldr	r0, [r6, #36]	; 0x24
   123dc:	bl	11ac4 <realloc@plt>
   123e0:	str	r0, [r6, #36]	; 0x24
   123e4:	ldr	r1, [r6, #52]	; 0x34
   123e8:	lsl	r1, r1, #2
   123ec:	ldr	r0, [r6, #40]	; 0x28
   123f0:	bl	11ac4 <realloc@plt>
   123f4:	str	r0, [r6, #40]	; 0x28
   123f8:	ldr	r1, [r6, #52]	; 0x34
   123fc:	lsl	r1, r1, #2
   12400:	ldr	r0, [r6, #44]	; 0x2c
   12404:	bl	11ac4 <realloc@plt>
   12408:	str	r0, [r6, #44]	; 0x2c
   1240c:	b	1239c <table_register_callback@@Base+0x90>

00012410 <table_unregister_callback@@Base>:
   12410:	push	{r4, r5, r6, lr}
   12414:	ldr	lr, [r0, #32]
   12418:	cmp	lr, #0
   1241c:	pople	{r4, r5, r6, pc}
   12420:	ldr	r4, [r0, #36]	; 0x24
   12424:	sub	r4, r4, #4
   12428:	mov	r3, #0
   1242c:	b	1243c <table_unregister_callback@@Base+0x2c>
   12430:	add	r3, r3, #1
   12434:	cmp	r3, lr
   12438:	beq	12510 <table_unregister_callback@@Base+0x100>
   1243c:	lsl	ip, r3, #2
   12440:	ldr	r5, [r4, #4]!
   12444:	cmp	r1, r5
   12448:	bne	12430 <table_unregister_callback@@Base+0x20>
   1244c:	ldr	r5, [r0, #40]	; 0x28
   12450:	ldr	r5, [r5, r3, lsl #2]
   12454:	cmp	r2, r5
   12458:	bne	12430 <table_unregister_callback@@Base+0x20>
   1245c:	cmn	r3, #1
   12460:	popeq	{r4, r5, r6, pc}
   12464:	sub	lr, lr, #1
   12468:	cmp	lr, r3
   1246c:	ble	124b0 <table_unregister_callback@@Base+0xa0>
   12470:	ldr	r1, [r0, #36]	; 0x24
   12474:	add	r2, ip, #4
   12478:	ldr	lr, [r1, r2]
   1247c:	str	lr, [r1, ip]
   12480:	ldr	r1, [r0, #40]	; 0x28
   12484:	ldr	lr, [r1, r2]
   12488:	str	lr, [r1, ip]
   1248c:	ldr	r1, [r0, #44]	; 0x2c
   12490:	ldr	lr, [r1, r2]
   12494:	str	lr, [r1, ip]
   12498:	add	r3, r3, #1
   1249c:	ldr	lr, [r0, #32]
   124a0:	sub	lr, lr, #1
   124a4:	mov	ip, r2
   124a8:	cmp	lr, r3
   124ac:	bgt	12470 <table_unregister_callback@@Base+0x60>
   124b0:	mov	r4, r0
   124b4:	str	lr, [r0, #32]
   124b8:	ldr	r5, [r0, #48]	; 0x30
   124bc:	mov	r1, r5
   124c0:	mov	r0, lr
   124c4:	bl	14d38 <table_cell_nullify@@Base+0x218>
   124c8:	cmp	r1, #0
   124cc:	popne	{r4, r5, r6, pc}
   124d0:	ldr	r1, [r4, #52]	; 0x34
   124d4:	sub	r1, r1, r5
   124d8:	str	r1, [r4, #52]	; 0x34
   124dc:	cmp	r1, #0
   124e0:	bne	12514 <table_unregister_callback@@Base+0x104>
   124e4:	ldr	r0, [r4, #36]	; 0x24
   124e8:	bl	11ab8 <free@plt>
   124ec:	ldr	r0, [r4, #40]	; 0x28
   124f0:	bl	11ab8 <free@plt>
   124f4:	ldr	r0, [r4, #44]	; 0x2c
   124f8:	bl	11ab8 <free@plt>
   124fc:	mov	r3, #0
   12500:	str	r3, [r4, #36]	; 0x24
   12504:	str	r3, [r4, #40]	; 0x28
   12508:	str	r3, [r4, #44]	; 0x2c
   1250c:	pop	{r4, r5, r6, pc}
   12510:	pop	{r4, r5, r6, pc}
   12514:	lsl	r1, r1, #2
   12518:	ldr	r0, [r4, #36]	; 0x24
   1251c:	bl	11ac4 <realloc@plt>
   12520:	str	r0, [r4, #36]	; 0x24
   12524:	ldr	r1, [r4, #52]	; 0x34
   12528:	lsl	r1, r1, #2
   1252c:	ldr	r0, [r4, #40]	; 0x28
   12530:	bl	11ac4 <realloc@plt>
   12534:	str	r0, [r4, #40]	; 0x28
   12538:	ldr	r1, [r4, #52]	; 0x34
   1253c:	lsl	r1, r1, #2
   12540:	ldr	r0, [r4, #44]	; 0x2c
   12544:	bl	11ac4 <realloc@plt>
   12548:	str	r0, [r4, #44]	; 0x2c
   1254c:	pop	{r4, r5, r6, pc}

00012550 <table_notify@@Base>:
   12550:	ldr	ip, [r0, #32]
   12554:	cmp	ip, #0
   12558:	bxle	lr
   1255c:	push	{r4, r5, r6, r7, r8, r9, lr}
   12560:	sub	sp, sp, #12
   12564:	mov	r6, r3
   12568:	mov	r8, r2
   1256c:	mov	r7, r1
   12570:	mov	r5, r0
   12574:	mov	r4, #0
   12578:	b	1258c <table_notify@@Base+0x3c>
   1257c:	add	r4, r4, #1
   12580:	ldr	r0, [r5, #32]
   12584:	cmp	r0, r4
   12588:	ble	125c8 <table_notify@@Base+0x78>
   1258c:	ldr	r0, [r5, #44]	; 0x2c
   12590:	ldr	r0, [r0, r4, lsl #2]
   12594:	tst	r6, r0
   12598:	beq	1257c <table_notify@@Base+0x2c>
   1259c:	ldr	r3, [r5, #36]	; 0x24
   125a0:	ldr	r2, [r5, #40]	; 0x28
   125a4:	ldr	r2, [r2, r4, lsl #2]
   125a8:	str	r2, [sp]
   125ac:	ldr	r9, [r3, r4, lsl #2]
   125b0:	mov	r3, r6
   125b4:	mov	r2, r8
   125b8:	mov	r1, r7
   125bc:	mov	r0, r5
   125c0:	blx	r9
   125c4:	b	1257c <table_notify@@Base+0x2c>
   125c8:	add	sp, sp, #12
   125cc:	pop	{r4, r5, r6, r7, r8, r9, pc}

000125d0 <table_column_init@@Base>:
   125d0:	push	{r4, r5, r6, r7, r8, lr}
   125d4:	mov	r7, r2
   125d8:	mov	r8, r3
   125dc:	add	r1, r1, r1, lsl #1
   125e0:	lsl	r4, r1, #2
   125e4:	ldr	r6, [r0]
   125e8:	add	r5, r6, r4
   125ec:	mov	r0, r2
   125f0:	bl	11b00 <strlen@plt>
   125f4:	add	r0, r0, #1
   125f8:	bl	11adc <malloc@plt>
   125fc:	str	r0, [r6, r4]
   12600:	cmp	r0, #0
   12604:	beq	12610 <table_column_init@@Base+0x40>
   12608:	mov	r1, r7
   1260c:	bl	11ad0 <strcpy@plt>
   12610:	str	r8, [r5, #4]
   12614:	ldr	r3, [sp, #24]
   12618:	str	r3, [r5, #8]
   1261c:	pop	{r4, r5, r6, r7, r8, pc}

00012620 <table_column_destroy@@Base>:
   12620:	ldr	r3, [r0]
   12624:	add	r1, r1, r1, lsl #1
   12628:	ldr	r0, [r3, r1, lsl #2]
   1262c:	cmp	r0, #0
   12630:	bxeq	lr
   12634:	push	{r4, lr}
   12638:	bl	11ab8 <free@plt>
   1263c:	pop	{r4, pc}

00012640 <table_get_column_length@@Base>:
   12640:	ldr	r0, [r0, #4]
   12644:	bx	lr

00012648 <table_get_column@@Base>:
   12648:	push	{r4, r5, r6, r7, r8, lr}
   1264c:	ldr	r7, [r0, #4]
   12650:	cmp	r7, #0
   12654:	ble	12694 <table_get_column@@Base+0x4c>
   12658:	mov	r6, r1
   1265c:	ldr	r8, [r0]
   12660:	mov	r5, #0
   12664:	mov	r4, r5
   12668:	mov	r1, r6
   1266c:	ldr	r0, [r8, r5]
   12670:	bl	11aa0 <strcmp@plt>
   12674:	cmp	r0, #0
   12678:	beq	12698 <table_get_column@@Base+0x50>
   1267c:	add	r4, r4, #1
   12680:	add	r5, r5, #12
   12684:	cmp	r4, r7
   12688:	bne	12668 <table_get_column@@Base+0x20>
   1268c:	mvn	r4, #0
   12690:	b	126a0 <table_get_column@@Base+0x58>
   12694:	mov	r4, #0
   12698:	cmp	r7, r4
   1269c:	mvneq	r4, #0
   126a0:	mov	r0, r4
   126a4:	pop	{r4, r5, r6, r7, r8, pc}

000126a8 <table_get_column_data_type@@Base>:
   126a8:	ldr	r3, [r0]
   126ac:	add	r1, r1, r1, lsl #1
   126b0:	add	r3, r3, r1, lsl #2
   126b4:	ldr	r0, [r3, #4]
   126b8:	bx	lr

000126bc <table_add_column@@Base>:
   126bc:	push	{r4, r5, r6, r7, r8, r9, lr}
   126c0:	sub	sp, sp, #12
   126c4:	mov	r5, r0
   126c8:	mov	r9, r1
   126cc:	mov	r8, r2
   126d0:	ldr	r4, [r0, #8]
   126d4:	mov	r1, r4
   126d8:	ldr	r0, [r0, #4]
   126dc:	bl	14d38 <table_cell_nullify@@Base+0x218>
   126e0:	cmp	r1, #0
   126e4:	beq	12768 <table_add_column@@Base+0xac>
   126e8:	mov	r0, r5
   126ec:	bl	13414 <table_get_row_length@@Base>
   126f0:	mov	r6, r0
   126f4:	ldr	r7, [r5, #4]
   126f8:	mov	r0, r8
   126fc:	bl	13088 <table_get_default_compare_function_for_data_type@@Base>
   12700:	str	r0, [sp]
   12704:	mov	r3, r8
   12708:	mov	r2, r9
   1270c:	mov	r1, r7
   12710:	mov	r0, r5
   12714:	bl	125d0 <table_column_init@@Base>
   12718:	cmp	r6, #0
   1271c:	ble	12740 <table_add_column@@Base+0x84>
   12720:	mov	r4, #0
   12724:	mov	r2, r7
   12728:	mov	r1, r4
   1272c:	mov	r0, r5
   12730:	bl	14ac8 <table_cell_init@@Base>
   12734:	add	r4, r4, #1
   12738:	cmp	r6, r4
   1273c:	bne	12724 <table_add_column@@Base+0x68>
   12740:	mov	r3, #8
   12744:	ldr	r2, [r5, #4]
   12748:	mvn	r1, #0
   1274c:	mov	r0, r5
   12750:	bl	12550 <table_notify@@Base>
   12754:	ldr	r0, [r5, #4]
   12758:	add	r3, r0, #1
   1275c:	str	r3, [r5, #4]
   12760:	add	sp, sp, #12
   12764:	pop	{r4, r5, r6, r7, r8, r9, pc}
   12768:	ldr	r1, [r5, #12]
   1276c:	add	r4, r4, r1
   12770:	str	r4, [r5, #12]
   12774:	add	r4, r4, r4, lsl #1
   12778:	lsl	r1, r4, #2
   1277c:	ldr	r0, [r5]
   12780:	bl	11ac4 <realloc@plt>
   12784:	str	r0, [r5]
   12788:	mov	r0, r5
   1278c:	bl	13414 <table_get_row_length@@Base>
   12790:	subs	r7, r0, #0
   12794:	ble	126e8 <table_add_column@@Base+0x2c>
   12798:	mov	r4, #0
   1279c:	mov	r1, r4
   127a0:	mov	r0, r5
   127a4:	bl	135d4 <table_get_row_ptr@@Base>
   127a8:	mov	r6, r0
   127ac:	ldr	r1, [r5, #12]
   127b0:	lsl	r1, r1, #2
   127b4:	ldr	r0, [r0]
   127b8:	bl	11ac4 <realloc@plt>
   127bc:	str	r0, [r6]
   127c0:	add	r4, r4, #1
   127c4:	cmp	r7, r4
   127c8:	bne	1279c <table_add_column@@Base+0xe0>
   127cc:	b	126e8 <table_add_column@@Base+0x2c>

000127d0 <table_remove_column@@Base>:
   127d0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   127d4:	mov	r6, r0
   127d8:	mov	r7, r1
   127dc:	bl	12620 <table_column_destroy@@Base>
   127e0:	ldr	r4, [r6, #4]
   127e4:	sub	r8, r4, #1
   127e8:	cmp	r7, r8
   127ec:	bge	12834 <table_remove_column@@Base+0x64>
   127f0:	add	r3, r7, r7, lsl #1
   127f4:	lsl	r3, r3, #2
   127f8:	mov	r0, r7
   127fc:	ldr	r2, [r6]
   12800:	add	ip, r3, #12
   12804:	add	lr, r2, r3
   12808:	add	r1, r2, ip
   1280c:	ldr	r9, [r1]
   12810:	ldr	r5, [r1, #4]
   12814:	ldr	r1, [r1, #8]
   12818:	str	r9, [r2, r3]
   1281c:	str	r5, [lr, #4]
   12820:	str	r1, [lr, #8]
   12824:	add	r0, r0, #1
   12828:	mov	r3, ip
   1282c:	cmp	r8, r0
   12830:	bgt	127fc <table_remove_column@@Base+0x2c>
   12834:	mov	r0, r6
   12838:	bl	13414 <table_get_row_length@@Base>
   1283c:	subs	r9, r0, #0
   12840:	ble	128a8 <table_remove_column@@Base+0xd8>
   12844:	lsl	sl, r7, #2
   12848:	mov	r5, #0
   1284c:	sub	r4, r4, #1
   12850:	mov	r2, r7
   12854:	mov	r1, r5
   12858:	mov	r0, r6
   1285c:	bl	14adc <table_cell_destroy@@Base>
   12860:	mov	r1, r5
   12864:	mov	r0, r6
   12868:	bl	135d4 <table_get_row_ptr@@Base>
   1286c:	cmp	r7, r8
   12870:	bge	1289c <table_remove_column@@Base+0xcc>
   12874:	mov	r2, sl
   12878:	mov	r3, r7
   1287c:	ldr	ip, [r0]
   12880:	add	r1, r2, #4
   12884:	ldr	lr, [ip, r1]
   12888:	str	lr, [ip, r2]
   1288c:	add	r3, r3, #1
   12890:	mov	r2, r1
   12894:	cmp	r3, r4
   12898:	bne	1287c <table_remove_column@@Base+0xac>
   1289c:	add	r5, r5, #1
   128a0:	cmp	r9, r5
   128a4:	bne	12850 <table_remove_column@@Base+0x80>
   128a8:	ldr	r0, [r6, #4]
   128ac:	sub	r0, r0, #1
   128b0:	str	r0, [r6, #4]
   128b4:	ldr	r4, [r6, #8]
   128b8:	mov	r1, r4
   128bc:	bl	14d38 <table_cell_nullify@@Base+0x218>
   128c0:	cmp	r1, #0
   128c4:	beq	128e4 <table_remove_column@@Base+0x114>
   128c8:	mov	r3, #16
   128cc:	mov	r2, r7
   128d0:	mvn	r1, #0
   128d4:	mov	r0, r6
   128d8:	bl	12550 <table_notify@@Base>
   128dc:	mov	r0, #0
   128e0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   128e4:	ldr	r1, [r6, #12]
   128e8:	sub	r1, r1, r4
   128ec:	str	r1, [r6, #12]
   128f0:	add	r1, r1, r1, lsl #1
   128f4:	lsl	r1, r1, #2
   128f8:	ldr	r0, [r6]
   128fc:	bl	11ac4 <realloc@plt>
   12900:	str	r0, [r6]
   12904:	mov	r0, r6
   12908:	bl	13414 <table_get_row_length@@Base>
   1290c:	subs	r8, r0, #0
   12910:	ble	128c8 <table_remove_column@@Base+0xf8>
   12914:	mov	r4, #0
   12918:	mov	r1, r4
   1291c:	mov	r0, r6
   12920:	bl	135d4 <table_get_row_ptr@@Base>
   12924:	mov	r5, r0
   12928:	ldr	r1, [r6, #12]
   1292c:	lsl	r1, r1, #2
   12930:	ldr	r0, [r0]
   12934:	bl	11ac4 <realloc@plt>
   12938:	str	r0, [r5]
   1293c:	add	r4, r4, #1
   12940:	cmp	r8, r4
   12944:	bne	12918 <table_remove_column@@Base+0x148>
   12948:	b	128c8 <table_remove_column@@Base+0xf8>

0001294c <table_get_column_name@@Base>:
   1294c:	ldr	r3, [r0]
   12950:	add	r1, r1, r1, lsl #1
   12954:	ldr	r0, [r3, r1, lsl #2]
   12958:	bx	lr

0001295c <table_get_col_ptr@@Base>:
   1295c:	add	r1, r1, r1, lsl #1
   12960:	ldr	r0, [r0]
   12964:	add	r0, r0, r1, lsl #2
   12968:	bx	lr

0001296c <table_get_column_compare_function@@Base>:
   1296c:	ldr	r3, [r0]
   12970:	add	r1, r1, r1, lsl #1
   12974:	add	r3, r3, r1, lsl #2
   12978:	ldr	r0, [r3, #8]
   1297c:	bx	lr

00012980 <table_set_column_compare_function@@Base>:
   12980:	ldr	r3, [r0]
   12984:	add	r1, r1, r1, lsl #1
   12988:	add	r3, r3, r1, lsl #2
   1298c:	str	r2, [r3, #8]
   12990:	bx	lr

00012994 <table_compare_bool@@Base>:
   12994:	cmp	r0, #0
   12998:	beq	129c4 <table_compare_bool@@Base+0x30>
   1299c:	cmp	r1, #0
   129a0:	beq	129d0 <table_compare_bool@@Base+0x3c>
   129a4:	ldrb	r0, [r0]
   129a8:	ldrb	r1, [r1]
   129ac:	cmp	r0, r1
   129b0:	bgt	129d8 <table_compare_bool@@Base+0x44>
   129b4:	cmp	r0, r1
   129b8:	movge	r0, #0
   129bc:	mvnlt	r0, #0
   129c0:	bx	lr
   129c4:	adds	r0, r1, #0
   129c8:	mvnne	r0, #0
   129cc:	bx	lr
   129d0:	mov	r0, #1
   129d4:	bx	lr
   129d8:	mov	r0, #1
   129dc:	bx	lr

000129e0 <table_compare_int@@Base>:
   129e0:	cmp	r0, #0
   129e4:	beq	12a10 <table_compare_int@@Base+0x30>
   129e8:	cmp	r1, #0
   129ec:	beq	12a1c <table_compare_int@@Base+0x3c>
   129f0:	ldr	r0, [r0]
   129f4:	ldr	r1, [r1]
   129f8:	cmp	r0, r1
   129fc:	bgt	12a24 <table_compare_int@@Base+0x44>
   12a00:	cmp	r0, r1
   12a04:	movge	r0, #0
   12a08:	mvnlt	r0, #0
   12a0c:	bx	lr
   12a10:	adds	r0, r1, #0
   12a14:	mvnne	r0, #0
   12a18:	bx	lr
   12a1c:	mov	r0, #1
   12a20:	bx	lr
   12a24:	mov	r0, #1
   12a28:	bx	lr

00012a2c <table_compare_uint@@Base>:
   12a2c:	cmp	r0, #0
   12a30:	beq	12a5c <table_compare_uint@@Base+0x30>
   12a34:	cmp	r1, #0
   12a38:	beq	12a68 <table_compare_uint@@Base+0x3c>
   12a3c:	ldr	r0, [r0]
   12a40:	ldr	r1, [r1]
   12a44:	cmp	r0, r1
   12a48:	bhi	12a70 <table_compare_uint@@Base+0x44>
   12a4c:	cmp	r0, r1
   12a50:	movcs	r0, #0
   12a54:	mvncc	r0, #0
   12a58:	bx	lr
   12a5c:	adds	r0, r1, #0
   12a60:	mvnne	r0, #0
   12a64:	bx	lr
   12a68:	mov	r0, #1
   12a6c:	bx	lr
   12a70:	mov	r0, #1
   12a74:	bx	lr

00012a78 <table_compare_int8@@Base>:
   12a78:	cmp	r0, #0
   12a7c:	beq	12aa8 <table_compare_int8@@Base+0x30>
   12a80:	cmp	r1, #0
   12a84:	beq	12ab4 <table_compare_int8@@Base+0x3c>
   12a88:	ldrsb	r0, [r0]
   12a8c:	ldrsb	r1, [r1]
   12a90:	cmp	r0, r1
   12a94:	bgt	12abc <table_compare_int8@@Base+0x44>
   12a98:	cmp	r0, r1
   12a9c:	movge	r0, #0
   12aa0:	mvnlt	r0, #0
   12aa4:	bx	lr
   12aa8:	adds	r0, r1, #0
   12aac:	mvnne	r0, #0
   12ab0:	bx	lr
   12ab4:	mov	r0, #1
   12ab8:	bx	lr
   12abc:	mov	r0, #1
   12ac0:	bx	lr

00012ac4 <table_compare_uint8@@Base>:
   12ac4:	cmp	r0, #0
   12ac8:	beq	12af4 <table_compare_uint8@@Base+0x30>
   12acc:	cmp	r1, #0
   12ad0:	beq	12b00 <table_compare_uint8@@Base+0x3c>
   12ad4:	ldrb	r0, [r0]
   12ad8:	ldrb	r1, [r1]
   12adc:	cmp	r0, r1
   12ae0:	bhi	12b08 <table_compare_uint8@@Base+0x44>
   12ae4:	cmp	r0, r1
   12ae8:	movcs	r0, #0
   12aec:	mvncc	r0, #0
   12af0:	bx	lr
   12af4:	adds	r0, r1, #0
   12af8:	mvnne	r0, #0
   12afc:	bx	lr
   12b00:	mov	r0, #1
   12b04:	bx	lr
   12b08:	mov	r0, #1
   12b0c:	bx	lr

00012b10 <table_compare_int16@@Base>:
   12b10:	cmp	r0, #0
   12b14:	beq	12b40 <table_compare_int16@@Base+0x30>
   12b18:	cmp	r1, #0
   12b1c:	beq	12b4c <table_compare_int16@@Base+0x3c>
   12b20:	ldrsh	r0, [r0]
   12b24:	ldrsh	r1, [r1]
   12b28:	cmp	r0, r1
   12b2c:	bgt	12b54 <table_compare_int16@@Base+0x44>
   12b30:	cmp	r0, r1
   12b34:	movge	r0, #0
   12b38:	mvnlt	r0, #0
   12b3c:	bx	lr
   12b40:	adds	r0, r1, #0
   12b44:	mvnne	r0, #0
   12b48:	bx	lr
   12b4c:	mov	r0, #1
   12b50:	bx	lr
   12b54:	mov	r0, #1
   12b58:	bx	lr

00012b5c <table_compare_uint16@@Base>:
   12b5c:	cmp	r0, #0
   12b60:	beq	12b8c <table_compare_uint16@@Base+0x30>
   12b64:	cmp	r1, #0
   12b68:	beq	12b98 <table_compare_uint16@@Base+0x3c>
   12b6c:	ldrh	r0, [r0]
   12b70:	ldrh	r1, [r1]
   12b74:	cmp	r0, r1
   12b78:	bhi	12ba0 <table_compare_uint16@@Base+0x44>
   12b7c:	cmp	r0, r1
   12b80:	movcs	r0, #0
   12b84:	mvncc	r0, #0
   12b88:	bx	lr
   12b8c:	adds	r0, r1, #0
   12b90:	mvnne	r0, #0
   12b94:	bx	lr
   12b98:	mov	r0, #1
   12b9c:	bx	lr
   12ba0:	mov	r0, #1
   12ba4:	bx	lr

00012ba8 <table_compare_int32@@Base>:
   12ba8:	cmp	r0, #0
   12bac:	beq	12bd8 <table_compare_int32@@Base+0x30>
   12bb0:	cmp	r1, #0
   12bb4:	beq	12be4 <table_compare_int32@@Base+0x3c>
   12bb8:	ldr	r0, [r0]
   12bbc:	ldr	r1, [r1]
   12bc0:	cmp	r0, r1
   12bc4:	bgt	12bec <table_compare_int32@@Base+0x44>
   12bc8:	cmp	r0, r1
   12bcc:	movge	r0, #0
   12bd0:	mvnlt	r0, #0
   12bd4:	bx	lr
   12bd8:	adds	r0, r1, #0
   12bdc:	mvnne	r0, #0
   12be0:	bx	lr
   12be4:	mov	r0, #1
   12be8:	bx	lr
   12bec:	mov	r0, #1
   12bf0:	bx	lr

00012bf4 <table_compare_uint32@@Base>:
   12bf4:	cmp	r0, #0
   12bf8:	beq	12c24 <table_compare_uint32@@Base+0x30>
   12bfc:	cmp	r1, #0
   12c00:	beq	12c30 <table_compare_uint32@@Base+0x3c>
   12c04:	ldr	r0, [r0]
   12c08:	ldr	r1, [r1]
   12c0c:	cmp	r0, r1
   12c10:	bhi	12c38 <table_compare_uint32@@Base+0x44>
   12c14:	cmp	r0, r1
   12c18:	movcs	r0, #0
   12c1c:	mvncc	r0, #0
   12c20:	bx	lr
   12c24:	adds	r0, r1, #0
   12c28:	mvnne	r0, #0
   12c2c:	bx	lr
   12c30:	mov	r0, #1
   12c34:	bx	lr
   12c38:	mov	r0, #1
   12c3c:	bx	lr

00012c40 <table_compare_int64@@Base>:
   12c40:	cmp	r0, #0
   12c44:	beq	12c84 <table_compare_int64@@Base+0x44>
   12c48:	cmp	r1, #0
   12c4c:	beq	12c90 <table_compare_int64@@Base+0x50>
   12c50:	push	{r4, r5}
   12c54:	ldrd	r4, [r0]
   12c58:	ldrd	r2, [r1]
   12c5c:	cmp	r2, r4
   12c60:	sbcs	r1, r3, r5
   12c64:	movlt	r0, #1
   12c68:	blt	12c7c <table_compare_int64@@Base+0x3c>
   12c6c:	cmp	r4, r2
   12c70:	sbcs	r3, r5, r3
   12c74:	mvnlt	r0, #0
   12c78:	movge	r0, #0
   12c7c:	pop	{r4, r5}
   12c80:	bx	lr
   12c84:	adds	r0, r1, #0
   12c88:	mvnne	r0, #0
   12c8c:	bx	lr
   12c90:	mov	r0, #1
   12c94:	bx	lr

00012c98 <table_compare_uint64@@Base>:
   12c98:	cmp	r0, #0
   12c9c:	beq	12cd4 <table_compare_uint64@@Base+0x3c>
   12ca0:	cmp	r1, #0
   12ca4:	beq	12ce0 <table_compare_uint64@@Base+0x48>
   12ca8:	push	{r4, r5}
   12cac:	ldrd	r4, [r0]
   12cb0:	ldrd	r2, [r1]
   12cb4:	cmp	r5, r3
   12cb8:	cmpeq	r4, r2
   12cbc:	movhi	r0, #1
   12cc0:	bhi	12ccc <table_compare_uint64@@Base+0x34>
   12cc4:	mvncc	r0, #0
   12cc8:	movcs	r0, #0
   12ccc:	pop	{r4, r5}
   12cd0:	bx	lr
   12cd4:	adds	r0, r1, #0
   12cd8:	mvnne	r0, #0
   12cdc:	bx	lr
   12ce0:	mov	r0, #1
   12ce4:	bx	lr

00012ce8 <table_compare_short@@Base>:
   12ce8:	cmp	r0, #0
   12cec:	beq	12d18 <table_compare_short@@Base+0x30>
   12cf0:	cmp	r1, #0
   12cf4:	beq	12d24 <table_compare_short@@Base+0x3c>
   12cf8:	ldrsh	r0, [r0]
   12cfc:	ldrsh	r1, [r1]
   12d00:	cmp	r0, r1
   12d04:	bgt	12d2c <table_compare_short@@Base+0x44>
   12d08:	cmp	r0, r1
   12d0c:	movge	r0, #0
   12d10:	mvnlt	r0, #0
   12d14:	bx	lr
   12d18:	adds	r0, r1, #0
   12d1c:	mvnne	r0, #0
   12d20:	bx	lr
   12d24:	mov	r0, #1
   12d28:	bx	lr
   12d2c:	mov	r0, #1
   12d30:	bx	lr

00012d34 <table_compare_ushort@@Base>:
   12d34:	cmp	r0, #0
   12d38:	beq	12d64 <table_compare_ushort@@Base+0x30>
   12d3c:	cmp	r1, #0
   12d40:	beq	12d70 <table_compare_ushort@@Base+0x3c>
   12d44:	ldrh	r0, [r0]
   12d48:	ldrh	r1, [r1]
   12d4c:	cmp	r0, r1
   12d50:	bhi	12d78 <table_compare_ushort@@Base+0x44>
   12d54:	cmp	r0, r1
   12d58:	movcs	r0, #0
   12d5c:	mvncc	r0, #0
   12d60:	bx	lr
   12d64:	adds	r0, r1, #0
   12d68:	mvnne	r0, #0
   12d6c:	bx	lr
   12d70:	mov	r0, #1
   12d74:	bx	lr
   12d78:	mov	r0, #1
   12d7c:	bx	lr

00012d80 <table_compare_long@@Base>:
   12d80:	cmp	r0, #0
   12d84:	beq	12db0 <table_compare_long@@Base+0x30>
   12d88:	cmp	r1, #0
   12d8c:	beq	12dbc <table_compare_long@@Base+0x3c>
   12d90:	ldr	r0, [r0]
   12d94:	ldr	r1, [r1]
   12d98:	cmp	r0, r1
   12d9c:	bgt	12dc4 <table_compare_long@@Base+0x44>
   12da0:	cmp	r0, r1
   12da4:	movge	r0, #0
   12da8:	mvnlt	r0, #0
   12dac:	bx	lr
   12db0:	adds	r0, r1, #0
   12db4:	mvnne	r0, #0
   12db8:	bx	lr
   12dbc:	mov	r0, #1
   12dc0:	bx	lr
   12dc4:	mov	r0, #1
   12dc8:	bx	lr

00012dcc <table_compare_ulong@@Base>:
   12dcc:	cmp	r0, #0
   12dd0:	beq	12dfc <table_compare_ulong@@Base+0x30>
   12dd4:	cmp	r1, #0
   12dd8:	beq	12e08 <table_compare_ulong@@Base+0x3c>
   12ddc:	ldr	r0, [r0]
   12de0:	ldr	r1, [r1]
   12de4:	cmp	r0, r1
   12de8:	bhi	12e10 <table_compare_ulong@@Base+0x44>
   12dec:	cmp	r0, r1
   12df0:	movcs	r0, #0
   12df4:	mvncc	r0, #0
   12df8:	bx	lr
   12dfc:	adds	r0, r1, #0
   12e00:	mvnne	r0, #0
   12e04:	bx	lr
   12e08:	mov	r0, #1
   12e0c:	bx	lr
   12e10:	mov	r0, #1
   12e14:	bx	lr

00012e18 <table_compare_llong@@Base>:
   12e18:	cmp	r0, #0
   12e1c:	beq	12e5c <table_compare_llong@@Base+0x44>
   12e20:	cmp	r1, #0
   12e24:	beq	12e68 <table_compare_llong@@Base+0x50>
   12e28:	push	{r4, r5}
   12e2c:	ldrd	r4, [r0]
   12e30:	ldrd	r2, [r1]
   12e34:	cmp	r2, r4
   12e38:	sbcs	r1, r3, r5
   12e3c:	movlt	r0, #1
   12e40:	blt	12e54 <table_compare_llong@@Base+0x3c>
   12e44:	cmp	r4, r2
   12e48:	sbcs	r3, r5, r3
   12e4c:	mvnlt	r0, #0
   12e50:	movge	r0, #0
   12e54:	pop	{r4, r5}
   12e58:	bx	lr
   12e5c:	adds	r0, r1, #0
   12e60:	mvnne	r0, #0
   12e64:	bx	lr
   12e68:	mov	r0, #1
   12e6c:	bx	lr

00012e70 <table_compare_ullong@@Base>:
   12e70:	cmp	r0, #0
   12e74:	beq	12ea0 <table_compare_ullong@@Base+0x30>
   12e78:	cmp	r1, #0
   12e7c:	beq	12eac <table_compare_ullong@@Base+0x3c>
   12e80:	ldr	r0, [r0]
   12e84:	ldr	r1, [r1]
   12e88:	cmp	r0, r1
   12e8c:	bhi	12eb4 <table_compare_ullong@@Base+0x44>
   12e90:	cmp	r0, r1
   12e94:	movcs	r0, #0
   12e98:	mvncc	r0, #0
   12e9c:	bx	lr
   12ea0:	adds	r0, r1, #0
   12ea4:	mvnne	r0, #0
   12ea8:	bx	lr
   12eac:	mov	r0, #1
   12eb0:	bx	lr
   12eb4:	mov	r0, #1
   12eb8:	bx	lr

00012ebc <table_compare_float@@Base>:
   12ebc:	cmp	r0, #0
   12ec0:	beq	12eec <table_compare_float@@Base+0x30>
   12ec4:	cmp	r1, #0
   12ec8:	beq	12ef8 <table_compare_float@@Base+0x3c>
   12ecc:	vldr	s14, [r0]
   12ed0:	vldr	s15, [r1]
   12ed4:	vcmpe.f32	s14, s15
   12ed8:	vmrs	APSR_nzcv, fpscr
   12edc:	bgt	12f00 <table_compare_float@@Base+0x44>
   12ee0:	mvnmi	r0, #0
   12ee4:	movpl	r0, #0
   12ee8:	bx	lr
   12eec:	adds	r0, r1, #0
   12ef0:	mvnne	r0, #0
   12ef4:	bx	lr
   12ef8:	mov	r0, #1
   12efc:	bx	lr
   12f00:	mov	r0, #1
   12f04:	bx	lr

00012f08 <table_compare_double@@Base>:
   12f08:	cmp	r0, #0
   12f0c:	beq	12f38 <table_compare_double@@Base+0x30>
   12f10:	cmp	r1, #0
   12f14:	beq	12f44 <table_compare_double@@Base+0x3c>
   12f18:	vldr	d6, [r0]
   12f1c:	vldr	d7, [r1]
   12f20:	vcmpe.f64	d6, d7
   12f24:	vmrs	APSR_nzcv, fpscr
   12f28:	bgt	12f4c <table_compare_double@@Base+0x44>
   12f2c:	mvnmi	r0, #0
   12f30:	movpl	r0, #0
   12f34:	bx	lr
   12f38:	adds	r0, r1, #0
   12f3c:	mvnne	r0, #0
   12f40:	bx	lr
   12f44:	mov	r0, #1
   12f48:	bx	lr
   12f4c:	mov	r0, #1
   12f50:	bx	lr

00012f54 <table_compare_ldouble@@Base>:
   12f54:	cmp	r0, #0
   12f58:	beq	12f84 <table_compare_ldouble@@Base+0x30>
   12f5c:	cmp	r1, #0
   12f60:	beq	12f90 <table_compare_ldouble@@Base+0x3c>
   12f64:	vldr	d6, [r0]
   12f68:	vldr	d7, [r1]
   12f6c:	vcmpe.f64	d6, d7
   12f70:	vmrs	APSR_nzcv, fpscr
   12f74:	bgt	12f98 <table_compare_ldouble@@Base+0x44>
   12f78:	mvnmi	r0, #0
   12f7c:	movpl	r0, #0
   12f80:	bx	lr
   12f84:	adds	r0, r1, #0
   12f88:	mvnne	r0, #0
   12f8c:	bx	lr
   12f90:	mov	r0, #1
   12f94:	bx	lr
   12f98:	mov	r0, #1
   12f9c:	bx	lr

00012fa0 <table_compare_char@@Base>:
   12fa0:	cmp	r0, #0
   12fa4:	beq	12fd0 <table_compare_char@@Base+0x30>
   12fa8:	cmp	r1, #0
   12fac:	beq	12fdc <table_compare_char@@Base+0x3c>
   12fb0:	ldrb	r0, [r0]
   12fb4:	ldrb	r1, [r1]
   12fb8:	cmp	r0, r1
   12fbc:	bhi	12fe4 <table_compare_char@@Base+0x44>
   12fc0:	cmp	r0, r1
   12fc4:	movcs	r0, #0
   12fc8:	mvncc	r0, #0
   12fcc:	bx	lr
   12fd0:	adds	r0, r1, #0
   12fd4:	mvnne	r0, #0
   12fd8:	bx	lr
   12fdc:	mov	r0, #1
   12fe0:	bx	lr
   12fe4:	mov	r0, #1
   12fe8:	bx	lr

00012fec <table_compare_uchar@@Base>:
   12fec:	cmp	r0, #0
   12ff0:	beq	1301c <table_compare_uchar@@Base+0x30>
   12ff4:	cmp	r1, #0
   12ff8:	beq	13028 <table_compare_uchar@@Base+0x3c>
   12ffc:	ldrb	r0, [r0]
   13000:	ldrb	r1, [r1]
   13004:	cmp	r0, r1
   13008:	bhi	13030 <table_compare_uchar@@Base+0x44>
   1300c:	cmp	r0, r1
   13010:	movcs	r0, #0
   13014:	mvncc	r0, #0
   13018:	bx	lr
   1301c:	adds	r0, r1, #0
   13020:	mvnne	r0, #0
   13024:	bx	lr
   13028:	mov	r0, #1
   1302c:	bx	lr
   13030:	mov	r0, #1
   13034:	bx	lr

00013038 <table_compare_ptr@@Base>:
   13038:	cmp	r0, r1
   1303c:	bhi	13050 <table_compare_ptr@@Base+0x18>
   13040:	cmp	r0, r1
   13044:	movcs	r0, #0
   13048:	mvncc	r0, #0
   1304c:	bx	lr
   13050:	mov	r0, #1
   13054:	bx	lr

00013058 <table_compare_string@@Base>:
   13058:	cmp	r0, #0
   1305c:	beq	13074 <table_compare_string@@Base+0x1c>
   13060:	cmp	r1, #0
   13064:	beq	13080 <table_compare_string@@Base+0x28>
   13068:	push	{r4, lr}
   1306c:	bl	11aa0 <strcmp@plt>
   13070:	pop	{r4, pc}
   13074:	adds	r0, r1, #0
   13078:	mvnne	r0, #0
   1307c:	bx	lr
   13080:	mov	r0, #1
   13084:	bx	lr

00013088 <table_get_default_compare_function_for_data_type@@Base>:
   13088:	cmp	r0, #23
   1308c:	ldrls	pc, [pc, r0, lsl #2]
   13090:	b	131b4 <table_get_default_compare_function_for_data_type@@Base+0x12c>
   13094:	strdeq	r3, [r1], -r4
   13098:	strdeq	r3, [r1], -ip
   1309c:	andeq	r3, r1, r4, lsl #2
   130a0:	andeq	r3, r1, ip, lsl #2
   130a4:	andeq	r3, r1, r4, lsl r1
   130a8:	andeq	r3, r1, ip, lsl r1
   130ac:	andeq	r3, r1, r4, lsr #2
   130b0:	andeq	r3, r1, ip, lsr #2
   130b4:	andeq	r3, r1, r4, lsr r1
   130b8:	andeq	r3, r1, ip, lsr r1
   130bc:	andeq	r3, r1, r4, asr #2
   130c0:	andeq	r3, r1, ip, asr #2
   130c4:	andeq	r3, r1, r4, asr r1
   130c8:	andeq	r3, r1, ip, asr r1
   130cc:	andeq	r3, r1, r4, ror #2
   130d0:	andeq	r3, r1, ip, ror #2
   130d4:	andeq	r3, r1, ip, ror r1
   130d8:	andeq	r3, r1, r4, lsl #3
   130dc:	andeq	r3, r1, ip, lsl #3
   130e0:	muleq	r1, ip, r1
   130e4:	andeq	r3, r1, r4, lsr #3
   130e8:	andeq	r3, r1, r4, ror r1
   130ec:	muleq	r1, r4, r1
   130f0:	andeq	r3, r1, ip, lsr #3
   130f4:	ldr	r0, [pc, #192]	; 131bc <table_get_default_compare_function_for_data_type@@Base+0x134>
   130f8:	bx	lr
   130fc:	ldr	r0, [pc, #188]	; 131c0 <table_get_default_compare_function_for_data_type@@Base+0x138>
   13100:	bx	lr
   13104:	ldr	r0, [pc, #184]	; 131c4 <table_get_default_compare_function_for_data_type@@Base+0x13c>
   13108:	bx	lr
   1310c:	ldr	r0, [pc, #180]	; 131c8 <table_get_default_compare_function_for_data_type@@Base+0x140>
   13110:	bx	lr
   13114:	ldr	r0, [pc, #176]	; 131cc <table_get_default_compare_function_for_data_type@@Base+0x144>
   13118:	bx	lr
   1311c:	ldr	r0, [pc, #172]	; 131d0 <table_get_default_compare_function_for_data_type@@Base+0x148>
   13120:	bx	lr
   13124:	ldr	r0, [pc, #168]	; 131d4 <table_get_default_compare_function_for_data_type@@Base+0x14c>
   13128:	bx	lr
   1312c:	ldr	r0, [pc, #164]	; 131d8 <table_get_default_compare_function_for_data_type@@Base+0x150>
   13130:	bx	lr
   13134:	ldr	r0, [pc, #160]	; 131dc <table_get_default_compare_function_for_data_type@@Base+0x154>
   13138:	bx	lr
   1313c:	ldr	r0, [pc, #156]	; 131e0 <table_get_default_compare_function_for_data_type@@Base+0x158>
   13140:	bx	lr
   13144:	ldr	r0, [pc, #152]	; 131e4 <table_get_default_compare_function_for_data_type@@Base+0x15c>
   13148:	bx	lr
   1314c:	ldr	r0, [pc, #148]	; 131e8 <table_get_default_compare_function_for_data_type@@Base+0x160>
   13150:	bx	lr
   13154:	ldr	r0, [pc, #144]	; 131ec <table_get_default_compare_function_for_data_type@@Base+0x164>
   13158:	bx	lr
   1315c:	ldr	r0, [pc, #140]	; 131f0 <table_get_default_compare_function_for_data_type@@Base+0x168>
   13160:	bx	lr
   13164:	ldr	r0, [pc, #136]	; 131f4 <table_get_default_compare_function_for_data_type@@Base+0x16c>
   13168:	bx	lr
   1316c:	ldr	r0, [pc, #132]	; 131f8 <table_get_default_compare_function_for_data_type@@Base+0x170>
   13170:	bx	lr
   13174:	ldr	r0, [pc, #128]	; 131fc <table_get_default_compare_function_for_data_type@@Base+0x174>
   13178:	bx	lr
   1317c:	ldr	r0, [pc, #124]	; 13200 <table_get_default_compare_function_for_data_type@@Base+0x178>
   13180:	bx	lr
   13184:	ldr	r0, [pc, #120]	; 13204 <table_get_default_compare_function_for_data_type@@Base+0x17c>
   13188:	bx	lr
   1318c:	ldr	r0, [pc, #116]	; 13208 <table_get_default_compare_function_for_data_type@@Base+0x180>
   13190:	bx	lr
   13194:	ldr	r0, [pc, #112]	; 1320c <table_get_default_compare_function_for_data_type@@Base+0x184>
   13198:	bx	lr
   1319c:	ldr	r0, [pc, #108]	; 13210 <table_get_default_compare_function_for_data_type@@Base+0x188>
   131a0:	bx	lr
   131a4:	ldr	r0, [pc, #104]	; 13214 <table_get_default_compare_function_for_data_type@@Base+0x18c>
   131a8:	bx	lr
   131ac:	ldr	r0, [pc, #100]	; 13218 <table_get_default_compare_function_for_data_type@@Base+0x190>
   131b0:	bx	lr
   131b4:	mov	r0, #0
   131b8:	bx	lr
   131bc:	andeq	r2, r1, r0, ror #19
   131c0:	andeq	r2, r1, ip, lsr #20
   131c4:	andeq	r2, r1, r8, ror sl
   131c8:	andeq	r2, r1, r4, asr #21
   131cc:	andeq	r2, r1, r0, lsl fp
   131d0:	andeq	r2, r1, ip, asr fp
   131d4:	andeq	r2, r1, r8, lsr #23
   131d8:	strdeq	r2, [r1], -r4
   131dc:	andeq	r2, r1, r0, asr #24
   131e0:	muleq	r1, r8, ip
   131e4:	andeq	r2, r1, r8, ror #25
   131e8:	andeq	r2, r1, r4, lsr sp
   131ec:	andeq	r2, r1, r0, lsl #27
   131f0:	andeq	r2, r1, ip, asr #27
   131f4:	andeq	r2, r1, r8, lsl lr
   131f8:	andeq	r2, r1, r0, ror lr
   131fc:	andeq	r3, r1, r8, asr r0
   13200:			; <UNDEFINED> instruction: 0x00012ebc
   13204:	andeq	r2, r1, r8, lsl #30
   13208:	andeq	r2, r1, r4, asr pc
   1320c:	muleq	r1, r4, r9
   13210:	andeq	r2, r1, r0, lsr #31
   13214:	andeq	r2, r1, ip, ror #31
   13218:	andeq	r3, r1, r8, lsr r0

0001321c <table_get@@Base>:
   1321c:	push	{r4, lr}
   13220:	bl	14ab0 <table_get_cell_ptr@@Base>
   13224:	ldr	r0, [r0]
   13228:	pop	{r4, pc}

0001322c <table_get_bool@@Base>:
   1322c:	push	{r4, lr}
   13230:	bl	1321c <table_get@@Base>
   13234:	ldrb	r0, [r0]
   13238:	pop	{r4, pc}

0001323c <table_get_int@@Base>:
   1323c:	push	{r4, lr}
   13240:	bl	1321c <table_get@@Base>
   13244:	ldr	r0, [r0]
   13248:	pop	{r4, pc}

0001324c <table_get_uint@@Base>:
   1324c:	push	{r4, lr}
   13250:	bl	1321c <table_get@@Base>
   13254:	ldr	r0, [r0]
   13258:	pop	{r4, pc}

0001325c <table_get_int8@@Base>:
   1325c:	push	{r4, lr}
   13260:	bl	1321c <table_get@@Base>
   13264:	ldrsb	r0, [r0]
   13268:	pop	{r4, pc}

0001326c <table_get_uint8@@Base>:
   1326c:	push	{r4, lr}
   13270:	bl	1321c <table_get@@Base>
   13274:	ldrb	r0, [r0]
   13278:	pop	{r4, pc}

0001327c <table_get_int16@@Base>:
   1327c:	push	{r4, lr}
   13280:	bl	1321c <table_get@@Base>
   13284:	ldrsh	r0, [r0]
   13288:	pop	{r4, pc}

0001328c <table_get_uint16@@Base>:
   1328c:	push	{r4, lr}
   13290:	bl	1321c <table_get@@Base>
   13294:	ldrh	r0, [r0]
   13298:	pop	{r4, pc}

0001329c <table_get_int32@@Base>:
   1329c:	push	{r4, lr}
   132a0:	bl	1321c <table_get@@Base>
   132a4:	ldr	r0, [r0]
   132a8:	pop	{r4, pc}

000132ac <table_get_uint32@@Base>:
   132ac:	push	{r4, lr}
   132b0:	bl	1321c <table_get@@Base>
   132b4:	ldr	r0, [r0]
   132b8:	pop	{r4, pc}

000132bc <table_get_int64@@Base>:
   132bc:	push	{r4, lr}
   132c0:	bl	1321c <table_get@@Base>
   132c4:	ldrd	r0, [r0]
   132c8:	pop	{r4, pc}

000132cc <table_get_uint64@@Base>:
   132cc:	push	{r4, lr}
   132d0:	bl	1321c <table_get@@Base>
   132d4:	ldrd	r0, [r0]
   132d8:	pop	{r4, pc}

000132dc <table_get_short@@Base>:
   132dc:	push	{r4, lr}
   132e0:	bl	1321c <table_get@@Base>
   132e4:	ldrsh	r0, [r0]
   132e8:	pop	{r4, pc}

000132ec <table_get_ushort@@Base>:
   132ec:	push	{r4, lr}
   132f0:	bl	1321c <table_get@@Base>
   132f4:	ldrh	r0, [r0]
   132f8:	pop	{r4, pc}

000132fc <table_get_long@@Base>:
   132fc:	push	{r4, lr}
   13300:	bl	1321c <table_get@@Base>
   13304:	ldr	r0, [r0]
   13308:	pop	{r4, pc}

0001330c <table_get_ulong@@Base>:
   1330c:	push	{r4, lr}
   13310:	bl	1321c <table_get@@Base>
   13314:	ldr	r0, [r0]
   13318:	pop	{r4, pc}

0001331c <table_get_llong@@Base>:
   1331c:	push	{r4, lr}
   13320:	bl	1321c <table_get@@Base>
   13324:	ldrd	r0, [r0]
   13328:	pop	{r4, pc}

0001332c <table_get_ullong@@Base>:
   1332c:	push	{r4, lr}
   13330:	bl	1321c <table_get@@Base>
   13334:	ldrd	r0, [r0]
   13338:	pop	{r4, pc}

0001333c <table_get_float@@Base>:
   1333c:	push	{r4, lr}
   13340:	bl	1321c <table_get@@Base>
   13344:	vldr	s0, [r0]
   13348:	pop	{r4, pc}

0001334c <table_get_double@@Base>:
   1334c:	push	{r4, lr}
   13350:	bl	1321c <table_get@@Base>
   13354:	vldr	d0, [r0]
   13358:	pop	{r4, pc}

0001335c <table_get_ldouble@@Base>:
   1335c:	push	{r4, lr}
   13360:	bl	1321c <table_get@@Base>
   13364:	vldr	d0, [r0]
   13368:	pop	{r4, pc}

0001336c <table_get_char@@Base>:
   1336c:	push	{r4, lr}
   13370:	bl	1321c <table_get@@Base>
   13374:	ldrb	r0, [r0]
   13378:	pop	{r4, pc}

0001337c <table_get_uchar@@Base>:
   1337c:	push	{r4, lr}
   13380:	bl	1321c <table_get@@Base>
   13384:	ldrb	r0, [r0]
   13388:	pop	{r4, pc}

0001338c <table_get_string@@Base>:
   1338c:	push	{r4, lr}
   13390:	bl	1321c <table_get@@Base>
   13394:	pop	{r4, pc}

00013398 <table_get_ptr@@Base>:
   13398:	push	{r4, lr}
   1339c:	bl	1321c <table_get@@Base>
   133a0:	pop	{r4, pc}

000133a4 <table_row_init@@Base>:
   133a4:	push	{r4, r5, r6, lr}
   133a8:	mov	r5, r1
   133ac:	ldr	r4, [r0, #16]
   133b0:	ldr	r0, [r0, #12]
   133b4:	lsl	r0, r0, #2
   133b8:	bl	11adc <malloc@plt>
   133bc:	str	r0, [r4, r5, lsl #2]
   133c0:	pop	{r4, r5, r6, pc}

000133c4 <table_row_destroy@@Base>:
   133c4:	push	{r4, r5, r6, r7, r8, lr}
   133c8:	mov	r6, r0
   133cc:	mov	r5, r1
   133d0:	bl	12640 <table_get_column_length@@Base>
   133d4:	ldr	r8, [r6, #16]
   133d8:	subs	r7, r0, #0
   133dc:	ble	13400 <table_row_destroy@@Base+0x3c>
   133e0:	mov	r4, #0
   133e4:	mov	r2, r4
   133e8:	mov	r1, r5
   133ec:	mov	r0, r6
   133f0:	bl	14adc <table_cell_destroy@@Base>
   133f4:	add	r4, r4, #1
   133f8:	cmp	r7, r4
   133fc:	bne	133e4 <table_row_destroy@@Base+0x20>
   13400:	ldr	r0, [r8, r5, lsl #2]
   13404:	cmp	r0, #0
   13408:	popeq	{r4, r5, r6, r7, r8, pc}
   1340c:	bl	11ab8 <free@plt>
   13410:	pop	{r4, r5, r6, r7, r8, pc}

00013414 <table_get_row_length@@Base>:
   13414:	ldr	r0, [r0, #20]
   13418:	bx	lr

0001341c <table_add_row@@Base>:
   1341c:	push	{r4, r5, r6, r7, r8, lr}
   13420:	mov	r5, r0
   13424:	ldr	r4, [r0, #24]
   13428:	mov	r1, r4
   1342c:	ldr	r0, [r0, #20]
   13430:	bl	14d38 <table_cell_nullify@@Base+0x218>
   13434:	cmp	r1, #0
   13438:	beq	134a4 <table_add_row@@Base+0x88>
   1343c:	ldr	r7, [r5, #20]
   13440:	mov	r0, r5
   13444:	bl	12640 <table_get_column_length@@Base>
   13448:	mov	r6, r0
   1344c:	mov	r1, r7
   13450:	mov	r0, r5
   13454:	bl	133a4 <table_row_init@@Base>
   13458:	cmp	r6, #0
   1345c:	ble	13480 <table_add_row@@Base+0x64>
   13460:	mov	r4, #0
   13464:	mov	r2, r4
   13468:	mov	r1, r7
   1346c:	mov	r0, r5
   13470:	bl	14ac8 <table_cell_init@@Base>
   13474:	add	r4, r4, #1
   13478:	cmp	r6, r4
   1347c:	bne	13464 <table_add_row@@Base+0x48>
   13480:	mov	r3, #2
   13484:	mvn	r2, #0
   13488:	ldr	r1, [r5, #20]
   1348c:	mov	r0, r5
   13490:	bl	12550 <table_notify@@Base>
   13494:	ldr	r0, [r5, #20]
   13498:	add	r3, r0, #1
   1349c:	str	r3, [r5, #20]
   134a0:	pop	{r4, r5, r6, r7, r8, pc}
   134a4:	ldr	r1, [r5, #28]
   134a8:	add	r1, r4, r1
   134ac:	str	r1, [r5, #28]
   134b0:	lsl	r1, r1, #2
   134b4:	ldr	r0, [r5, #16]
   134b8:	bl	11ac4 <realloc@plt>
   134bc:	str	r0, [r5, #16]
   134c0:	b	1343c <table_add_row@@Base+0x20>

000134c4 <table_remove_row@@Base>:
   134c4:	push	{r4, r5, r6, r7, r8, lr}
   134c8:	mov	r5, r0
   134cc:	mov	r6, r1
   134d0:	ldr	r7, [r0, #20]
   134d4:	bl	12640 <table_get_column_length@@Base>
   134d8:	subs	r8, r0, #0
   134dc:	ble	1352c <table_remove_row@@Base+0x68>
   134e0:	mov	r4, #0
   134e4:	b	134f4 <table_remove_row@@Base+0x30>
   134e8:	add	r4, r4, #1
   134ec:	cmp	r8, r4
   134f0:	beq	1352c <table_remove_row@@Base+0x68>
   134f4:	mov	r1, r4
   134f8:	mov	r0, r5
   134fc:	bl	126a8 <table_get_column_data_type@@Base>
   13500:	cmp	r0, #23
   13504:	beq	134e8 <table_remove_row@@Base+0x24>
   13508:	mov	r2, r4
   1350c:	mov	r1, r6
   13510:	mov	r0, r5
   13514:	bl	14ab0 <table_get_cell_ptr@@Base>
   13518:	ldr	r0, [r0]
   1351c:	cmp	r0, #0
   13520:	beq	134e8 <table_remove_row@@Base+0x24>
   13524:	bl	11ab8 <free@plt>
   13528:	b	134e8 <table_remove_row@@Base+0x24>
   1352c:	lsl	r4, r6, #2
   13530:	ldr	r3, [r5, #16]
   13534:	ldr	r0, [r3, r6, lsl #2]
   13538:	cmp	r0, #0
   1353c:	beq	13544 <table_remove_row@@Base+0x80>
   13540:	bl	11ab8 <free@plt>
   13544:	sub	r3, r7, #1
   13548:	cmp	r6, r3
   1354c:	bge	13578 <table_remove_row@@Base+0xb4>
   13550:	mov	ip, r3
   13554:	mov	r3, r6
   13558:	ldr	r1, [r5, #16]
   1355c:	add	r2, r4, #4
   13560:	ldr	r0, [r1, r2]
   13564:	str	r0, [r1, r4]
   13568:	add	r3, r3, #1
   1356c:	mov	r4, r2
   13570:	cmp	ip, r3
   13574:	bne	13558 <table_remove_row@@Base+0x94>
   13578:	ldr	r0, [r5, #20]
   1357c:	sub	r0, r0, #1
   13580:	str	r0, [r5, #20]
   13584:	ldr	r4, [r5, #24]
   13588:	mov	r1, r4
   1358c:	bl	14d38 <table_cell_nullify@@Base+0x218>
   13590:	cmp	r1, #0
   13594:	beq	135b4 <table_remove_row@@Base+0xf0>
   13598:	mov	r3, #4
   1359c:	mvn	r2, #0
   135a0:	mov	r1, r6
   135a4:	mov	r0, r5
   135a8:	bl	12550 <table_notify@@Base>
   135ac:	mov	r0, #0
   135b0:	pop	{r4, r5, r6, r7, r8, pc}
   135b4:	ldr	r1, [r5, #28]
   135b8:	sub	r1, r1, r4
   135bc:	str	r1, [r5, #28]
   135c0:	lsl	r1, r1, #2
   135c4:	ldr	r0, [r5, #16]
   135c8:	bl	11ac4 <realloc@plt>
   135cc:	str	r0, [r5, #16]
   135d0:	b	13598 <table_remove_row@@Base+0xd4>

000135d4 <table_get_row_ptr@@Base>:
   135d4:	ldr	r0, [r0, #16]
   135d8:	add	r0, r0, r1, lsl #2
   135dc:	bx	lr

000135e0 <table_set_row_ptr@@Base>:
   135e0:	ldr	r3, [r0, #16]
   135e4:	ldr	r2, [r2]
   135e8:	str	r2, [r3, r1, lsl #2]
   135ec:	bx	lr

000135f0 <table_set@@Base>:
   135f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   135f4:	mov	r5, r0
   135f8:	mov	r9, r1
   135fc:	mov	r6, r2
   13600:	mov	r7, r3
   13604:	ldr	r4, [sp, #32]
   13608:	bl	14ab0 <table_get_cell_ptr@@Base>
   1360c:	mov	r8, r0
   13610:	mov	r1, r6
   13614:	mov	r0, r5
   13618:	bl	1295c <table_get_col_ptr@@Base>
   1361c:	cmp	r4, #23
   13620:	ldrls	pc, [pc, r4, lsl #2]
   13624:	b	13c48 <table_set@@Base+0x658>
   13628:	andeq	r3, r1, r4, asr #13
   1362c:	andeq	r3, r1, r0, lsl #14
   13630:	andeq	r3, r1, ip, lsr r7
   13634:	andeq	r3, r1, r8, ror r7
   13638:			; <UNDEFINED> instruction: 0x000137b4
   1363c:	strdeq	r3, [r1], -r0
   13640:	andeq	r3, r1, ip, lsr #16
   13644:	andeq	r3, r1, r8, ror #16
   13648:	andeq	r3, r1, r4, lsr #17
   1364c:	andeq	r3, r1, ip, ror #17
   13650:	andeq	r3, r1, r0, lsr r9
   13654:	andeq	r3, r1, ip, ror #18
   13658:	andeq	r3, r1, r8, lsr #19
   1365c:	andeq	r3, r1, r4, ror #19
   13660:	andeq	r3, r1, r0, lsr #20
   13664:	andeq	r3, r1, r4, ror #20
   13668:	andeq	r3, r1, r8, lsr #21
   1366c:	andeq	r3, r1, r4, ror #21
   13670:	andeq	r3, r1, r8, lsr #22
   13674:	andeq	r3, r1, r4, lsr #23
   13678:	andeq	r3, r1, r0, ror #23
   1367c:	andeq	r3, r1, ip, ror #22
   13680:	andeq	r3, r1, r8, lsl #13
   13684:	andeq	r3, r1, ip, lsl ip
   13688:	ldr	r3, [r0, #4]
   1368c:	cmp	r3, #22
   13690:	bne	138e4 <table_set@@Base+0x2f4>
   13694:	ldr	r0, [r8]
   13698:	cmp	r0, #0
   1369c:	beq	136ac <table_set@@Base+0xbc>
   136a0:	ldrb	r3, [r7]
   136a4:	strb	r3, [r0]
   136a8:	b	13c2c <table_set@@Base+0x63c>
   136ac:	mov	r0, #1
   136b0:	bl	11adc <malloc@plt>
   136b4:	str	r0, [r8]
   136b8:	cmp	r0, #0
   136bc:	bne	136a0 <table_set@@Base+0xb0>
   136c0:	b	138e4 <table_set@@Base+0x2f4>
   136c4:	ldr	r3, [r0, #4]
   136c8:	cmp	r3, #0
   136cc:	bne	138e4 <table_set@@Base+0x2f4>
   136d0:	ldr	r0, [r8]
   136d4:	cmp	r0, #0
   136d8:	beq	136e8 <table_set@@Base+0xf8>
   136dc:	ldr	r3, [r7]
   136e0:	str	r3, [r0]
   136e4:	b	13c2c <table_set@@Base+0x63c>
   136e8:	mov	r0, #4
   136ec:	bl	11adc <malloc@plt>
   136f0:	str	r0, [r8]
   136f4:	cmp	r0, #0
   136f8:	bne	136dc <table_set@@Base+0xec>
   136fc:	b	138e4 <table_set@@Base+0x2f4>
   13700:	ldr	r3, [r0, #4]
   13704:	cmp	r3, #1
   13708:	bne	138e4 <table_set@@Base+0x2f4>
   1370c:	ldr	r0, [r8]
   13710:	cmp	r0, #0
   13714:	beq	13724 <table_set@@Base+0x134>
   13718:	ldr	r3, [r7]
   1371c:	str	r3, [r0]
   13720:	b	13c2c <table_set@@Base+0x63c>
   13724:	mov	r0, #4
   13728:	bl	11adc <malloc@plt>
   1372c:	str	r0, [r8]
   13730:	cmp	r0, #0
   13734:	bne	13718 <table_set@@Base+0x128>
   13738:	b	138e4 <table_set@@Base+0x2f4>
   1373c:	ldr	r3, [r0, #4]
   13740:	cmp	r3, #2
   13744:	bne	138e4 <table_set@@Base+0x2f4>
   13748:	ldr	r0, [r8]
   1374c:	cmp	r0, #0
   13750:	beq	13760 <table_set@@Base+0x170>
   13754:	ldrb	r3, [r7]
   13758:	strb	r3, [r0]
   1375c:	b	13c2c <table_set@@Base+0x63c>
   13760:	mov	r0, #1
   13764:	bl	11adc <malloc@plt>
   13768:	str	r0, [r8]
   1376c:	cmp	r0, #0
   13770:	bne	13754 <table_set@@Base+0x164>
   13774:	b	138e4 <table_set@@Base+0x2f4>
   13778:	ldr	r3, [r0, #4]
   1377c:	cmp	r3, #3
   13780:	bne	138e4 <table_set@@Base+0x2f4>
   13784:	ldr	r0, [r8]
   13788:	cmp	r0, #0
   1378c:	beq	1379c <table_set@@Base+0x1ac>
   13790:	ldrb	r3, [r7]
   13794:	strb	r3, [r0]
   13798:	b	13c2c <table_set@@Base+0x63c>
   1379c:	mov	r0, #1
   137a0:	bl	11adc <malloc@plt>
   137a4:	str	r0, [r8]
   137a8:	cmp	r0, #0
   137ac:	bne	13790 <table_set@@Base+0x1a0>
   137b0:	b	138e4 <table_set@@Base+0x2f4>
   137b4:	ldr	r3, [r0, #4]
   137b8:	cmp	r3, #4
   137bc:	bne	138e4 <table_set@@Base+0x2f4>
   137c0:	ldr	r0, [r8]
   137c4:	cmp	r0, #0
   137c8:	beq	137d8 <table_set@@Base+0x1e8>
   137cc:	ldrh	r3, [r7]
   137d0:	strh	r3, [r0]
   137d4:	b	13c2c <table_set@@Base+0x63c>
   137d8:	mov	r0, #2
   137dc:	bl	11adc <malloc@plt>
   137e0:	str	r0, [r8]
   137e4:	cmp	r0, #0
   137e8:	bne	137cc <table_set@@Base+0x1dc>
   137ec:	b	138e4 <table_set@@Base+0x2f4>
   137f0:	ldr	r3, [r0, #4]
   137f4:	cmp	r3, #5
   137f8:	bne	138e4 <table_set@@Base+0x2f4>
   137fc:	ldr	r0, [r8]
   13800:	cmp	r0, #0
   13804:	beq	13814 <table_set@@Base+0x224>
   13808:	ldrh	r3, [r7]
   1380c:	strh	r3, [r0]
   13810:	b	13c2c <table_set@@Base+0x63c>
   13814:	mov	r0, #2
   13818:	bl	11adc <malloc@plt>
   1381c:	str	r0, [r8]
   13820:	cmp	r0, #0
   13824:	bne	13808 <table_set@@Base+0x218>
   13828:	b	138e4 <table_set@@Base+0x2f4>
   1382c:	ldr	r3, [r0, #4]
   13830:	cmp	r3, #6
   13834:	bne	138e4 <table_set@@Base+0x2f4>
   13838:	ldr	r0, [r8]
   1383c:	cmp	r0, #0
   13840:	beq	13850 <table_set@@Base+0x260>
   13844:	ldr	r3, [r7]
   13848:	str	r3, [r0]
   1384c:	b	13c2c <table_set@@Base+0x63c>
   13850:	mov	r0, #4
   13854:	bl	11adc <malloc@plt>
   13858:	str	r0, [r8]
   1385c:	cmp	r0, #0
   13860:	bne	13844 <table_set@@Base+0x254>
   13864:	b	138e4 <table_set@@Base+0x2f4>
   13868:	ldr	r3, [r0, #4]
   1386c:	cmp	r3, #7
   13870:	bne	138e4 <table_set@@Base+0x2f4>
   13874:	ldr	r0, [r8]
   13878:	cmp	r0, #0
   1387c:	beq	1388c <table_set@@Base+0x29c>
   13880:	ldr	r3, [r7]
   13884:	str	r3, [r0]
   13888:	b	13c2c <table_set@@Base+0x63c>
   1388c:	mov	r0, #4
   13890:	bl	11adc <malloc@plt>
   13894:	str	r0, [r8]
   13898:	cmp	r0, #0
   1389c:	bne	13880 <table_set@@Base+0x290>
   138a0:	b	138e4 <table_set@@Base+0x2f4>
   138a4:	ldr	r3, [r0, #4]
   138a8:	cmp	r3, #8
   138ac:	bne	138e4 <table_set@@Base+0x2f4>
   138b0:	ldr	r0, [r8]
   138b4:	cmp	r0, #0
   138b8:	beq	138d0 <table_set@@Base+0x2e0>
   138bc:	ldr	r2, [r7]
   138c0:	ldr	r3, [r7, #4]
   138c4:	str	r2, [r0]
   138c8:	str	r3, [r0, #4]
   138cc:	b	13c2c <table_set@@Base+0x63c>
   138d0:	mov	r0, #8
   138d4:	bl	11adc <malloc@plt>
   138d8:	str	r0, [r8]
   138dc:	cmp	r0, #0
   138e0:	bne	138bc <table_set@@Base+0x2cc>
   138e4:	mvn	r0, #0
   138e8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   138ec:	ldr	r3, [r0, #4]
   138f0:	cmp	r3, #9
   138f4:	bne	138e4 <table_set@@Base+0x2f4>
   138f8:	ldr	r0, [r8]
   138fc:	cmp	r0, #0
   13900:	beq	13918 <table_set@@Base+0x328>
   13904:	ldr	r2, [r7]
   13908:	ldr	r3, [r7, #4]
   1390c:	str	r2, [r0]
   13910:	str	r3, [r0, #4]
   13914:	b	13c2c <table_set@@Base+0x63c>
   13918:	mov	r0, #8
   1391c:	bl	11adc <malloc@plt>
   13920:	str	r0, [r8]
   13924:	cmp	r0, #0
   13928:	bne	13904 <table_set@@Base+0x314>
   1392c:	b	138e4 <table_set@@Base+0x2f4>
   13930:	ldr	r3, [r0, #4]
   13934:	cmp	r3, #10
   13938:	bne	138e4 <table_set@@Base+0x2f4>
   1393c:	ldr	r0, [r8]
   13940:	cmp	r0, #0
   13944:	beq	13954 <table_set@@Base+0x364>
   13948:	ldrh	r3, [r7]
   1394c:	strh	r3, [r0]
   13950:	b	13c2c <table_set@@Base+0x63c>
   13954:	mov	r0, #2
   13958:	bl	11adc <malloc@plt>
   1395c:	str	r0, [r8]
   13960:	cmp	r0, #0
   13964:	bne	13948 <table_set@@Base+0x358>
   13968:	b	138e4 <table_set@@Base+0x2f4>
   1396c:	ldr	r3, [r0, #4]
   13970:	cmp	r3, #11
   13974:	bne	138e4 <table_set@@Base+0x2f4>
   13978:	ldr	r0, [r8]
   1397c:	cmp	r0, #0
   13980:	beq	13990 <table_set@@Base+0x3a0>
   13984:	ldrh	r3, [r7]
   13988:	strh	r3, [r0]
   1398c:	b	13c2c <table_set@@Base+0x63c>
   13990:	mov	r0, #2
   13994:	bl	11adc <malloc@plt>
   13998:	str	r0, [r8]
   1399c:	cmp	r0, #0
   139a0:	bne	13984 <table_set@@Base+0x394>
   139a4:	b	138e4 <table_set@@Base+0x2f4>
   139a8:	ldr	r3, [r0, #4]
   139ac:	cmp	r3, #12
   139b0:	bne	138e4 <table_set@@Base+0x2f4>
   139b4:	ldr	r0, [r8]
   139b8:	cmp	r0, #0
   139bc:	beq	139cc <table_set@@Base+0x3dc>
   139c0:	ldr	r3, [r7]
   139c4:	str	r3, [r0]
   139c8:	b	13c2c <table_set@@Base+0x63c>
   139cc:	mov	r0, #4
   139d0:	bl	11adc <malloc@plt>
   139d4:	str	r0, [r8]
   139d8:	cmp	r0, #0
   139dc:	bne	139c0 <table_set@@Base+0x3d0>
   139e0:	b	138e4 <table_set@@Base+0x2f4>
   139e4:	ldr	r3, [r0, #4]
   139e8:	cmp	r3, #13
   139ec:	bne	138e4 <table_set@@Base+0x2f4>
   139f0:	ldr	r0, [r8]
   139f4:	cmp	r0, #0
   139f8:	beq	13a08 <table_set@@Base+0x418>
   139fc:	ldr	r3, [r7]
   13a00:	str	r3, [r0]
   13a04:	b	13c2c <table_set@@Base+0x63c>
   13a08:	mov	r0, #4
   13a0c:	bl	11adc <malloc@plt>
   13a10:	str	r0, [r8]
   13a14:	cmp	r0, #0
   13a18:	bne	139fc <table_set@@Base+0x40c>
   13a1c:	b	138e4 <table_set@@Base+0x2f4>
   13a20:	ldr	r3, [r0, #4]
   13a24:	cmp	r3, #14
   13a28:	bne	138e4 <table_set@@Base+0x2f4>
   13a2c:	ldr	r0, [r8]
   13a30:	cmp	r0, #0
   13a34:	beq	13a4c <table_set@@Base+0x45c>
   13a38:	ldr	r2, [r7]
   13a3c:	ldr	r3, [r7, #4]
   13a40:	str	r2, [r0]
   13a44:	str	r3, [r0, #4]
   13a48:	b	13c2c <table_set@@Base+0x63c>
   13a4c:	mov	r0, #8
   13a50:	bl	11adc <malloc@plt>
   13a54:	str	r0, [r8]
   13a58:	cmp	r0, #0
   13a5c:	bne	13a38 <table_set@@Base+0x448>
   13a60:	b	138e4 <table_set@@Base+0x2f4>
   13a64:	ldr	r3, [r0, #4]
   13a68:	cmp	r3, #15
   13a6c:	bne	138e4 <table_set@@Base+0x2f4>
   13a70:	ldr	r0, [r8]
   13a74:	cmp	r0, #0
   13a78:	beq	13a90 <table_set@@Base+0x4a0>
   13a7c:	ldr	r2, [r7]
   13a80:	ldr	r3, [r7, #4]
   13a84:	str	r2, [r0]
   13a88:	str	r3, [r0, #4]
   13a8c:	b	13c2c <table_set@@Base+0x63c>
   13a90:	mov	r0, #8
   13a94:	bl	11adc <malloc@plt>
   13a98:	str	r0, [r8]
   13a9c:	cmp	r0, #0
   13aa0:	bne	13a7c <table_set@@Base+0x48c>
   13aa4:	b	138e4 <table_set@@Base+0x2f4>
   13aa8:	ldr	r3, [r0, #4]
   13aac:	cmp	r3, #16
   13ab0:	bne	138e4 <table_set@@Base+0x2f4>
   13ab4:	ldr	r0, [r8]
   13ab8:	cmp	r0, #0
   13abc:	beq	13acc <table_set@@Base+0x4dc>
   13ac0:	ldr	r3, [r7]
   13ac4:	str	r3, [r0]
   13ac8:	b	13c2c <table_set@@Base+0x63c>
   13acc:	mov	r0, #4
   13ad0:	bl	11adc <malloc@plt>
   13ad4:	str	r0, [r8]
   13ad8:	cmp	r0, #0
   13adc:	bne	13ac0 <table_set@@Base+0x4d0>
   13ae0:	b	138e4 <table_set@@Base+0x2f4>
   13ae4:	ldr	r3, [r0, #4]
   13ae8:	cmp	r3, #17
   13aec:	bne	138e4 <table_set@@Base+0x2f4>
   13af0:	ldr	r0, [r8]
   13af4:	cmp	r0, #0
   13af8:	beq	13b10 <table_set@@Base+0x520>
   13afc:	ldr	r2, [r7]
   13b00:	ldr	r3, [r7, #4]
   13b04:	str	r2, [r0]
   13b08:	str	r3, [r0, #4]
   13b0c:	b	13c2c <table_set@@Base+0x63c>
   13b10:	mov	r0, #8
   13b14:	bl	11adc <malloc@plt>
   13b18:	str	r0, [r8]
   13b1c:	cmp	r0, #0
   13b20:	bne	13afc <table_set@@Base+0x50c>
   13b24:	b	138e4 <table_set@@Base+0x2f4>
   13b28:	ldr	r3, [r0, #4]
   13b2c:	cmp	r3, #18
   13b30:	bne	138e4 <table_set@@Base+0x2f4>
   13b34:	ldr	r0, [r8]
   13b38:	cmp	r0, #0
   13b3c:	beq	13b54 <table_set@@Base+0x564>
   13b40:	ldr	r2, [r7]
   13b44:	ldr	r3, [r7, #4]
   13b48:	str	r2, [r0]
   13b4c:	str	r3, [r0, #4]
   13b50:	b	13c2c <table_set@@Base+0x63c>
   13b54:	mov	r0, #8
   13b58:	bl	11adc <malloc@plt>
   13b5c:	str	r0, [r8]
   13b60:	cmp	r0, #0
   13b64:	bne	13b40 <table_set@@Base+0x550>
   13b68:	b	138e4 <table_set@@Base+0x2f4>
   13b6c:	ldr	r3, [r0, #4]
   13b70:	cmp	r3, #21
   13b74:	bne	138e4 <table_set@@Base+0x2f4>
   13b78:	mov	r0, r7
   13b7c:	bl	11b00 <strlen@plt>
   13b80:	add	r1, r0, #1
   13b84:	ldr	r0, [r8]
   13b88:	bl	11ac4 <realloc@plt>
   13b8c:	str	r0, [r8]
   13b90:	cmp	r0, #0
   13b94:	beq	138e4 <table_set@@Base+0x2f4>
   13b98:	mov	r1, r7
   13b9c:	bl	11ad0 <strcpy@plt>
   13ba0:	b	13c2c <table_set@@Base+0x63c>
   13ba4:	ldr	r3, [r0, #4]
   13ba8:	cmp	r3, #19
   13bac:	bne	138e4 <table_set@@Base+0x2f4>
   13bb0:	ldr	r0, [r8]
   13bb4:	cmp	r0, #0
   13bb8:	beq	13bc8 <table_set@@Base+0x5d8>
   13bbc:	ldrb	r3, [r7]
   13bc0:	strb	r3, [r0]
   13bc4:	b	13c2c <table_set@@Base+0x63c>
   13bc8:	mov	r0, #1
   13bcc:	bl	11adc <malloc@plt>
   13bd0:	str	r0, [r8]
   13bd4:	cmp	r0, #0
   13bd8:	bne	13bbc <table_set@@Base+0x5cc>
   13bdc:	b	138e4 <table_set@@Base+0x2f4>
   13be0:	ldr	r3, [r0, #4]
   13be4:	cmp	r3, #20
   13be8:	bne	138e4 <table_set@@Base+0x2f4>
   13bec:	ldr	r0, [r8]
   13bf0:	cmp	r0, #0
   13bf4:	beq	13c04 <table_set@@Base+0x614>
   13bf8:	ldrb	r3, [r7]
   13bfc:	strb	r3, [r0]
   13c00:	b	13c2c <table_set@@Base+0x63c>
   13c04:	mov	r0, #1
   13c08:	bl	11adc <malloc@plt>
   13c0c:	str	r0, [r8]
   13c10:	cmp	r0, #0
   13c14:	bne	13bf8 <table_set@@Base+0x608>
   13c18:	b	138e4 <table_set@@Base+0x2f4>
   13c1c:	ldr	r3, [r0, #4]
   13c20:	cmp	r3, #23
   13c24:	bne	138e4 <table_set@@Base+0x2f4>
   13c28:	str	r7, [r8]
   13c2c:	mov	r3, #1
   13c30:	mov	r2, r6
   13c34:	mov	r1, r9
   13c38:	mov	r0, r5
   13c3c:	bl	12550 <table_notify@@Base>
   13c40:	mov	r0, #0
   13c44:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13c48:	mvn	r0, #0
   13c4c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

00013c50 <table_set_bool@@Base>:
   13c50:	push	{lr}		; (str lr, [sp, #-4]!)
   13c54:	sub	sp, sp, #20
   13c58:	add	ip, sp, #16
   13c5c:	strb	r3, [ip, #-1]!
   13c60:	mov	r3, #22
   13c64:	str	r3, [sp]
   13c68:	mov	r3, ip
   13c6c:	bl	135f0 <table_set@@Base>
   13c70:	add	sp, sp, #20
   13c74:	pop	{pc}		; (ldr pc, [sp], #4)

00013c78 <table_set_int@@Base>:
   13c78:	push	{lr}		; (str lr, [sp, #-4]!)
   13c7c:	sub	sp, sp, #20
   13c80:	add	ip, sp, #16
   13c84:	str	r3, [ip, #-4]!
   13c88:	mov	r3, #0
   13c8c:	str	r3, [sp]
   13c90:	mov	r3, ip
   13c94:	bl	135f0 <table_set@@Base>
   13c98:	add	sp, sp, #20
   13c9c:	pop	{pc}		; (ldr pc, [sp], #4)

00013ca0 <table_set_uint@@Base>:
   13ca0:	push	{lr}		; (str lr, [sp, #-4]!)
   13ca4:	sub	sp, sp, #20
   13ca8:	add	ip, sp, #16
   13cac:	str	r3, [ip, #-4]!
   13cb0:	mov	r3, #1
   13cb4:	str	r3, [sp]
   13cb8:	mov	r3, ip
   13cbc:	bl	135f0 <table_set@@Base>
   13cc0:	add	sp, sp, #20
   13cc4:	pop	{pc}		; (ldr pc, [sp], #4)

00013cc8 <table_set_int8@@Base>:
   13cc8:	push	{lr}		; (str lr, [sp, #-4]!)
   13ccc:	sub	sp, sp, #20
   13cd0:	add	ip, sp, #16
   13cd4:	strb	r3, [ip, #-1]!
   13cd8:	mov	r3, #2
   13cdc:	str	r3, [sp]
   13ce0:	mov	r3, ip
   13ce4:	bl	135f0 <table_set@@Base>
   13ce8:	add	sp, sp, #20
   13cec:	pop	{pc}		; (ldr pc, [sp], #4)

00013cf0 <table_set_uint8@@Base>:
   13cf0:	push	{lr}		; (str lr, [sp, #-4]!)
   13cf4:	sub	sp, sp, #20
   13cf8:	add	ip, sp, #16
   13cfc:	strb	r3, [ip, #-1]!
   13d00:	mov	r3, #3
   13d04:	str	r3, [sp]
   13d08:	mov	r3, ip
   13d0c:	bl	135f0 <table_set@@Base>
   13d10:	add	sp, sp, #20
   13d14:	pop	{pc}		; (ldr pc, [sp], #4)

00013d18 <table_set_int16@@Base>:
   13d18:	push	{lr}		; (str lr, [sp, #-4]!)
   13d1c:	sub	sp, sp, #20
   13d20:	add	ip, sp, #16
   13d24:	strh	r3, [ip, #-2]!
   13d28:	mov	r3, #4
   13d2c:	str	r3, [sp]
   13d30:	mov	r3, ip
   13d34:	bl	135f0 <table_set@@Base>
   13d38:	add	sp, sp, #20
   13d3c:	pop	{pc}		; (ldr pc, [sp], #4)

00013d40 <table_set_uint16@@Base>:
   13d40:	push	{lr}		; (str lr, [sp, #-4]!)
   13d44:	sub	sp, sp, #20
   13d48:	add	ip, sp, #16
   13d4c:	strh	r3, [ip, #-2]!
   13d50:	mov	r3, #5
   13d54:	str	r3, [sp]
   13d58:	mov	r3, ip
   13d5c:	bl	135f0 <table_set@@Base>
   13d60:	add	sp, sp, #20
   13d64:	pop	{pc}		; (ldr pc, [sp], #4)

00013d68 <table_set_int32@@Base>:
   13d68:	push	{lr}		; (str lr, [sp, #-4]!)
   13d6c:	sub	sp, sp, #20
   13d70:	add	ip, sp, #16
   13d74:	str	r3, [ip, #-4]!
   13d78:	mov	r3, #6
   13d7c:	str	r3, [sp]
   13d80:	mov	r3, ip
   13d84:	bl	135f0 <table_set@@Base>
   13d88:	add	sp, sp, #20
   13d8c:	pop	{pc}		; (ldr pc, [sp], #4)

00013d90 <table_set_uint32@@Base>:
   13d90:	push	{lr}		; (str lr, [sp, #-4]!)
   13d94:	sub	sp, sp, #20
   13d98:	add	ip, sp, #16
   13d9c:	str	r3, [ip, #-4]!
   13da0:	mov	r3, #7
   13da4:	str	r3, [sp]
   13da8:	mov	r3, ip
   13dac:	bl	135f0 <table_set@@Base>
   13db0:	add	sp, sp, #20
   13db4:	pop	{pc}		; (ldr pc, [sp], #4)

00013db8 <table_set_int64@@Base>:
   13db8:	push	{lr}		; (str lr, [sp, #-4]!)
   13dbc:	sub	sp, sp, #12
   13dc0:	mov	r3, #8
   13dc4:	str	r3, [sp]
   13dc8:	add	r3, sp, #16
   13dcc:	bl	135f0 <table_set@@Base>
   13dd0:	add	sp, sp, #12
   13dd4:	pop	{pc}		; (ldr pc, [sp], #4)

00013dd8 <table_set_uint64@@Base>:
   13dd8:	push	{lr}		; (str lr, [sp, #-4]!)
   13ddc:	sub	sp, sp, #12
   13de0:	mov	r3, #9
   13de4:	str	r3, [sp]
   13de8:	add	r3, sp, #16
   13dec:	bl	135f0 <table_set@@Base>
   13df0:	add	sp, sp, #12
   13df4:	pop	{pc}		; (ldr pc, [sp], #4)

00013df8 <table_set_short@@Base>:
   13df8:	push	{lr}		; (str lr, [sp, #-4]!)
   13dfc:	sub	sp, sp, #20
   13e00:	add	ip, sp, #16
   13e04:	strh	r3, [ip, #-2]!
   13e08:	mov	r3, #10
   13e0c:	str	r3, [sp]
   13e10:	mov	r3, ip
   13e14:	bl	135f0 <table_set@@Base>
   13e18:	add	sp, sp, #20
   13e1c:	pop	{pc}		; (ldr pc, [sp], #4)

00013e20 <table_set_ushort@@Base>:
   13e20:	push	{lr}		; (str lr, [sp, #-4]!)
   13e24:	sub	sp, sp, #20
   13e28:	add	ip, sp, #16
   13e2c:	strh	r3, [ip, #-2]!
   13e30:	mov	r3, #11
   13e34:	str	r3, [sp]
   13e38:	mov	r3, ip
   13e3c:	bl	135f0 <table_set@@Base>
   13e40:	add	sp, sp, #20
   13e44:	pop	{pc}		; (ldr pc, [sp], #4)

00013e48 <table_set_long@@Base>:
   13e48:	push	{lr}		; (str lr, [sp, #-4]!)
   13e4c:	sub	sp, sp, #20
   13e50:	add	ip, sp, #16
   13e54:	str	r3, [ip, #-4]!
   13e58:	mov	r3, #12
   13e5c:	str	r3, [sp]
   13e60:	mov	r3, ip
   13e64:	bl	135f0 <table_set@@Base>
   13e68:	add	sp, sp, #20
   13e6c:	pop	{pc}		; (ldr pc, [sp], #4)

00013e70 <table_set_ulong@@Base>:
   13e70:	push	{lr}		; (str lr, [sp, #-4]!)
   13e74:	sub	sp, sp, #20
   13e78:	add	ip, sp, #16
   13e7c:	str	r3, [ip, #-4]!
   13e80:	mov	r3, #13
   13e84:	str	r3, [sp]
   13e88:	mov	r3, ip
   13e8c:	bl	135f0 <table_set@@Base>
   13e90:	add	sp, sp, #20
   13e94:	pop	{pc}		; (ldr pc, [sp], #4)

00013e98 <table_set_llong@@Base>:
   13e98:	push	{lr}		; (str lr, [sp, #-4]!)
   13e9c:	sub	sp, sp, #12
   13ea0:	mov	r3, #14
   13ea4:	str	r3, [sp]
   13ea8:	add	r3, sp, #16
   13eac:	bl	135f0 <table_set@@Base>
   13eb0:	add	sp, sp, #12
   13eb4:	pop	{pc}		; (ldr pc, [sp], #4)

00013eb8 <table_set_ullong@@Base>:
   13eb8:	push	{lr}		; (str lr, [sp, #-4]!)
   13ebc:	sub	sp, sp, #12
   13ec0:	mov	r3, #15
   13ec4:	str	r3, [sp]
   13ec8:	add	r3, sp, #16
   13ecc:	bl	135f0 <table_set@@Base>
   13ed0:	add	sp, sp, #12
   13ed4:	pop	{pc}		; (ldr pc, [sp], #4)

00013ed8 <table_set_float@@Base>:
   13ed8:	push	{lr}		; (str lr, [sp, #-4]!)
   13edc:	sub	sp, sp, #20
   13ee0:	add	r3, sp, #16
   13ee4:	vstmdb	r3!, {s0}
   13ee8:	mov	ip, #16
   13eec:	str	ip, [sp]
   13ef0:	bl	135f0 <table_set@@Base>
   13ef4:	add	sp, sp, #20
   13ef8:	pop	{pc}		; (ldr pc, [sp], #4)

00013efc <table_set_double@@Base>:
   13efc:	push	{lr}		; (str lr, [sp, #-4]!)
   13f00:	sub	sp, sp, #20
   13f04:	add	r3, sp, #16
   13f08:	vstmdb	r3!, {d0}
   13f0c:	mov	ip, #17
   13f10:	str	ip, [sp]
   13f14:	bl	135f0 <table_set@@Base>
   13f18:	add	sp, sp, #20
   13f1c:	pop	{pc}		; (ldr pc, [sp], #4)

00013f20 <table_set_ldouble@@Base>:
   13f20:	push	{lr}		; (str lr, [sp, #-4]!)
   13f24:	sub	sp, sp, #20
   13f28:	add	r3, sp, #16
   13f2c:	vstmdb	r3!, {d0}
   13f30:	mov	ip, #18
   13f34:	str	ip, [sp]
   13f38:	bl	135f0 <table_set@@Base>
   13f3c:	add	sp, sp, #20
   13f40:	pop	{pc}		; (ldr pc, [sp], #4)

00013f44 <table_set_string@@Base>:
   13f44:	push	{lr}		; (str lr, [sp, #-4]!)
   13f48:	sub	sp, sp, #12
   13f4c:	mov	ip, #21
   13f50:	str	ip, [sp]
   13f54:	bl	135f0 <table_set@@Base>
   13f58:	add	sp, sp, #12
   13f5c:	pop	{pc}		; (ldr pc, [sp], #4)

00013f60 <table_set_char@@Base>:
   13f60:	push	{lr}		; (str lr, [sp, #-4]!)
   13f64:	sub	sp, sp, #20
   13f68:	add	ip, sp, #16
   13f6c:	strb	r3, [ip, #-1]!
   13f70:	mov	r3, #19
   13f74:	str	r3, [sp]
   13f78:	mov	r3, ip
   13f7c:	bl	135f0 <table_set@@Base>
   13f80:	add	sp, sp, #20
   13f84:	pop	{pc}		; (ldr pc, [sp], #4)

00013f88 <table_set_uchar@@Base>:
   13f88:	push	{lr}		; (str lr, [sp, #-4]!)
   13f8c:	sub	sp, sp, #20
   13f90:	add	ip, sp, #16
   13f94:	strb	r3, [ip, #-1]!
   13f98:	mov	r3, #20
   13f9c:	str	r3, [sp]
   13fa0:	mov	r3, ip
   13fa4:	bl	135f0 <table_set@@Base>
   13fa8:	add	sp, sp, #20
   13fac:	pop	{pc}		; (ldr pc, [sp], #4)

00013fb0 <table_set_ptr@@Base>:
   13fb0:	push	{lr}		; (str lr, [sp, #-4]!)
   13fb4:	sub	sp, sp, #12
   13fb8:	mov	ip, #23
   13fbc:	str	ip, [sp]
   13fc0:	bl	135f0 <table_set@@Base>
   13fc4:	add	sp, sp, #12
   13fc8:	pop	{pc}		; (ldr pc, [sp], #4)

00013fcc <table_cell_to_buffer@@Base>:
   13fcc:	push	{r4, r5, r6, r7, lr}
   13fd0:	sub	sp, sp, #12
   13fd4:	mov	r6, r0
   13fd8:	mov	r7, r1
   13fdc:	mov	r4, r2
   13fe0:	mov	r5, r3
   13fe4:	mov	r1, r2
   13fe8:	bl	126a8 <table_get_column_data_type@@Base>
   13fec:	cmp	r0, #23
   13ff0:	ldrls	pc, [pc, r0, lsl #2]
   13ff4:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   13ff8:	andeq	r4, r1, r8, asr r0
   13ffc:	andeq	r4, r1, r8, lsl #1
   14000:	strheq	r4, [r1], -r0
   14004:	ldrdeq	r4, [r1], -r8
   14008:	andeq	r4, r1, r0, lsl #2
   1400c:	andeq	r4, r1, r8, lsr #2
   14010:	andeq	r4, r1, r0, asr r1
   14014:	andeq	r4, r1, r8, ror r1
   14018:	andeq	r4, r1, r0, lsr #3
   1401c:	andeq	r4, r1, r8, asr #3
   14020:	strdeq	r4, [r1], -r0
   14024:	andeq	r4, r1, r8, lsl r2
   14028:	andeq	r4, r1, r0, asr #4
   1402c:	andeq	r4, r1, r8, ror #4
   14030:	muleq	r1, r0, r2
   14034:			; <UNDEFINED> instruction: 0x000142b8
   14038:	andeq	r4, r1, r8, lsl #6
   1403c:	andeq	r4, r1, r4, lsr r3
   14040:	andeq	r4, r1, ip, asr r3
   14044:	andeq	r4, r1, ip, lsr #7
   14048:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   1404c:	andeq	r4, r1, r0, ror #5
   14050:	andeq	r4, r1, r4, lsl #7
   14054:	strdeq	r4, [r1], -ip
   14058:	mov	r2, r4
   1405c:	mov	r1, r7
   14060:	mov	r0, r6
   14064:	bl	1323c <table_get_int@@Base>
   14068:	mov	r3, r0
   1406c:	ldr	r2, [pc, #944]	; 14424 <table_cell_to_buffer@@Base+0x458>
   14070:	ldr	r1, [sp, #32]
   14074:	mov	r0, r5
   14078:	bl	11b0c <snprintf@plt>
   1407c:	mov	r0, #0
   14080:	add	sp, sp, #12
   14084:	pop	{r4, r5, r6, r7, pc}
   14088:	mov	r2, r4
   1408c:	mov	r1, r7
   14090:	mov	r0, r6
   14094:	bl	1324c <table_get_uint@@Base>
   14098:	mov	r3, r0
   1409c:	ldr	r2, [pc, #900]	; 14428 <table_cell_to_buffer@@Base+0x45c>
   140a0:	ldr	r1, [sp, #32]
   140a4:	mov	r0, r5
   140a8:	bl	11b0c <snprintf@plt>
   140ac:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   140b0:	mov	r2, r4
   140b4:	mov	r1, r7
   140b8:	mov	r0, r6
   140bc:	bl	1325c <table_get_int8@@Base>
   140c0:	mov	r3, r0
   140c4:	ldr	r2, [pc, #856]	; 14424 <table_cell_to_buffer@@Base+0x458>
   140c8:	ldr	r1, [sp, #32]
   140cc:	mov	r0, r5
   140d0:	bl	11b0c <snprintf@plt>
   140d4:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   140d8:	mov	r2, r4
   140dc:	mov	r1, r7
   140e0:	mov	r0, r6
   140e4:	bl	1326c <table_get_uint8@@Base>
   140e8:	mov	r3, r0
   140ec:	ldr	r2, [pc, #820]	; 14428 <table_cell_to_buffer@@Base+0x45c>
   140f0:	ldr	r1, [sp, #32]
   140f4:	mov	r0, r5
   140f8:	bl	11b0c <snprintf@plt>
   140fc:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   14100:	mov	r2, r4
   14104:	mov	r1, r7
   14108:	mov	r0, r6
   1410c:	bl	1327c <table_get_int16@@Base>
   14110:	mov	r3, r0
   14114:	ldr	r2, [pc, #776]	; 14424 <table_cell_to_buffer@@Base+0x458>
   14118:	ldr	r1, [sp, #32]
   1411c:	mov	r0, r5
   14120:	bl	11b0c <snprintf@plt>
   14124:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   14128:	mov	r2, r4
   1412c:	mov	r1, r7
   14130:	mov	r0, r6
   14134:	bl	1328c <table_get_uint16@@Base>
   14138:	mov	r3, r0
   1413c:	ldr	r2, [pc, #740]	; 14428 <table_cell_to_buffer@@Base+0x45c>
   14140:	ldr	r1, [sp, #32]
   14144:	mov	r0, r5
   14148:	bl	11b0c <snprintf@plt>
   1414c:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   14150:	mov	r2, r4
   14154:	mov	r1, r7
   14158:	mov	r0, r6
   1415c:	bl	1329c <table_get_int32@@Base>
   14160:	mov	r3, r0
   14164:	ldr	r2, [pc, #696]	; 14424 <table_cell_to_buffer@@Base+0x458>
   14168:	ldr	r1, [sp, #32]
   1416c:	mov	r0, r5
   14170:	bl	11b0c <snprintf@plt>
   14174:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   14178:	mov	r2, r4
   1417c:	mov	r1, r7
   14180:	mov	r0, r6
   14184:	bl	132ac <table_get_uint32@@Base>
   14188:	mov	r3, r0
   1418c:	ldr	r2, [pc, #660]	; 14428 <table_cell_to_buffer@@Base+0x45c>
   14190:	ldr	r1, [sp, #32]
   14194:	mov	r0, r5
   14198:	bl	11b0c <snprintf@plt>
   1419c:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   141a0:	mov	r2, r4
   141a4:	mov	r1, r7
   141a8:	mov	r0, r6
   141ac:	bl	132bc <table_get_int64@@Base>
   141b0:	strd	r0, [sp]
   141b4:	ldr	r2, [pc, #624]	; 1442c <table_cell_to_buffer@@Base+0x460>
   141b8:	ldr	r1, [sp, #32]
   141bc:	mov	r0, r5
   141c0:	bl	11b0c <snprintf@plt>
   141c4:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   141c8:	mov	r2, r4
   141cc:	mov	r1, r7
   141d0:	mov	r0, r6
   141d4:	bl	132cc <table_get_uint64@@Base>
   141d8:	strd	r0, [sp]
   141dc:	ldr	r2, [pc, #588]	; 14430 <table_cell_to_buffer@@Base+0x464>
   141e0:	ldr	r1, [sp, #32]
   141e4:	mov	r0, r5
   141e8:	bl	11b0c <snprintf@plt>
   141ec:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   141f0:	mov	r2, r4
   141f4:	mov	r1, r7
   141f8:	mov	r0, r6
   141fc:	bl	132dc <table_get_short@@Base>
   14200:	mov	r3, r0
   14204:	ldr	r2, [pc, #552]	; 14434 <table_cell_to_buffer@@Base+0x468>
   14208:	ldr	r1, [sp, #32]
   1420c:	mov	r0, r5
   14210:	bl	11b0c <snprintf@plt>
   14214:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   14218:	mov	r2, r4
   1421c:	mov	r1, r7
   14220:	mov	r0, r6
   14224:	bl	132ec <table_get_ushort@@Base>
   14228:	mov	r3, r0
   1422c:	ldr	r2, [pc, #516]	; 14438 <table_cell_to_buffer@@Base+0x46c>
   14230:	ldr	r1, [sp, #32]
   14234:	mov	r0, r5
   14238:	bl	11b0c <snprintf@plt>
   1423c:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   14240:	mov	r2, r4
   14244:	mov	r1, r7
   14248:	mov	r0, r6
   1424c:	bl	132fc <table_get_long@@Base>
   14250:	mov	r3, r0
   14254:	ldr	r2, [pc, #480]	; 1443c <table_cell_to_buffer@@Base+0x470>
   14258:	ldr	r1, [sp, #32]
   1425c:	mov	r0, r5
   14260:	bl	11b0c <snprintf@plt>
   14264:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   14268:	mov	r2, r4
   1426c:	mov	r1, r7
   14270:	mov	r0, r6
   14274:	bl	1330c <table_get_ulong@@Base>
   14278:	mov	r3, r0
   1427c:	ldr	r2, [pc, #444]	; 14440 <table_cell_to_buffer@@Base+0x474>
   14280:	ldr	r1, [sp, #32]
   14284:	mov	r0, r5
   14288:	bl	11b0c <snprintf@plt>
   1428c:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   14290:	mov	r2, r4
   14294:	mov	r1, r7
   14298:	mov	r0, r6
   1429c:	bl	1331c <table_get_llong@@Base>
   142a0:	strd	r0, [sp]
   142a4:	ldr	r2, [pc, #384]	; 1442c <table_cell_to_buffer@@Base+0x460>
   142a8:	ldr	r1, [sp, #32]
   142ac:	mov	r0, r5
   142b0:	bl	11b0c <snprintf@plt>
   142b4:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   142b8:	mov	r2, r4
   142bc:	mov	r1, r7
   142c0:	mov	r0, r6
   142c4:	bl	1332c <table_get_ullong@@Base>
   142c8:	strd	r0, [sp]
   142cc:	ldr	r2, [pc, #348]	; 14430 <table_cell_to_buffer@@Base+0x464>
   142d0:	ldr	r1, [sp, #32]
   142d4:	mov	r0, r5
   142d8:	bl	11b0c <snprintf@plt>
   142dc:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   142e0:	mov	r2, r4
   142e4:	mov	r1, r7
   142e8:	mov	r0, r6
   142ec:	bl	1338c <table_get_string@@Base>
   142f0:	mov	r3, r0
   142f4:	ldr	r2, [pc, #328]	; 14444 <table_cell_to_buffer@@Base+0x478>
   142f8:	ldr	r1, [sp, #32]
   142fc:	mov	r0, r5
   14300:	bl	11b0c <snprintf@plt>
   14304:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   14308:	mov	r2, r4
   1430c:	mov	r1, r7
   14310:	mov	r0, r6
   14314:	bl	1333c <table_get_float@@Base>
   14318:	vcvt.f64.f32	d0, s0
   1431c:	vstr	d0, [sp]
   14320:	ldr	r2, [pc, #288]	; 14448 <table_cell_to_buffer@@Base+0x47c>
   14324:	ldr	r1, [sp, #32]
   14328:	mov	r0, r5
   1432c:	bl	11b0c <snprintf@plt>
   14330:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   14334:	mov	r2, r4
   14338:	mov	r1, r7
   1433c:	mov	r0, r6
   14340:	bl	1334c <table_get_double@@Base>
   14344:	vstr	d0, [sp]
   14348:	ldr	r2, [pc, #252]	; 1444c <table_cell_to_buffer@@Base+0x480>
   1434c:	ldr	r1, [sp, #32]
   14350:	mov	r0, r5
   14354:	bl	11b0c <snprintf@plt>
   14358:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   1435c:	mov	r2, r4
   14360:	mov	r1, r7
   14364:	mov	r0, r6
   14368:	bl	1335c <table_get_ldouble@@Base>
   1436c:	vstr	d0, [sp]
   14370:	ldr	r2, [pc, #216]	; 14450 <table_cell_to_buffer@@Base+0x484>
   14374:	ldr	r1, [sp, #32]
   14378:	mov	r0, r5
   1437c:	bl	11b0c <snprintf@plt>
   14380:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   14384:	mov	r2, r4
   14388:	mov	r1, r7
   1438c:	mov	r0, r6
   14390:	bl	1322c <table_get_bool@@Base>
   14394:	mov	r3, r0
   14398:	ldr	r2, [pc, #132]	; 14424 <table_cell_to_buffer@@Base+0x458>
   1439c:	ldr	r1, [sp, #32]
   143a0:	mov	r0, r5
   143a4:	bl	11b0c <snprintf@plt>
   143a8:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   143ac:	mov	r2, r4
   143b0:	mov	r1, r7
   143b4:	mov	r0, r6
   143b8:	bl	1336c <table_get_char@@Base>
   143bc:	mov	r3, r0
   143c0:	ldr	r2, [pc, #140]	; 14454 <table_cell_to_buffer@@Base+0x488>
   143c4:	ldr	r1, [sp, #32]
   143c8:	mov	r0, r5
   143cc:	bl	11b0c <snprintf@plt>
   143d0:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   143d4:	mov	r2, r4
   143d8:	mov	r1, r7
   143dc:	mov	r0, r6
   143e0:	bl	1337c <table_get_uchar@@Base>
   143e4:	mov	r3, r0
   143e8:	ldr	r2, [pc, #100]	; 14454 <table_cell_to_buffer@@Base+0x488>
   143ec:	ldr	r1, [sp, #32]
   143f0:	mov	r0, r5
   143f4:	bl	11b0c <snprintf@plt>
   143f8:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   143fc:	mov	r2, r4
   14400:	mov	r1, r7
   14404:	mov	r0, r6
   14408:	bl	13398 <table_get_ptr@@Base>
   1440c:	mov	r3, r0
   14410:	ldr	r2, [pc, #64]	; 14458 <table_cell_to_buffer@@Base+0x48c>
   14414:	ldr	r1, [sp, #32]
   14418:	mov	r0, r5
   1441c:	bl	11b0c <snprintf@plt>
   14420:	b	1407c <table_cell_to_buffer@@Base+0xb0>
   14424:	andeq	r4, r1, r0, asr #28
   14428:	andeq	r4, r1, r4, asr #28
   1442c:	andeq	r4, r1, r8, asr #28
   14430:	andeq	r4, r1, r0, asr lr
   14434:	andeq	r4, r1, r8, asr lr
   14438:	andeq	r4, r1, ip, asr lr
   1443c:	andeq	r4, r1, r0, ror #28
   14440:	andeq	r4, r1, r4, ror #28
   14444:	andeq	r4, r1, r8, ror #28
   14448:	andeq	r4, r1, ip, ror #28
   1444c:	andeq	r4, r1, r0, ror lr
   14450:	andeq	r4, r1, r4, ror lr
   14454:	andeq	r4, r1, r8, ror lr
   14458:	andeq	r4, r1, ip, ror lr

0001445c <table_cell_from_buffer@@Base>:
   1445c:	push	{r4, r5, r6, r7, lr}
   14460:	sub	sp, sp, #268	; 0x10c
   14464:	mov	r6, r0
   14468:	mov	r7, r1
   1446c:	mov	r4, r2
   14470:	mov	r5, r3
   14474:	mov	r1, r2
   14478:	bl	126a8 <table_get_column_data_type@@Base>
   1447c:	cmp	r0, #23
   14480:	ldrls	pc, [pc, r0, lsl #2]
   14484:	b	14a68 <table_cell_from_buffer@@Base+0x60c>
   14488:	andeq	r4, r1, r8, ror #9
   1448c:	andeq	r4, r1, r0, lsr #10
   14490:	andeq	r4, r1, r8, asr r5
   14494:	muleq	r1, r0, r5
   14498:	andeq	r4, r1, r8, asr #11
   1449c:	andeq	r4, r1, r0, lsl #12
   144a0:	andeq	r4, r1, r8, lsr r6
   144a4:	andeq	r4, r1, r0, ror r6
   144a8:	andeq	r4, r1, r8, lsr #13
   144ac:	andeq	r4, r1, r4, ror #13
   144b0:	andeq	r4, r1, r0, lsr #14
   144b4:	andeq	r4, r1, r8, asr r7
   144b8:	muleq	r1, r0, r7
   144bc:	andeq	r4, r1, r8, asr #15
   144c0:	andeq	r4, r1, r0, lsl #16
   144c4:	andeq	r4, r1, ip, lsr r8
   144c8:			; <UNDEFINED> instruction: 0x000148b0
   144cc:	andeq	r4, r1, r8, ror #17
   144d0:	andeq	r4, r1, r0, lsr #18
   144d4:			; <UNDEFINED> instruction: 0x000149b4
   144d8:	andeq	r4, r1, ip, ror #19
   144dc:	andeq	r4, r1, r8, ror r8
   144e0:	andeq	r4, r1, r8, asr r9
   144e4:	andeq	r4, r1, r4, lsr #20
   144e8:	add	r2, sp, #8
   144ec:	ldr	r1, [pc, #1404]	; 14a70 <table_cell_from_buffer@@Base+0x614>
   144f0:	mov	r0, r5
   144f4:	bl	11b18 <__isoc99_sscanf@plt>
   144f8:	cmp	r0, #1
   144fc:	mvnne	r5, #0
   14500:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14504:	ldr	r3, [sp, #8]
   14508:	mov	r2, r4
   1450c:	mov	r1, r7
   14510:	mov	r0, r6
   14514:	bl	13c78 <table_set_int@@Base>
   14518:	mov	r5, #0
   1451c:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14520:	add	r2, sp, #8
   14524:	ldr	r1, [pc, #1352]	; 14a74 <table_cell_from_buffer@@Base+0x618>
   14528:	mov	r0, r5
   1452c:	bl	11b18 <__isoc99_sscanf@plt>
   14530:	cmp	r0, #1
   14534:	mvnne	r5, #0
   14538:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   1453c:	ldr	r3, [sp, #8]
   14540:	mov	r2, r4
   14544:	mov	r1, r7
   14548:	mov	r0, r6
   1454c:	bl	13ca0 <table_set_uint@@Base>
   14550:	mov	r5, #0
   14554:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14558:	add	r2, sp, #8
   1455c:	ldr	r1, [pc, #1300]	; 14a78 <table_cell_from_buffer@@Base+0x61c>
   14560:	mov	r0, r5
   14564:	bl	11b18 <__isoc99_sscanf@plt>
   14568:	cmp	r0, #1
   1456c:	mvnne	r5, #0
   14570:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14574:	ldrsb	r3, [sp, #8]
   14578:	mov	r2, r4
   1457c:	mov	r1, r7
   14580:	mov	r0, r6
   14584:	bl	13cc8 <table_set_int8@@Base>
   14588:	mov	r5, #0
   1458c:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14590:	add	r2, sp, #8
   14594:	ldr	r1, [pc, #1248]	; 14a7c <table_cell_from_buffer@@Base+0x620>
   14598:	mov	r0, r5
   1459c:	bl	11b18 <__isoc99_sscanf@plt>
   145a0:	cmp	r0, #1
   145a4:	mvnne	r5, #0
   145a8:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   145ac:	ldrb	r3, [sp, #8]
   145b0:	mov	r2, r4
   145b4:	mov	r1, r7
   145b8:	mov	r0, r6
   145bc:	bl	13cf0 <table_set_uint8@@Base>
   145c0:	mov	r5, #0
   145c4:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   145c8:	add	r2, sp, #8
   145cc:	ldr	r1, [pc, #1196]	; 14a80 <table_cell_from_buffer@@Base+0x624>
   145d0:	mov	r0, r5
   145d4:	bl	11b18 <__isoc99_sscanf@plt>
   145d8:	cmp	r0, #1
   145dc:	mvnne	r5, #0
   145e0:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   145e4:	ldrsh	r3, [sp, #8]
   145e8:	mov	r2, r4
   145ec:	mov	r1, r7
   145f0:	mov	r0, r6
   145f4:	bl	13d18 <table_set_int16@@Base>
   145f8:	mov	r5, #0
   145fc:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14600:	add	r2, sp, #8
   14604:	ldr	r1, [pc, #1144]	; 14a84 <table_cell_from_buffer@@Base+0x628>
   14608:	mov	r0, r5
   1460c:	bl	11b18 <__isoc99_sscanf@plt>
   14610:	cmp	r0, #1
   14614:	mvnne	r5, #0
   14618:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   1461c:	ldrh	r3, [sp, #8]
   14620:	mov	r2, r4
   14624:	mov	r1, r7
   14628:	mov	r0, r6
   1462c:	bl	13d40 <table_set_uint16@@Base>
   14630:	mov	r5, #0
   14634:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14638:	add	r2, sp, #8
   1463c:	ldr	r1, [pc, #1068]	; 14a70 <table_cell_from_buffer@@Base+0x614>
   14640:	mov	r0, r5
   14644:	bl	11b18 <__isoc99_sscanf@plt>
   14648:	cmp	r0, #1
   1464c:	mvnne	r5, #0
   14650:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14654:	ldr	r3, [sp, #8]
   14658:	mov	r2, r4
   1465c:	mov	r1, r7
   14660:	mov	r0, r6
   14664:	bl	13d68 <table_set_int32@@Base>
   14668:	mov	r5, #0
   1466c:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14670:	add	r2, sp, #8
   14674:	ldr	r1, [pc, #1016]	; 14a74 <table_cell_from_buffer@@Base+0x618>
   14678:	mov	r0, r5
   1467c:	bl	11b18 <__isoc99_sscanf@plt>
   14680:	cmp	r0, #1
   14684:	mvnne	r5, #0
   14688:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   1468c:	ldr	r3, [sp, #8]
   14690:	mov	r2, r4
   14694:	mov	r1, r7
   14698:	mov	r0, r6
   1469c:	bl	13d90 <table_set_uint32@@Base>
   146a0:	mov	r5, #0
   146a4:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   146a8:	add	r2, sp, #8
   146ac:	ldr	r1, [pc, #980]	; 14a88 <table_cell_from_buffer@@Base+0x62c>
   146b0:	mov	r0, r5
   146b4:	bl	11b18 <__isoc99_sscanf@plt>
   146b8:	cmp	r0, #1
   146bc:	mvnne	r5, #0
   146c0:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   146c4:	ldrd	r2, [sp, #8]
   146c8:	strd	r2, [sp]
   146cc:	mov	r2, r4
   146d0:	mov	r1, r7
   146d4:	mov	r0, r6
   146d8:	bl	13db8 <table_set_int64@@Base>
   146dc:	mov	r5, #0
   146e0:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   146e4:	add	r2, sp, #8
   146e8:	ldr	r1, [pc, #924]	; 14a8c <table_cell_from_buffer@@Base+0x630>
   146ec:	mov	r0, r5
   146f0:	bl	11b18 <__isoc99_sscanf@plt>
   146f4:	cmp	r0, #1
   146f8:	mvnne	r5, #0
   146fc:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14700:	ldrd	r2, [sp, #8]
   14704:	strd	r2, [sp]
   14708:	mov	r2, r4
   1470c:	mov	r1, r7
   14710:	mov	r0, r6
   14714:	bl	13dd8 <table_set_uint64@@Base>
   14718:	mov	r5, #0
   1471c:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14720:	add	r2, sp, #8
   14724:	ldr	r1, [pc, #852]	; 14a80 <table_cell_from_buffer@@Base+0x624>
   14728:	mov	r0, r5
   1472c:	bl	11b18 <__isoc99_sscanf@plt>
   14730:	cmp	r0, #1
   14734:	mvnne	r5, #0
   14738:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   1473c:	ldrsh	r3, [sp, #8]
   14740:	mov	r2, r4
   14744:	mov	r1, r7
   14748:	mov	r0, r6
   1474c:	bl	13df8 <table_set_short@@Base>
   14750:	mov	r5, #0
   14754:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14758:	add	r2, sp, #8
   1475c:	ldr	r1, [pc, #800]	; 14a84 <table_cell_from_buffer@@Base+0x628>
   14760:	mov	r0, r5
   14764:	bl	11b18 <__isoc99_sscanf@plt>
   14768:	cmp	r0, #1
   1476c:	mvnne	r5, #0
   14770:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14774:	ldrh	r3, [sp, #8]
   14778:	mov	r2, r4
   1477c:	mov	r1, r7
   14780:	mov	r0, r6
   14784:	bl	13e20 <table_set_ushort@@Base>
   14788:	mov	r5, #0
   1478c:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14790:	add	r2, sp, #8
   14794:	ldr	r1, [pc, #756]	; 14a90 <table_cell_from_buffer@@Base+0x634>
   14798:	mov	r0, r5
   1479c:	bl	11b18 <__isoc99_sscanf@plt>
   147a0:	cmp	r0, #1
   147a4:	mvnne	r5, #0
   147a8:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   147ac:	ldr	r3, [sp, #8]
   147b0:	mov	r2, r4
   147b4:	mov	r1, r7
   147b8:	mov	r0, r6
   147bc:	bl	13e48 <table_set_long@@Base>
   147c0:	mov	r5, #0
   147c4:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   147c8:	add	r2, sp, #8
   147cc:	ldr	r1, [pc, #704]	; 14a94 <table_cell_from_buffer@@Base+0x638>
   147d0:	mov	r0, r5
   147d4:	bl	11b18 <__isoc99_sscanf@plt>
   147d8:	cmp	r0, #1
   147dc:	mvnne	r5, #0
   147e0:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   147e4:	ldr	r3, [sp, #8]
   147e8:	mov	r2, r4
   147ec:	mov	r1, r7
   147f0:	mov	r0, r6
   147f4:	bl	13e70 <table_set_ulong@@Base>
   147f8:	mov	r5, #0
   147fc:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14800:	add	r2, sp, #8
   14804:	ldr	r1, [pc, #636]	; 14a88 <table_cell_from_buffer@@Base+0x62c>
   14808:	mov	r0, r5
   1480c:	bl	11b18 <__isoc99_sscanf@plt>
   14810:	cmp	r0, #1
   14814:	mvnne	r5, #0
   14818:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   1481c:	ldrd	r2, [sp, #8]
   14820:	strd	r2, [sp]
   14824:	mov	r2, r4
   14828:	mov	r1, r7
   1482c:	mov	r0, r6
   14830:	bl	13e98 <table_set_llong@@Base>
   14834:	mov	r5, #0
   14838:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   1483c:	add	r2, sp, #8
   14840:	ldr	r1, [pc, #580]	; 14a8c <table_cell_from_buffer@@Base+0x630>
   14844:	mov	r0, r5
   14848:	bl	11b18 <__isoc99_sscanf@plt>
   1484c:	cmp	r0, #1
   14850:	mvnne	r5, #0
   14854:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14858:	ldrd	r2, [sp, #8]
   1485c:	strd	r2, [sp]
   14860:	mov	r2, r4
   14864:	mov	r1, r7
   14868:	mov	r0, r6
   1486c:	bl	13eb8 <table_set_ullong@@Base>
   14870:	mov	r5, #0
   14874:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14878:	add	r2, sp, #8
   1487c:	ldr	r1, [pc, #532]	; 14a98 <table_cell_from_buffer@@Base+0x63c>
   14880:	mov	r0, r5
   14884:	bl	11b18 <__isoc99_sscanf@plt>
   14888:	cmp	r0, #1
   1488c:	mvnne	r5, #0
   14890:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14894:	add	r3, sp, #8
   14898:	mov	r2, r4
   1489c:	mov	r1, r7
   148a0:	mov	r0, r6
   148a4:	bl	13f44 <table_set_string@@Base>
   148a8:	mov	r5, #0
   148ac:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   148b0:	add	r2, sp, #8
   148b4:	ldr	r1, [pc, #480]	; 14a9c <table_cell_from_buffer@@Base+0x640>
   148b8:	mov	r0, r5
   148bc:	bl	11b18 <__isoc99_sscanf@plt>
   148c0:	cmp	r0, #1
   148c4:	mvnne	r5, #0
   148c8:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   148cc:	vldr	s0, [sp, #8]
   148d0:	mov	r2, r4
   148d4:	mov	r1, r7
   148d8:	mov	r0, r6
   148dc:	bl	13ed8 <table_set_float@@Base>
   148e0:	mov	r5, #0
   148e4:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   148e8:	add	r2, sp, #8
   148ec:	ldr	r1, [pc, #428]	; 14aa0 <table_cell_from_buffer@@Base+0x644>
   148f0:	mov	r0, r5
   148f4:	bl	11b18 <__isoc99_sscanf@plt>
   148f8:	cmp	r0, #1
   148fc:	mvnne	r5, #0
   14900:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14904:	vldr	d0, [sp, #8]
   14908:	mov	r2, r4
   1490c:	mov	r1, r7
   14910:	mov	r0, r6
   14914:	bl	13efc <table_set_double@@Base>
   14918:	mov	r5, #0
   1491c:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14920:	add	r2, sp, #8
   14924:	ldr	r1, [pc, #376]	; 14aa4 <table_cell_from_buffer@@Base+0x648>
   14928:	mov	r0, r5
   1492c:	bl	11b18 <__isoc99_sscanf@plt>
   14930:	cmp	r0, #1
   14934:	mvnne	r5, #0
   14938:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   1493c:	vldr	d0, [sp, #8]
   14940:	mov	r2, r4
   14944:	mov	r1, r7
   14948:	mov	r0, r6
   1494c:	bl	13f20 <table_set_ldouble@@Base>
   14950:	mov	r5, #0
   14954:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14958:	add	r2, sp, #8
   1495c:	ldr	r1, [pc, #268]	; 14a70 <table_cell_from_buffer@@Base+0x614>
   14960:	mov	r0, r5
   14964:	bl	11b18 <__isoc99_sscanf@plt>
   14968:	cmp	r0, #1
   1496c:	mvnne	r5, #0
   14970:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14974:	ldr	r5, [sp, #8]
   14978:	cmp	r5, #0
   1497c:	beq	1499c <table_cell_from_buffer@@Base+0x540>
   14980:	mov	r3, #1
   14984:	mov	r2, r4
   14988:	mov	r1, r7
   1498c:	mov	r0, r6
   14990:	bl	13c50 <table_set_bool@@Base>
   14994:	mov	r5, #0
   14998:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   1499c:	mov	r3, #0
   149a0:	mov	r2, r4
   149a4:	mov	r1, r7
   149a8:	mov	r0, r6
   149ac:	bl	13c50 <table_set_bool@@Base>
   149b0:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   149b4:	add	r2, sp, #8
   149b8:	ldr	r1, [pc, #232]	; 14aa8 <table_cell_from_buffer@@Base+0x64c>
   149bc:	mov	r0, r5
   149c0:	bl	11b18 <__isoc99_sscanf@plt>
   149c4:	cmp	r0, #1
   149c8:	mvnne	r5, #0
   149cc:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   149d0:	ldrb	r3, [sp, #8]
   149d4:	mov	r2, r4
   149d8:	mov	r1, r7
   149dc:	mov	r0, r6
   149e0:	bl	13f60 <table_set_char@@Base>
   149e4:	mov	r5, #0
   149e8:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   149ec:	add	r2, sp, #8
   149f0:	ldr	r1, [pc, #176]	; 14aa8 <table_cell_from_buffer@@Base+0x64c>
   149f4:	mov	r0, r5
   149f8:	bl	11b18 <__isoc99_sscanf@plt>
   149fc:	cmp	r0, #1
   14a00:	mvnne	r5, #0
   14a04:	bne	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14a08:	ldrb	r3, [sp, #8]
   14a0c:	mov	r2, r4
   14a10:	mov	r1, r7
   14a14:	mov	r0, r6
   14a18:	bl	13f88 <table_set_uchar@@Base>
   14a1c:	mov	r5, #0
   14a20:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14a24:	add	r2, sp, #8
   14a28:	ldr	r1, [pc, #124]	; 14aac <table_cell_from_buffer@@Base+0x650>
   14a2c:	mov	r0, r5
   14a30:	bl	11b18 <__isoc99_sscanf@plt>
   14a34:	cmp	r0, #1
   14a38:	mvnne	r5, #0
   14a3c:	beq	14a4c <table_cell_from_buffer@@Base+0x5f0>
   14a40:	mov	r0, r5
   14a44:	add	sp, sp, #268	; 0x10c
   14a48:	pop	{r4, r5, r6, r7, pc}
   14a4c:	ldr	r3, [sp, #8]
   14a50:	mov	r2, r4
   14a54:	mov	r1, r7
   14a58:	mov	r0, r6
   14a5c:	bl	13fb0 <table_set_ptr@@Base>
   14a60:	mov	r5, #0
   14a64:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14a68:	mov	r5, #0
   14a6c:	b	14a40 <table_cell_from_buffer@@Base+0x5e4>
   14a70:	andeq	r4, r1, r0, asr #28
   14a74:	andeq	r4, r1, r4, asr #28
   14a78:	andeq	r4, r1, r0, lsl #29
   14a7c:	andeq	r4, r1, r8, lsl #29
   14a80:	andeq	r4, r1, r8, asr lr
   14a84:	andeq	r4, r1, ip, asr lr
   14a88:	andeq	r4, r1, r8, asr #28
   14a8c:	andeq	r4, r1, r0, asr lr
   14a90:	andeq	r4, r1, r0, ror #28
   14a94:	andeq	r4, r1, r4, ror #28
   14a98:	andeq	r4, r1, r8, ror #28
   14a9c:	andeq	r4, r1, ip, ror #28
   14aa0:	andeq	r4, r1, r0, ror lr
   14aa4:	andeq	r4, r1, r4, ror lr
   14aa8:	andeq	r4, r1, r8, ror lr
   14aac:	andeq	r4, r1, ip, ror lr

00014ab0 <table_get_cell_ptr@@Base>:
   14ab0:	push	{r4, lr}
   14ab4:	mov	r4, r2
   14ab8:	bl	135d4 <table_get_row_ptr@@Base>
   14abc:	ldr	r0, [r0]
   14ac0:	add	r0, r0, r4, lsl #2
   14ac4:	pop	{r4, pc}

00014ac8 <table_cell_init@@Base>:
   14ac8:	push	{r4, lr}
   14acc:	bl	14ab0 <table_get_cell_ptr@@Base>
   14ad0:	mov	r3, #0
   14ad4:	str	r3, [r0]
   14ad8:	pop	{r4, pc}

00014adc <table_cell_destroy@@Base>:
   14adc:	push	{r4, r5, r6, lr}
   14ae0:	mov	r5, r0
   14ae4:	mov	r6, r1
   14ae8:	mov	r4, r2
   14aec:	mov	r1, r2
   14af0:	bl	126a8 <table_get_column_data_type@@Base>
   14af4:	cmp	r0, #23
   14af8:	popeq	{r4, r5, r6, pc}
   14afc:	mov	r2, r4
   14b00:	mov	r1, r6
   14b04:	mov	r0, r5
   14b08:	bl	14ab0 <table_get_cell_ptr@@Base>
   14b0c:	ldr	r0, [r0]
   14b10:	cmp	r0, #0
   14b14:	popeq	{r4, r5, r6, pc}
   14b18:	bl	11ab8 <free@plt>
   14b1c:	pop	{r4, r5, r6, pc}

00014b20 <table_cell_nullify@@Base>:
   14b20:	push	{r4, lr}
   14b24:	bl	14ab0 <table_get_cell_ptr@@Base>
   14b28:	mov	r4, r0
   14b2c:	ldr	r0, [r0]
   14b30:	cmp	r0, #0
   14b34:	beq	14b44 <table_cell_nullify@@Base+0x24>
   14b38:	bl	11ab8 <free@plt>
   14b3c:	mov	r3, #0
   14b40:	str	r3, [r4]
   14b44:	mov	r0, #0
   14b48:	pop	{r4, pc}
   14b4c:	subs	r2, r1, #1
   14b50:	bxeq	lr
   14b54:	bcc	14d2c <table_cell_nullify@@Base+0x20c>
   14b58:	cmp	r0, r1
   14b5c:	bls	14d10 <table_cell_nullify@@Base+0x1f0>
   14b60:	tst	r1, r2
   14b64:	beq	14d1c <table_cell_nullify@@Base+0x1fc>
   14b68:	clz	r3, r0
   14b6c:	clz	r2, r1
   14b70:	sub	r3, r2, r3
   14b74:	rsbs	r3, r3, #31
   14b78:	addne	r3, r3, r3, lsl #1
   14b7c:	mov	r2, #0
   14b80:	addne	pc, pc, r3, lsl #2
   14b84:	nop			; (mov r0, r0)
   14b88:	cmp	r0, r1, lsl #31
   14b8c:	adc	r2, r2, r2
   14b90:	subcs	r0, r0, r1, lsl #31
   14b94:	cmp	r0, r1, lsl #30
   14b98:	adc	r2, r2, r2
   14b9c:	subcs	r0, r0, r1, lsl #30
   14ba0:	cmp	r0, r1, lsl #29
   14ba4:	adc	r2, r2, r2
   14ba8:	subcs	r0, r0, r1, lsl #29
   14bac:	cmp	r0, r1, lsl #28
   14bb0:	adc	r2, r2, r2
   14bb4:	subcs	r0, r0, r1, lsl #28
   14bb8:	cmp	r0, r1, lsl #27
   14bbc:	adc	r2, r2, r2
   14bc0:	subcs	r0, r0, r1, lsl #27
   14bc4:	cmp	r0, r1, lsl #26
   14bc8:	adc	r2, r2, r2
   14bcc:	subcs	r0, r0, r1, lsl #26
   14bd0:	cmp	r0, r1, lsl #25
   14bd4:	adc	r2, r2, r2
   14bd8:	subcs	r0, r0, r1, lsl #25
   14bdc:	cmp	r0, r1, lsl #24
   14be0:	adc	r2, r2, r2
   14be4:	subcs	r0, r0, r1, lsl #24
   14be8:	cmp	r0, r1, lsl #23
   14bec:	adc	r2, r2, r2
   14bf0:	subcs	r0, r0, r1, lsl #23
   14bf4:	cmp	r0, r1, lsl #22
   14bf8:	adc	r2, r2, r2
   14bfc:	subcs	r0, r0, r1, lsl #22
   14c00:	cmp	r0, r1, lsl #21
   14c04:	adc	r2, r2, r2
   14c08:	subcs	r0, r0, r1, lsl #21
   14c0c:	cmp	r0, r1, lsl #20
   14c10:	adc	r2, r2, r2
   14c14:	subcs	r0, r0, r1, lsl #20
   14c18:	cmp	r0, r1, lsl #19
   14c1c:	adc	r2, r2, r2
   14c20:	subcs	r0, r0, r1, lsl #19
   14c24:	cmp	r0, r1, lsl #18
   14c28:	adc	r2, r2, r2
   14c2c:	subcs	r0, r0, r1, lsl #18
   14c30:	cmp	r0, r1, lsl #17
   14c34:	adc	r2, r2, r2
   14c38:	subcs	r0, r0, r1, lsl #17
   14c3c:	cmp	r0, r1, lsl #16
   14c40:	adc	r2, r2, r2
   14c44:	subcs	r0, r0, r1, lsl #16
   14c48:	cmp	r0, r1, lsl #15
   14c4c:	adc	r2, r2, r2
   14c50:	subcs	r0, r0, r1, lsl #15
   14c54:	cmp	r0, r1, lsl #14
   14c58:	adc	r2, r2, r2
   14c5c:	subcs	r0, r0, r1, lsl #14
   14c60:	cmp	r0, r1, lsl #13
   14c64:	adc	r2, r2, r2
   14c68:	subcs	r0, r0, r1, lsl #13
   14c6c:	cmp	r0, r1, lsl #12
   14c70:	adc	r2, r2, r2
   14c74:	subcs	r0, r0, r1, lsl #12
   14c78:	cmp	r0, r1, lsl #11
   14c7c:	adc	r2, r2, r2
   14c80:	subcs	r0, r0, r1, lsl #11
   14c84:	cmp	r0, r1, lsl #10
   14c88:	adc	r2, r2, r2
   14c8c:	subcs	r0, r0, r1, lsl #10
   14c90:	cmp	r0, r1, lsl #9
   14c94:	adc	r2, r2, r2
   14c98:	subcs	r0, r0, r1, lsl #9
   14c9c:	cmp	r0, r1, lsl #8
   14ca0:	adc	r2, r2, r2
   14ca4:	subcs	r0, r0, r1, lsl #8
   14ca8:	cmp	r0, r1, lsl #7
   14cac:	adc	r2, r2, r2
   14cb0:	subcs	r0, r0, r1, lsl #7
   14cb4:	cmp	r0, r1, lsl #6
   14cb8:	adc	r2, r2, r2
   14cbc:	subcs	r0, r0, r1, lsl #6
   14cc0:	cmp	r0, r1, lsl #5
   14cc4:	adc	r2, r2, r2
   14cc8:	subcs	r0, r0, r1, lsl #5
   14ccc:	cmp	r0, r1, lsl #4
   14cd0:	adc	r2, r2, r2
   14cd4:	subcs	r0, r0, r1, lsl #4
   14cd8:	cmp	r0, r1, lsl #3
   14cdc:	adc	r2, r2, r2
   14ce0:	subcs	r0, r0, r1, lsl #3
   14ce4:	cmp	r0, r1, lsl #2
   14ce8:	adc	r2, r2, r2
   14cec:	subcs	r0, r0, r1, lsl #2
   14cf0:	cmp	r0, r1, lsl #1
   14cf4:	adc	r2, r2, r2
   14cf8:	subcs	r0, r0, r1, lsl #1
   14cfc:	cmp	r0, r1
   14d00:	adc	r2, r2, r2
   14d04:	subcs	r0, r0, r1
   14d08:	mov	r0, r2
   14d0c:	bx	lr
   14d10:	moveq	r0, #1
   14d14:	movne	r0, #0
   14d18:	bx	lr
   14d1c:	clz	r2, r1
   14d20:	rsb	r2, r2, #31
   14d24:	lsr	r0, r0, r2
   14d28:	bx	lr
   14d2c:	cmp	r0, #0
   14d30:	mvnne	r0, #0
   14d34:	b	14d58 <table_cell_nullify@@Base+0x238>
   14d38:	cmp	r1, #0
   14d3c:	beq	14d2c <table_cell_nullify@@Base+0x20c>
   14d40:	push	{r0, r1, lr}
   14d44:	bl	14b4c <table_cell_nullify@@Base+0x2c>
   14d48:	pop	{r1, r2, lr}
   14d4c:	mul	r3, r2, r0
   14d50:	sub	r1, r1, r3
   14d54:	bx	lr
   14d58:	push	{r1, lr}
   14d5c:	mov	r0, #8
   14d60:	bl	11a94 <raise@plt>
   14d64:	pop	{r1, pc}

00014d68 <__libc_csu_init@@Base>:
   14d68:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   14d6c:	mov	r7, r0
   14d70:	ldr	r6, [pc, #72]	; 14dc0 <__libc_csu_init@@Base+0x58>
   14d74:	ldr	r5, [pc, #72]	; 14dc4 <__libc_csu_init@@Base+0x5c>
   14d78:	add	r6, pc, r6
   14d7c:	add	r5, pc, r5
   14d80:	sub	r6, r6, r5
   14d84:	mov	r8, r1
   14d88:	mov	r9, r2
   14d8c:	bl	11a74 <raise@plt-0x20>
   14d90:	asrs	r6, r6, #2
   14d94:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   14d98:	mov	r4, #0
   14d9c:	add	r4, r4, #1
   14da0:	ldr	r3, [r5], #4
   14da4:	mov	r2, r9
   14da8:	mov	r1, r8
   14dac:	mov	r0, r7
   14db0:	blx	r3
   14db4:	cmp	r6, r4
   14db8:	bne	14d9c <__libc_csu_init@@Base+0x34>
   14dbc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14dc0:	muleq	r1, r0, r1
   14dc4:	andeq	r0, r1, r8, lsl #3

00014dc8 <__libc_csu_fini@@Base>:
   14dc8:	bx	lr

Disassembly of section .fini:

00014dcc <.fini>:
   14dcc:	push	{r3, lr}
   14dd0:	pop	{r3, pc}
