{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "20", "@year": "2019", "@timestamp": "2019-10-20T23:32:59.000059-04:00", "@month": "10"}, "ait:date-sort": {"@day": "01", "@year": "2013", "@month": "12"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "Institute of Electronics and Telematics Engineering of Aveiro"}, {"$": "Department of Electronics, Telecommunications and Informatics"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Digital Hamming weight and distance analyzers for binary vectors and matrices", "abstracts": "In this paper vie explore modules that can analyze binary vectors and matrices and efficiently solve a wide range of problems that involve the computation of Hamming weights or Hamming distances, producing counts and/or comparisons of these, as well as sorting and searching. A set of designs for such modules is proposed and all the designs have been evaluated both theoretically and practically. The practical evaluation involved numerous experiments with hardware implementations using the most recent extensible processing platform that incorporates reconfigurable logic. The objective was to achieve high performance within reasonable resources. As a result, novel solutions for Hamming weight counters/comparators have been identified that have better cost and latency than the best known alternatives. Network-based sorters and searchers with reusable cores are also discussed and these enable high throughput to be achieved with relatively modest resources. The paper shows that similar results cannot be obtained using the best known and most frequently used even-odd merge and bitonic merge networks. Finally, a complete architecture for an analyzer is presented, part of which (covering the modules indicated above) has been completely implemented and prototyped in hardware. \u00a9 2013 ICIC International.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "Institute of Electronics and Telematics Engineering of Aveiro"}, {"$": "Department of Electronics, Telecommunications and Informatics"}, {"$": "University of Aveiro"}]}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Combinatorial search", "@xml:lang": "eng"}, {"$": "Data/signal/image processing", "@xml:lang": "eng"}, {"$": "Hamming weight", "@xml:lang": "eng"}, {"$": "Parallel systems", "@xml:lang": "eng"}, {"$": "Performance/resources analysis", "@xml:lang": "eng"}, {"$": "Pipeline", "@xml:lang": "eng"}, {"$": "Reconfigurable hardware", "@xml:lang": "eng"}, {"$": "Sort/search", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Int. J. Innov. Comput. Inf. Control", "@country": "jpn", "issn": {"$": "13494198", "@type": "print"}, "volisspag": {"voliss": {"@volume": "9", "@issue": "12"}, "pagerange": {"@first": "4825", "@last": "4849"}}, "@type": "j", "publicationyear": {"@first": "2013"}, "sourcetitle": "International Journal of Innovative Computing, Information and Control", "@srcid": "12000154489", "publicationdate": {"month": "12", "year": "2013", "date-text": {"@xfab-added": "true", "$": "December 2013"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "619.1", "classification-description": "Pipe, Piping and Pipelines"}, {"classification-code": "721.3", "classification-description": "Computer Circuits"}, {"classification-code": "921.6", "classification-description": "Numerical Methods"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "ASJC", "classification": [{"$": "1712"}, {"$": "2614"}, {"$": "1710"}, {"$": "1703"}]}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "MATH"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2013 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "30", "@year": "2013", "@month": "10"}}, "itemidlist": {"itemid": [{"$": "370117861", "@idtype": "PUI"}, {"$": "20134416928380", "@idtype": "CPX"}, {"$": "84886425789", "@idtype": "SCP"}, {"$": "84886425789", "@idtype": "SGR"}]}}, "tail": {"bibliography": {"@refcount": "46", "reference": [{"ref-fulltext": "B. Parhami, Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters, IEEE Transactions on Circuits and Systems-II: Express Briefs, vol. 56, no. 2, pp. 167-171, 2009.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Efficient Hamming weight comparators for binary vectors based on accumulative and up/down parallel counters"}, "refd-itemidlist": {"itemid": {"$": "62749097256", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "56", "@issue": "2"}, "pagerange": {"@first": "167", "@last": "171"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Parhami", "ce:indexed-name": "Parhami B."}]}, "ref-sourcetitle": "IEEE Transactions on Circuits and Systems-II: Express Briefs"}}, {"ref-fulltext": "P. D. Wendt, E. J. Coyle and N. C. Gallagher, Stack filters, IEEE Transactions on Acoustics, Speech, Signal Processing, vol. 34, no. 4, pp. 898-908, 1986.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "1986"}, "ref-title": {"ref-titletext": "Stack filters"}, "refd-itemidlist": {"itemid": {"$": "84939706148", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "34", "@issue": "4"}, "pagerange": {"@first": "898", "@last": "908"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.D.", "@_fa": "true", "ce:surname": "Wendt", "ce:indexed-name": "Wendt P.D."}, {"@seq": "2", "ce:initials": "E.J.", "@_fa": "true", "ce:surname": "Coyle", "ce:indexed-name": "Coyle E.J."}, {"@seq": "3", "ce:initials": "N.C.", "@_fa": "true", "ce:surname": "Gallagher", "ce:indexed-name": "Gallagher N.C."}]}, "ref-sourcetitle": "IEEE Transactions on Acoustics, Speech, Signal Processing"}}, {"ref-fulltext": "C. Qin, C. C. Chang and P. L. Tsou, Perceptual image hashing based on the error diffusion halftone mechanism, International Journal of Innovative Computing, Information and Control, vol. 8, no. 9, pp. 6161-6172, 2012.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Perceptual image hashing based on the error diffusion halftone mechanism"}, "refd-itemidlist": {"itemid": {"$": "84866023872", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "8", "@issue": "9"}, "pagerange": {"@first": "6161", "@last": "6172"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Qin", "ce:indexed-name": "Qin C."}, {"@seq": "2", "ce:initials": "C.C.", "@_fa": "true", "ce:surname": "Chang", "ce:indexed-name": "Chang C.C."}, {"@seq": "3", "ce:initials": "P.L.", "@_fa": "true", "ce:surname": "Tsou", "ce:indexed-name": "Tsou P.L."}]}, "ref-sourcetitle": "International Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, Data processing in FPGA-based systems, tutorial, Proc. of the 6th International Conference on Application of Information and Communication Technologies, pp. 291-295, 2012.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Data processing in FPGA-based systems, tutorial"}, "refd-itemidlist": {"itemid": {"$": "84872863078", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "291", "@last": "295"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. of the 6th International Conference on Application of Information and Communication Technologies"}}, {"ref-fulltext": "S. Yang, R. W. Yeung and C. K. Ngai, Refined coding bounds and code constructions for coherent network error correction, IEEE Transactions on Information Theory, vol. 57, no. 3, pp. 1409-1424, 2011.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Refined coding bounds and code constructions for coherent network error correction"}, "refd-itemidlist": {"itemid": {"$": "79951931376", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "57", "@issue": "3"}, "pagerange": {"@first": "1409", "@last": "1424"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Yang", "ce:indexed-name": "Yang S."}, {"@seq": "2", "ce:initials": "R.W.", "@_fa": "true", "ce:surname": "Yeung", "ce:indexed-name": "Yeung R.W."}, {"@seq": "3", "ce:initials": "C.K.", "@_fa": "true", "ce:surname": "Ngai", "ce:indexed-name": "Ngai C.K."}]}, "ref-sourcetitle": "IEEE Transactions on Information Theory"}}, {"ref-fulltext": "C. K. Ngai, R. W. Yeung and Z. Zhang, Network generalized Hamming weight, IEEE Transactions on Information Theory, vol. 57, no. 2, pp. 1136-1143, 2011.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Network generalized Hamming weight"}, "refd-itemidlist": {"itemid": {"$": "79251515754", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "57", "@issue": "2"}, "pagerange": {"@first": "1136", "@last": "1143"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.K.", "@_fa": "true", "ce:surname": "Ngai", "ce:indexed-name": "Ngai C.K."}, {"@seq": "2", "ce:initials": "R.W.", "@_fa": "true", "ce:surname": "Yeung", "ce:indexed-name": "Yeung R.W."}, {"@seq": "3", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang Z."}]}, "ref-sourcetitle": "IEEE Transactions on Information Theory"}}, {"ref-fulltext": "I. Skliarova and A. B. Ferrari, Reconfigurable hardware SAT solvers: A survey of systems, IEEE Transactions on Computers, vol. 53, no. 11, pp. 1449-1461, 2004.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Reconfigurable hardware SAT solvers: A survey of systems"}, "refd-itemidlist": {"itemid": {"$": "8744233904", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "53", "@issue": "11"}, "pagerange": {"@first": "1449", "@last": "1461"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Transactions on Computers"}}, {"ref-fulltext": "O. Milenkovic and N. Kashyap, On the design of codes for DNA computing, Proc. of International Conference on Coding and Cryptography, pp. 100-119, 2005.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "On the design of codes for DNA computing"}, "refd-itemidlist": {"itemid": {"$": "33746718103", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "100", "@last": "119"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "O.", "@_fa": "true", "ce:surname": "Milenkovic", "ce:indexed-name": "Milenkovic O."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Kashyap", "ce:indexed-name": "Kashyap N."}]}, "ref-sourcetitle": "Proc. of International Conference on Coding and Cryptography"}}, {"ref-fulltext": "V. Pedroni, Compact Hamming-comparator-based rank order filter for digital VLSI and FPGA implementations, Proc. of the IEEE International Symposium on Circuits and Systems, pp. 585-588, 2004.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Compact Hamming-comparator-based rank order filter for digital VLSI and FPGA implementations"}, "refd-itemidlist": {"itemid": {"$": "4344641523", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "585", "@last": "588"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Pedroni", "ce:indexed-name": "Pedroni V."}]}, "ref-sourcetitle": "Proc. of the IEEE International Symposium on Circuits and Systems"}}, {"ref-fulltext": "K. Chen, Bit-serial realizations of a class of nonlinear filters based on positive Boolean functions, IEEE Transactions on Circuits and Systems, vol. 36, no. 6, pp. 785-794, 1989.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "1989"}, "ref-title": {"ref-titletext": "Bit-serial realizations of a class of nonlinear filters based on positive Boolean functions"}, "refd-itemidlist": {"itemid": {"$": "84939764389", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "36", "@issue": "6"}, "pagerange": {"@first": "785", "@last": "794"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen K."}]}, "ref-sourcetitle": "IEEE Transactions on Circuits and Systems"}}, {"ref-fulltext": "M. Storace and T. Poggi, Digital architectures realizing piecewise-linear multivariate functions: Two FPGA implementations, International Journal of Circuit Theory and Applications, vol. 39, no. 1, pp. 1-15, 2011.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Digital architectures realizing piecewise-linear multivariate functions: Two FPGA implementations"}, "refd-itemidlist": {"itemid": {"$": "78651499977", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "39", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Storace", "ce:indexed-name": "Storace M."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Poggi", "ce:indexed-name": "Poggi T."}]}, "ref-sourcetitle": "International Journal of Circuit Theory and Applications"}}, {"ref-fulltext": "K. Asada, S. Kumatsu and M. Ikeda, Associative memory with minimum hamming distance detector and its application to bus data encoding, Proc. of IEEE Asia-Pacific Application-Specific Integrated Circuits Conference, 1999.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Associative memory with minimum hamming distance detector and its application to bus data encoding"}, "refd-itemidlist": {"itemid": {"$": "34249044219", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Asada", "ce:indexed-name": "Asada K."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Kumatsu", "ce:indexed-name": "Kumatsu S."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Ikeda", "ce:indexed-name": "Ikeda M."}]}, "ref-sourcetitle": "Proc. of IEEE Asia-Pacific Application-Specific Integrated Circuits Conference"}}, {"ref-fulltext": "C. Barral, J. S. Coron and D. Naccache, Externalized fingerprint matching, Proc. of the 1st International Conference on Biometric Authentication, pp. 309-315, 2004.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "Externalized fingerprint matching"}, "refd-itemidlist": {"itemid": {"$": "34249093015", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "309", "@last": "315"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Barral", "ce:indexed-name": "Barral C."}, {"@seq": "2", "ce:initials": "J.S.", "@_fa": "true", "ce:surname": "Coron", "ce:indexed-name": "Coron J.S."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Naccache", "ce:indexed-name": "Naccache D."}]}, "ref-sourcetitle": "Proc. of the 1st International Conference on Biometric Authentication"}}, {"ref-fulltext": "A. Zakrevskij, Y. Pottoson and L. Cheremisiniva, Combinatorial Algorithms of Discrete Mathematics, Tallinn, TUT Press, 2008.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "74349097269", "@idtype": "SGR"}}, "ref-text": "Tallinn, TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Pottoson", "ce:indexed-name": "Pottoson Y."}, {"@seq": "3", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Cheremisiniva", "ce:indexed-name": "Cheremisiniva L."}]}, "ref-sourcetitle": "Combinatorial Algorithms of Discrete Mathematics"}}, {"ref-fulltext": "I. Skliarova and A. B. Ferrari, A software/reconfigurable hardware SAT solver, IEEE Transactions on Very Large Scale Integration Systems, vol. 12, no. 4, pp. 408-419, 2004.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "A software/reconfigurable hardware SAT solver"}, "refd-itemidlist": {"itemid": {"$": "2442713051", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "12", "@issue": "4"}, "pagerange": {"@first": "408", "@last": "419"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Transactions on Very Large Scale Integration Systems"}}, {"ref-fulltext": "I. Skliarova and A. B. Ferrari, The design and implementation of a reconfigurable processor for problems of combinatorial computation, Journal of Systems Architecture, Special Issue on Reconfigurable Systems, vol. 49, no. 4-6, pp. 211-226, 2003.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "The design and implementation of a reconfigurable processor for problems of combinatorial computation"}, "refd-itemidlist": {"itemid": {"$": "0141963420", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "49", "@issue": "4-6"}, "pagerange": {"@first": "211", "@last": "226"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "Journal of Systems Architecture, Special Issue on Reconfigurable Systems"}}, {"ref-fulltext": "D. E. Knuth, The Art of Computer Programming, Sorting and Searching, 1973.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "1973"}, "refd-itemidlist": {"itemid": {"$": "77950860356", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming, Sorting and Searching"}}, {"ref-fulltext": "V. A. Vaishampayan, Query Matrices for Retrieving Binary Vectors Based on the Hamming Distance Oracle, http://arxiv. org/pdf/1202. 2794vl. pdf.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2794"}, "ref-website": {"ce:e-address": {"$": "http://arxiv.org/pdf/1202.vl.pdf", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84886399324", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.A.", "@_fa": "true", "ce:surname": "Vaishampayan", "ce:indexed-name": "Vaishampayan V.A."}]}, "ref-sourcetitle": "Query Matrices for Retrieving Binary Vectors Based on the Hamming Distance Oracle"}}, {"ref-fulltext": "R. Ma and S. Cheng, The universality of generalized Hamming code for multiple sources, IEEE Transactions on Communications, vol. 59, no. 10, pp. 2641-2647, 2011.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "The universality of generalized Hamming code for multiple sources"}, "refd-itemidlist": {"itemid": {"$": "80455155001", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "59", "@issue": "10"}, "pagerange": {"@first": "2641", "@last": "2647"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Ma", "ce:indexed-name": "Ma R."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Cheng", "ce:indexed-name": "Cheng S."}]}, "ref-sourcetitle": "IEEE Transactions on Communications"}}, {"ref-fulltext": "A. X. Liu, K. Shen and E. Torng, Large scale Hamming distance query processing, Proc. of the 27th International Conference on Data Engineering, pp. 553-564, 2011.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Large scale Hamming distance query processing"}, "refd-itemidlist": {"itemid": {"$": "79957846480", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "553", "@last": "564"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.X.", "@_fa": "true", "ce:surname": "Liu", "ce:indexed-name": "Liu A.X."}, {"@seq": "2", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Shen", "ce:indexed-name": "Shen K."}, {"@seq": "3", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Torng", "ce:indexed-name": "Torng E."}]}, "ref-sourcetitle": "Proc. of the 27th International Conference on Data Engineering"}}, {"ref-fulltext": "D. G. Bailey, Design for Embedded Image Processing on FPGAs, John Wiley and Sons, 2011.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "84891583373", "@idtype": "SGR"}}, "ref-text": "John Wiley and Sons", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.G.", "@_fa": "true", "ce:surname": "Bailey", "ce:indexed-name": "Bailey D.G."}]}, "ref-sourcetitle": "Design for Embedded Image Processing on FPGAs"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, D. Mihhailov and A. Sudnitson, Implementation in FPGA of address-based data sorting, Proc. of the 21st International Conference on Field-Programmable Logic and Applications, pp. 405-410, 2011.", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Implementation in FPGA of address-based data sorting"}, "refd-itemidlist": {"itemid": {"$": "80455168388", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "405", "@last": "410"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}]}, "ref-sourcetitle": "Proc. of the 21st International Conference on Field-Programmable Logic and Applications"}}, {"ref-fulltext": "V. Sklyarov and I. Skliarova, Modeling, design, and implementation of a priority buffer for embedded systems, Proc. of the 7th Asian Control Conference, pp. 9-14, 2009.", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Modeling, design, and implementation of a priority buffer for embedded systems"}, "refd-itemidlist": {"itemid": {"$": "71449091187", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "9", "@last": "14"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Proc. of the 7th Asian Control Conference"}}, {"ref-fulltext": "J. Gu, P. W. Purdom, J. Franco and B. W. Wah, Algorithms for the satisfiability (SAT) problem: A survey, DIMACS Series in Discrete Mathematics and Theoretical Computer Science, vol. 35, pp. 19151, 1997.", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "1997"}, "ref-title": {"ref-titletext": "Algorithms for the satisfiability (SAT) problem: A survey"}, "refd-itemidlist": {"itemid": {"$": "0001788107", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "35"}, "pagerange": {"@first": "19151"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Gu", "ce:indexed-name": "Gu J."}, {"@seq": "2", "ce:initials": "P.W.", "@_fa": "true", "ce:surname": "Purdom", "ce:indexed-name": "Purdom P.W."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Franco", "ce:indexed-name": "Franco J."}, {"@seq": "4", "ce:initials": "B.W.", "@_fa": "true", "ce:surname": "Wah", "ce:indexed-name": "Wah B.W."}]}, "ref-sourcetitle": "DIMACS Series in Discrete Mathematics and Theoretical Computer Science"}}, {"ref-fulltext": "Z. Yin, C. Chang and Y. Zhang, An information hiding scheme based on (7, 4) Hamming code oriented wet paper codes, International Journal of Innovative Computing, Information and Control, vol. 6, no. 7, pp. 3121-3130, 2010.", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "An information hiding scheme based on (7, 4) Hamming code oriented wet paper codes"}, "refd-itemidlist": {"itemid": {"$": "77955221442", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "6", "@issue": "7"}, "pagerange": {"@first": "3121", "@last": "3130"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Yin", "ce:indexed-name": "Yin Z."}, {"@seq": "2", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Chang", "ce:indexed-name": "Chang C."}, {"@seq": "3", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang Y."}]}, "ref-sourcetitle": "International Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "R. D. Lin, T. H. Chen, C. C. Huang, W. B. Lee and W. S. E. Chen, A secure image authentication scheme with tampering proof and remedy based on Hamming code, International Journal of Innovative Computing, Information and Control, vol. 5, no. 9, pp. 2603-2617, 2009.", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "A secure image authentication scheme with tampering proof and remedy based on Hamming code"}, "refd-itemidlist": {"itemid": {"$": "69949141600", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "5", "@issue": "9"}, "pagerange": {"@first": "2603", "@last": "2617"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Lin", "ce:indexed-name": "Lin R.D."}, {"@seq": "2", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen T.H."}, {"@seq": "3", "ce:initials": "C.C.", "@_fa": "true", "ce:surname": "Huang", "ce:indexed-name": "Huang C.C."}, {"@seq": "4", "ce:initials": "W.B.", "@_fa": "true", "ce:surname": "Lee", "ce:indexed-name": "Lee W.B."}, {"@seq": "5", "ce:initials": "W.S.E.", "@_fa": "true", "ce:surname": "Chen", "ce:indexed-name": "Chen W.S.E."}]}, "ref-sourcetitle": "International Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "E. E. Swartzlander, Parallel counters, IEEE Transactions on Computers, vol. C-22, no. 11, pp. 1021-1024, 1973.", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "1973"}, "ref-title": {"ref-titletext": "Parallel counters"}, "refd-itemidlist": {"itemid": {"$": "0015682659", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "C-22", "@issue": "11"}, "pagerange": {"@first": "1021", "@last": "1024"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.E.", "@_fa": "true", "ce:surname": "Swartzlander", "ce:indexed-name": "Swartzlander E.E."}]}, "ref-sourcetitle": "IEEE Transactions on Computers"}}, {"ref-fulltext": "B. Parhami and C.-H. Yeh, Accumulative parallel counters, Proc. of Asilomar Conference on Signals, Systems & Computers, pp. 966-970, 1995.", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "1995"}, "ref-title": {"ref-titletext": "Accumulative parallel counters"}, "refd-itemidlist": {"itemid": {"$": "84934285000", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "966", "@last": "970"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Parhami", "ce:indexed-name": "Parhami B."}, {"@seq": "2", "ce:initials": "C.-H.", "@_fa": "true", "ce:surname": "Yeh", "ce:indexed-name": "Yeh C.-H."}]}, "ref-sourcetitle": "Proc. of Asilomar Conference on Signals, Systems & Computers"}}, {"ref-fulltext": "K. E. Batcher, Sorting networks and their applications, Proc. of AFIPS Spring Joint Computer Conference, pp. 307-314, 1968.", "@id": "29", "ref-info": {"ref-publicationyear": {"@first": "1968"}, "ref-title": {"ref-titletext": "Sorting networks and their applications"}, "refd-itemidlist": {"itemid": {"$": "0000773795", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "307", "@last": "314"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Proc. of AFIPS Spring Joint Computer Conference"}}, {"ref-fulltext": "G. Gapannini, F. Silvestri and R. Baraglia, Sorting on GPU for large scale datasets: A thorough comparison, Information Processing and Management, vol. 48, no. 5, pp. 903-917, 2012.", "@id": "30", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting on GPU for large scale datasets: A thorough comparison"}, "refd-itemidlist": {"itemid": {"$": "84864283922", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "48", "@issue": "5"}, "pagerange": {"@first": "903", "@last": "917"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Gapannini", "ce:indexed-name": "Gapannini G."}, {"@seq": "2", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Silvestri", "ce:indexed-name": "Silvestri F."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Baraglia", "ce:indexed-name": "Baraglia R."}]}, "ref-sourcetitle": "Information Processing and Management"}}, {"ref-fulltext": "R. Mueller, J. Teubner and G. Alonso, Sorting networks on FPGAs, The International Journal on Very Large Data Bases, vol. 21, no. 1, pp. 1-23, 2012.", "@id": "31", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting networks on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "The International Journal on Very Large Data Bases"}}, {"ref-fulltext": "M. Zuluada, P. Milder and M. Puschel, Computer generation of streaming sorting networks, Proc. of the 49th Design Automation Conference, pp. 1245-1253, 2012.", "@id": "32", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Computer generation of streaming sorting networks"}, "refd-itemidlist": {"itemid": {"$": "84863541922", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1245", "@last": "1253"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Zuluada", "ce:indexed-name": "Zuluada M."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Milder", "ce:indexed-name": "Milder P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Puschel", "ce:indexed-name": "Puschel M."}]}, "ref-sourcetitle": "Proc. of the 49th Design Automation Conference"}}, {"ref-fulltext": "R. D. Chamberlain and N. Ganesan, Sorting on architecturally diverse computer systems, Proc. of the 3rd Int. Workshop on High-Performance Reconfigurable Computing Technology and Applications, pp. 39-46, 2009.", "@id": "33", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Sorting on architecturally diverse computer systems"}, "refd-itemidlist": {"itemid": {"$": "74049156403", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "39", "@last": "46"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Chamberlain", "ce:indexed-name": "Chamberlain R.D."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ganesan", "ce:indexed-name": "Ganesan N."}]}, "ref-sourcetitle": "Proc. of the 3rd Int. Workshop on High-Performance Reconfigurable Computing Technology and Applications"}}, {"ref-fulltext": "GPU Gems, Improved GPU Sorting, http://http. developer. nvidia. com/GPUGems2/gpugems2_chap ter46. html.", "@id": "34", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://http.developer.nvidia.com/GPUGems2/gpugems2_chapter46.html", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84886446470", "@idtype": "SGR"}}, "ref-sourcetitle": "GPU Gems, Improved GPU Sorting"}}, {"ref-fulltext": "S. J. Piestrak, Efficient Hamming weight comparators of binary vectors, Electronic Letters, vol. 43, no. 11, pp. 611-612, 2007.", "@id": "35", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Efficient Hamming weight comparators of binary vectors"}, "refd-itemidlist": {"itemid": {"$": "34249059105", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "43", "@issue": "11"}, "pagerange": {"@first": "611", "@last": "612"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.J.", "@_fa": "true", "ce:surname": "Piestrak", "ce:indexed-name": "Piestrak S.J."}]}, "ref-sourcetitle": "Electronic Letters"}}, {"ref-fulltext": "V. A. Pedroni, Compact fixed-threshold and two-vector Hamming comparators, Electronic Letters, vol. 39, no. 24, pp. 1705-1706, 2003.", "@id": "36", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "ref-title": {"ref-titletext": "Compact fixed-threshold and two-vector Hamming comparators"}, "refd-itemidlist": {"itemid": {"$": "0345134654", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "39", "@issue": "24"}, "pagerange": {"@first": "1705", "@last": "1706"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.A.", "@_fa": "true", "ce:surname": "Pedroni", "ce:indexed-name": "Pedroni V.A."}]}, "ref-sourcetitle": "Electronic Letters"}}, {"ref-fulltext": "Xilinx, ZedBoard: Zynq-7000 AP SoC Concepts, Tools, and Techniques, 2012.", "@id": "37", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "refd-itemidlist": {"itemid": {"$": "84886412514", "@idtype": "SGR"}}, "ref-text": "Xilinx", "ref-sourcetitle": "ZedBoard: Zynq-7000 AP SoC Concepts, Tools, and Techniques"}}, {"ref-fulltext": "L. Field, T. Barnie, J. Blundy, R. A. Brooker, D. Keir, E. Lewi and K. Saunders, Integrated field, satellite and petrological observations of the November 2010 eruption of Erta Ale, Bulletin of Volcanology, vol. 74, no. 10, pp. 2251-2271, 2012.", "@id": "38", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Integrated field, satellite and petrological observations of the November 2010 eruption of Erta Ale"}, "refd-itemidlist": {"itemid": {"$": "84867495138", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "74", "@issue": "10"}, "pagerange": {"@first": "2251", "@last": "2271"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Field", "ce:indexed-name": "Field L."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Barnie", "ce:indexed-name": "Barnie T."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Blundy", "ce:indexed-name": "Blundy J."}, {"@seq": "4", "ce:initials": "R.A.", "@_fa": "true", "ce:surname": "Brooker", "ce:indexed-name": "Brooker R.A."}, {"@seq": "5", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Keir", "ce:indexed-name": "Keir D."}, {"@seq": "6", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Lewi", "ce:indexed-name": "Lewi E."}, {"@seq": "7", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Saunders", "ce:indexed-name": "Saunders K."}]}, "ref-sourcetitle": "Bulletin of Volcanology"}}, {"ref-fulltext": "I. Skliarova and V. Sklyarov, Design methods for FPGA-based implementation of combinatorial search algorithms, Proc. of Int. Workshop on SoC Design, pp. 359-368, 2006.", "@id": "39", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Design methods for FPGA-based implementation of combinatorial search algorithms"}, "refd-itemidlist": {"itemid": {"$": "36849012567", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "359", "@last": "368"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. of Int. Workshop on SoC Design"}}, {"ref-fulltext": "J. D. Davis, Z. Tan, F. Yu and L. Zhang, A practical reconfigurable hardware accelerator for Boolean satisfiability solvers, Proc. of the 45th ACM/IEEE, pp. 780-785, 2008.", "@id": "40", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "A practical reconfigurable hardware accelerator for Boolean satisfiability solvers"}, "refd-itemidlist": {"itemid": {"$": "51549097197", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "780", "@last": "785"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.D.", "@_fa": "true", "ce:surname": "Davis", "ce:indexed-name": "Davis J.D."}, {"@seq": "2", "ce:initials": "Z.", "@_fa": "true", "ce:surname": "Tan", "ce:indexed-name": "Tan Z."}, {"@seq": "3", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Yu", "ce:indexed-name": "Yu F."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang L."}]}, "ref-sourcetitle": "Proc. of the 45th ACM/IEEE"}}, {"ref-fulltext": "Xilinx, 7 Series DSP48E1 Slice User Guide, 2012.", "@id": "41", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "refd-itemidlist": {"itemid": {"$": "84886433863", "@idtype": "SGR"}}, "ref-text": "Xilinx", "ref-sourcetitle": "7 Series DSP48E1 Slice User Guide"}}, {"ref-fulltext": "G. Estrin, Organization of computer systems-The fixed plus variable structure computer, Proc. of Western Joint IRE-AIEE-ACM Computer Conference, pp. 33-40, 1960.", "@id": "42", "ref-info": {"ref-publicationyear": {"@first": "1960"}, "ref-title": {"ref-titletext": "Organization of computer systems-The fixed plus variable structure computer"}, "refd-itemidlist": {"itemid": {"$": "84959101495", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "33", "@last": "40"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Estrin", "ce:indexed-name": "Estrin G."}]}, "ref-sourcetitle": "Proc. of Western Joint IRE-AIEE-ACM Computer Conference"}}, {"ref-fulltext": "Xilinx, Zynq-7000 All Programmable SoC First Generation Architecture, http://www. xilinx. com/ support/documentation/data_sheets/dsl88-X A-Zynq-7000-Overview. pdf.", "@id": "43", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/data_sheets/dsl88-XA-Zynq-7000-Overview.pdf", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84886392861", "@idtype": "SGR"}}, "ref-text": "Xilinx", "ref-sourcetitle": "Zynq-7000 All Programmable SoC First Generation Architecture"}}, {"ref-fulltext": "ZedBoard, Zynq\u2122 Evaluation and Development Hardware User's Guide, https: //www. avnet. co. jp/sitecore/shell/Controls/Rich%20Text%20Editor/~/media/555A3D3BFBC74EA4B0488A74 388F983C. ashx.", "@id": "44", "ref-info": {"ref-website": {"ce:e-address": {"$": "https://www.avnet.co.jp/sitecore/shell/Controls/Rich%20Text%20Editor/~/media/555A3D3BFBC74EA4B0488A74388F983C.ashx", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84886427136", "@idtype": "SGR"}}, "ref-text": "ZedBoard", "ref-sourcetitle": "Zynq\u2122 Evaluation and Development Hardware User's Guide"}}, {"ref-fulltext": "Xillybus, Xillybus Lite for Zynq-7000: Easy FPGA registers with Linux, http://xillybus. com/ xillybus-lite.", "@id": "45", "ref-info": {"ref-website": {"ce:e-address": {"$": "http://xillybus.com/xillybus-lite", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "84886416956", "@idtype": "SGR"}}, "ref-text": "Xillybus", "ref-sourcetitle": "Xillybus Lite for Zynq-7000: Easy FPGA registers with Linux"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova and B. Pimentel, FPGA-based implementation and comparison of recursive and iterative algorithms, Proc. of the 15th International Conference on Field-Programmable Logic and Applications, pp. 235-240, 2005.", "@id": "46", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "FPGA-based implementation and comparison of recursive and iterative algorithms"}, "refd-itemidlist": {"itemid": {"$": "33746910626", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "235", "@last": "240"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Proc. of the 15th International Conference on Field-Programmable Logic and Applications"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "j", "prism:issueIdentifier": "12", "eid": "2-s2.0-84886425789", "dc:description": "In this paper vie explore modules that can analyze binary vectors and matrices and efficiently solve a wide range of problems that involve the computation of Hamming weights or Hamming distances, producing counts and/or comparisons of these, as well as sorting and searching. A set of designs for such modules is proposed and all the designs have been evaluated both theoretically and practically. The practical evaluation involved numerous experiments with hardware implementations using the most recent extensible processing platform that incorporates reconfigurable logic. The objective was to achieve high performance within reasonable resources. As a result, novel solutions for Hamming weight counters/comparators have been identified that have better cost and latency than the best known alternatives. Network-based sorters and searchers with reusable cores are also discussed and these enable high throughput to be achieved with relatively modest resources. The paper shows that similar results cannot be obtained using the best known and most frequently used even-odd merge and bitonic merge networks. Finally, a complete architecture for an analyzer is presented, part of which (covering the modules indicated above) has been completely implemented and prototyped in hardware. \u00a9 2013 ICIC International.", "prism:coverDate": "2013-12-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84886425789", "subtypeDescription": "Article", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84886425789"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84886425789&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84886425789&origin=inward"}], "prism:publicationName": "International Journal of Innovative Computing, Information and Control", "source-id": "12000154489", "citedby-count": "32", "prism:volume": "9", "subtype": "ar", "prism:pageRange": "4825-4849", "dc:title": "Digital Hamming weight and distance analyzers for binary vectors and matrices", "prism:endingPage": "4849", "openaccess": null, "openaccessFlag": null, "prism:issn": "13494198", "prism:startingPage": "4825", "dc:identifier": "SCOPUS_ID:84886425789"}, "idxterms": {"mainterm": [{"$": "Combinatorial search", "@weight": "a", "@candidate": "n"}, {"$": "Hamming weights", "@weight": "a", "@candidate": "n"}, {"$": "Hardware implementations", "@weight": "a", "@candidate": "n"}, {"$": "Parallel system", "@weight": "a", "@candidate": "n"}, {"$": "Performance/resources analysis", "@weight": "a", "@candidate": "n"}, {"$": "Processing platform", "@weight": "a", "@candidate": "n"}, {"$": "Reconfigurable logic", "@weight": "a", "@candidate": "n"}, {"$": "Sorting and searching", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Combinatorial search"}, {"@_fa": "true", "$": "Data/signal/image processing"}, {"@_fa": "true", "$": "Hamming weight"}, {"@_fa": "true", "$": "Parallel systems"}, {"@_fa": "true", "$": "Performance/resources analysis"}, {"@_fa": "true", "$": "Pipeline"}, {"@_fa": "true", "$": "Reconfigurable hardware"}, {"@_fa": "true", "$": "Sort/search"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Software", "@code": "1712", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Theoretical Computer Science", "@code": "2614", "@abbrev": "MATH"}, {"@_fa": "true", "$": "Information Systems", "@code": "1710", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Computational Theory and Mathematics", "@code": "1703", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}