

================================================================
== Vivado HLS Report for 'translator'
================================================================
* Date:           Mon Dec 11 13:07:02 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        translator
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.35|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   15|    2|   16|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+
        |                                |                      |  Latency  |  Interval | Pipeline|
        |            Instance            |        Module        | min | max | min | max |   Type  |
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+
        |grp_translator_transform_fu_48  |translator_transform  |   14|   14|   14|   14|   none  |
        +--------------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      2|     250|     497|
|Memory           |        0|      -|      64|       2|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|      39|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      2|     353|     499|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+-----+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------+----------------------+---------+-------+-----+-----+
    |grp_translator_transform_fu_48  |translator_transform  |        0|      2|  250|  497|
    +--------------------------------+----------------------+---------+-------+-----+-----+
    |Total                           |                      |        0|      2|  250|  497|
    +--------------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |translator_digits_U  |translator_transleOg  |        0|  64|   2|     4|   32|     1|          128|
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                |                      |        0|  64|   2|     4|   32|     1|          128|
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |toDisp                  |   7|   0|    7|          0|
    |translator_transformed  |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  39|   0|   39|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------+-----+-----+------------+------------------------+--------------+
|number     |  in |   10|   ap_none  |         number         |    pointer   |
|whichDisp  |  in |    4|   ap_none  |        whichDisp       |    pointer   |
|toDisp     | out |    7|   ap_vld   |         toDisp         |    pointer   |
|ap_clk     |  in |    1| ap_ctrl_hs | translator::translator | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | translator::translator | return value |
+-----------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

 <State 1> : 1.21ns
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %number), !map !94"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %whichDisp), !map !98"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7* %toDisp), !map !102"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %translator_i), !map !106"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %translator_disp), !map !110"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %translator_digits), !map !114"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %translator_transformed), !map !118"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @p_str, [11 x i8]* @p_str) nounwind" [./translator.h:14]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%translator_ssdm_t = load i1* @translator_ssdm_thread_M_transform, align 1" [./translator.h:15]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %translator_ssdm_t, label %1, label %._crit_edge" [./translator.h:15]
ST_1 : Operation 13 [2/2] (1.21ns)   --->   "call void @"translator::transform"(i10* %number, i4* %whichDisp, i7* %toDisp, i32* %translator_i, i32* %translator_disp, [4 x i32]* %translator_digits, i32* %translator_transformed)" [./translator.h:15]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 4.69ns
ST_2 : Operation 14 [1/2] (4.68ns)   --->   "call void @"translator::transform"(i10* %number, i4* %whichDisp, i7* %toDisp, i32* %translator_i, i32* %translator_disp, [4 x i32]* %translator_digits, i32* %translator_transformed)" [./translator.h:15]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br label %._crit_edge" [./translator.h:15]
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDecl([11 x i8]* @p_str, i32 0, [10 x i8]* @p_str7) nounwind" [./translator.h:15]
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([10 x i8]* @p_str7, [7 x i8]* @p_str2, i10* %number, i32 0) nounwind" [./translator.h:16]
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([10 x i8]* @p_str7, [10 x i8]* @p_str4, i4* %whichDisp, i32 0) nounwind" [./translator.h:17]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str, i32 0, [14 x i8]* @p_str1, [7 x i8]* @p_str2, i32 0, i32 0, i10* %number) nounwind" [./translator.h:18]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str, i32 0, [13 x i8]* @p_str3, [10 x i8]* @p_str4, i32 0, i32 0, i4* %whichDisp) nounwind" [./translator.h:19]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str, i32 1, [13 x i8]* @p_str5, [7 x i8]* @p_str6, i32 0, i32 0, i7* %toDisp) nounwind" [./translator.h:20]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "ret void" [./translator.h:20]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ number]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ whichDisp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ toDisp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ translator_i]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ translator_disp]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ translator_digits]:  wired=1; compound=1; hidden=1; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ translator_transformed]:  wired=1; compound=0; hidden=1; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ translator_ssdm_thread_M_transform]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=0; extern=1; dir=0; type=0; pingpong=0; private_global=1; linkage=0; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_3        (specbitsmap    ) [ 000]
StgValue_4        (specbitsmap    ) [ 000]
StgValue_5        (specbitsmap    ) [ 000]
StgValue_6        (specbitsmap    ) [ 000]
StgValue_7        (specbitsmap    ) [ 000]
StgValue_8        (specbitsmap    ) [ 000]
StgValue_9        (specbitsmap    ) [ 000]
StgValue_10       (spectopmodule  ) [ 000]
translator_ssdm_t (load           ) [ 011]
StgValue_12       (br             ) [ 000]
StgValue_14       (call           ) [ 000]
StgValue_15       (br             ) [ 000]
StgValue_16       (specprocessdecl) [ 000]
StgValue_17       (specsensitive  ) [ 000]
StgValue_18       (specsensitive  ) [ 000]
StgValue_19       (specport       ) [ 000]
StgValue_20       (specport       ) [ 000]
StgValue_21       (specport       ) [ 000]
StgValue_22       (ret            ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="number">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="number"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="whichDisp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="whichDisp"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="toDisp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="toDisp"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="translator_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="translator_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="translator_disp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="translator_disp"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="translator_digits">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="translator_digits"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="translator_transformed">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="translator_transformed"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="translator_ssdm_thread_M_transform">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="translator_ssdm_thread_M_transform"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="translator::transform"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDecl"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecSensitive"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="grp_translator_transform_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="10" slack="0"/>
<pin id="51" dir="0" index="2" bw="4" slack="0"/>
<pin id="52" dir="0" index="3" bw="7" slack="0"/>
<pin id="53" dir="0" index="4" bw="32" slack="0"/>
<pin id="54" dir="0" index="5" bw="32" slack="0"/>
<pin id="55" dir="0" index="6" bw="32" slack="0"/>
<pin id="56" dir="0" index="7" bw="32" slack="0"/>
<pin id="57" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_13/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="translator_ssdm_t_load_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="translator_ssdm_t/1 "/>
</bind>
</comp>

<comp id="70" class="1005" name="translator_ssdm_t_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="1"/>
<pin id="72" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="translator_ssdm_t "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="22" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="48" pin=3"/></net>

<net id="62"><net_src comp="6" pin="0"/><net_sink comp="48" pin=4"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="48" pin=5"/></net>

<net id="64"><net_src comp="10" pin="0"/><net_sink comp="48" pin=6"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="48" pin=7"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="66" pin="1"/><net_sink comp="70" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: toDisp | {1 2 }
	Port: translator_disp | {1 2 }
	Port: translator_digits | {1 2 }
	Port: translator_transformed | {1 2 }
 - Input state : 
	Port: translator::translator : number | {1 2 }
	Port: translator::translator : whichDisp | {1 2 }
	Port: translator::translator : translator_transformed | {1 2 }
	Port: translator::translator : translator_ssdm_thread_M_transform | {1 }
  - Chain level:
	State 1
		StgValue_12 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_translator_transform_fu_48 |    2    |  8.3035 |   271   |   253   |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    2    |  8.3035 |   271   |   253   |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |
+-----------------+--------+--------+--------+
|translator_digits|    0   |   64   |    2   |
+-----------------+--------+--------+--------+
|      Total      |    0   |   64   |    2   |
+-----------------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|translator_ssdm_t_reg_70|    1   |
+------------------------+--------+
|          Total         |    1   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |    8   |   271  |   253  |
|   Memory  |    0   |    -   |    -   |   64   |    2   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    1   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    2   |    8   |   336  |   255  |
+-----------+--------+--------+--------+--------+--------+
