// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1 (64-bit)
// Version: 2020.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sobel_sobel,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcu250-figd2104-2L-e,HLS_INPUT_CLOCK=3.333000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.433000,HLS_SYN_LAT=263851,HLS_SYN_TPT=none,HLS_SYN_MEM=1,HLS_SYN_DSP=0,HLS_SYN_FF=9621,HLS_SYN_LUT=12808,HLS_VERSION=2020_1}" *)

module sobel (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 73'd1;
parameter    ap_ST_fsm_state2 = 73'd2;
parameter    ap_ST_fsm_state3 = 73'd4;
parameter    ap_ST_fsm_state4 = 73'd8;
parameter    ap_ST_fsm_state5 = 73'd16;
parameter    ap_ST_fsm_state6 = 73'd32;
parameter    ap_ST_fsm_state7 = 73'd64;
parameter    ap_ST_fsm_state8 = 73'd128;
parameter    ap_ST_fsm_state9 = 73'd256;
parameter    ap_ST_fsm_state10 = 73'd512;
parameter    ap_ST_fsm_state11 = 73'd1024;
parameter    ap_ST_fsm_state12 = 73'd2048;
parameter    ap_ST_fsm_state13 = 73'd4096;
parameter    ap_ST_fsm_state14 = 73'd8192;
parameter    ap_ST_fsm_state15 = 73'd16384;
parameter    ap_ST_fsm_state16 = 73'd32768;
parameter    ap_ST_fsm_state17 = 73'd65536;
parameter    ap_ST_fsm_state18 = 73'd131072;
parameter    ap_ST_fsm_state19 = 73'd262144;
parameter    ap_ST_fsm_state20 = 73'd524288;
parameter    ap_ST_fsm_state21 = 73'd1048576;
parameter    ap_ST_fsm_state22 = 73'd2097152;
parameter    ap_ST_fsm_state23 = 73'd4194304;
parameter    ap_ST_fsm_state24 = 73'd8388608;
parameter    ap_ST_fsm_state25 = 73'd16777216;
parameter    ap_ST_fsm_state26 = 73'd33554432;
parameter    ap_ST_fsm_state27 = 73'd67108864;
parameter    ap_ST_fsm_state28 = 73'd134217728;
parameter    ap_ST_fsm_state29 = 73'd268435456;
parameter    ap_ST_fsm_state30 = 73'd536870912;
parameter    ap_ST_fsm_state31 = 73'd1073741824;
parameter    ap_ST_fsm_state32 = 73'd2147483648;
parameter    ap_ST_fsm_state33 = 73'd4294967296;
parameter    ap_ST_fsm_state34 = 73'd8589934592;
parameter    ap_ST_fsm_state35 = 73'd17179869184;
parameter    ap_ST_fsm_state36 = 73'd34359738368;
parameter    ap_ST_fsm_state37 = 73'd68719476736;
parameter    ap_ST_fsm_state38 = 73'd137438953472;
parameter    ap_ST_fsm_state39 = 73'd274877906944;
parameter    ap_ST_fsm_state40 = 73'd549755813888;
parameter    ap_ST_fsm_state41 = 73'd1099511627776;
parameter    ap_ST_fsm_state42 = 73'd2199023255552;
parameter    ap_ST_fsm_state43 = 73'd4398046511104;
parameter    ap_ST_fsm_state44 = 73'd8796093022208;
parameter    ap_ST_fsm_state45 = 73'd17592186044416;
parameter    ap_ST_fsm_state46 = 73'd35184372088832;
parameter    ap_ST_fsm_state47 = 73'd70368744177664;
parameter    ap_ST_fsm_state48 = 73'd140737488355328;
parameter    ap_ST_fsm_state49 = 73'd281474976710656;
parameter    ap_ST_fsm_state50 = 73'd562949953421312;
parameter    ap_ST_fsm_state51 = 73'd1125899906842624;
parameter    ap_ST_fsm_state52 = 73'd2251799813685248;
parameter    ap_ST_fsm_state53 = 73'd4503599627370496;
parameter    ap_ST_fsm_state54 = 73'd9007199254740992;
parameter    ap_ST_fsm_state55 = 73'd18014398509481984;
parameter    ap_ST_fsm_state56 = 73'd36028797018963968;
parameter    ap_ST_fsm_state57 = 73'd72057594037927936;
parameter    ap_ST_fsm_state58 = 73'd144115188075855872;
parameter    ap_ST_fsm_state59 = 73'd288230376151711744;
parameter    ap_ST_fsm_state60 = 73'd576460752303423488;
parameter    ap_ST_fsm_state61 = 73'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 73'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 73'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 73'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 73'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 73'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 73'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 73'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 73'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 73'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 73'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 73'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 73'd4722366482869645213696;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
wire    ap_continue;
reg    ap_done_reg;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [72:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] data;
wire   [63:0] out_r;
reg    gmem0_blk_n_AR;
wire    ap_CS_fsm_state2;
reg   [63:0] out_r_read_reg_128;
reg   [57:0] trunc_ln_reg_133;
reg   [8:0] line_buf_address0;
reg    line_buf_ce0;
reg   [2:0] line_buf_we0;
reg   [23:0] line_buf_d0;
reg    line_buf_ce1;
wire   [23:0] line_buf_q1;
wire    grp_sobel_Pipeline_1_fu_91_ap_start;
wire    grp_sobel_Pipeline_1_fu_91_ap_done;
wire    grp_sobel_Pipeline_1_fu_91_ap_idle;
wire    grp_sobel_Pipeline_1_fu_91_ap_ready;
wire   [8:0] grp_sobel_Pipeline_1_fu_91_line_buf_address0;
wire    grp_sobel_Pipeline_1_fu_91_line_buf_ce0;
wire   [2:0] grp_sobel_Pipeline_1_fu_91_line_buf_we0;
wire   [23:0] grp_sobel_Pipeline_1_fu_91_line_buf_d0;
wire    grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_start;
wire    grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_done;
wire    grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_idle;
wire    grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_ready;
wire    grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWVALID;
wire   [63:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWADDR;
wire   [0:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWID;
wire   [31:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWLEN;
wire   [2:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWSIZE;
wire   [1:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWBURST;
wire   [1:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWLOCK;
wire   [3:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWCACHE;
wire   [2:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWPROT;
wire   [3:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWQOS;
wire   [3:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWREGION;
wire   [0:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWUSER;
wire    grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_WVALID;
wire   [511:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_WDATA;
wire   [63:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_WSTRB;
wire    grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_WLAST;
wire   [0:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_WID;
wire   [0:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_WUSER;
wire    grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARVALID;
wire   [63:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARADDR;
wire   [0:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARID;
wire   [31:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARLEN;
wire   [2:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARSIZE;
wire   [1:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARBURST;
wire   [1:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARLOCK;
wire   [3:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARCACHE;
wire   [2:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARPROT;
wire   [3:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARQOS;
wire   [3:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARREGION;
wire   [0:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARUSER;
wire    grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_RREADY;
wire    grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_BREADY;
wire    grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWVALID;
wire   [63:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWADDR;
wire   [0:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWID;
wire   [31:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWLEN;
wire   [2:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWBURST;
wire   [1:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWPROT;
wire   [3:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWQOS;
wire   [3:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWREGION;
wire   [0:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWUSER;
wire    grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_WVALID;
wire   [15:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_WDATA;
wire   [1:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_WSTRB;
wire    grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_WLAST;
wire   [0:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_WID;
wire   [0:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_WUSER;
wire    grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARVALID;
wire   [63:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARADDR;
wire   [0:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARID;
wire   [31:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARLEN;
wire   [2:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARBURST;
wire   [1:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARPROT;
wire   [3:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARQOS;
wire   [3:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARREGION;
wire   [0:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARUSER;
wire    grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_RREADY;
wire    grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_BREADY;
wire   [8:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_line_buf_address0;
wire    grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_line_buf_ce0;
wire   [2:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_line_buf_we0;
wire   [23:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_line_buf_d0;
wire   [8:0] grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_line_buf_address1;
wire    grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_line_buf_ce1;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
reg   [63:0] gmem0_ARADDR;
reg   [31:0] gmem0_ARLEN;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [511:0] gmem0_RDATA;
wire   [8:0] gmem0_RFIFONUM;
wire    gmem0_BVALID;
reg    gmem1_AWVALID;
wire    gmem1_AWREADY;
reg    gmem1_WVALID;
wire    gmem1_WREADY;
wire    gmem1_ARREADY;
wire    gmem1_RVALID;
wire   [15:0] gmem1_RDATA;
wire   [9:0] gmem1_RFIFONUM;
wire    gmem1_BVALID;
reg    gmem1_BREADY;
reg    grp_sobel_Pipeline_1_fu_91_ap_start_reg;
reg    ap_block_state1_ignore_call15;
reg    grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_start_reg;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state73;
wire  signed [63:0] sext_ln45_fu_118_p1;
reg    ap_block_state1;
reg   [72:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
reg    ap_ST_fsm_state73_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 73'd1;
#0 grp_sobel_Pipeline_1_fu_91_ap_start_reg = 1'b0;
#0 grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_start_reg = 1'b0;
end

sobel_line_buf_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
line_buf_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buf_address0),
    .ce0(line_buf_ce0),
    .we0(line_buf_we0),
    .d0(line_buf_d0),
    .address1(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_line_buf_address1),
    .ce1(line_buf_ce1),
    .q1(line_buf_q1)
);

sobel_sobel_Pipeline_1 grp_sobel_Pipeline_1_fu_91(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sobel_Pipeline_1_fu_91_ap_start),
    .ap_done(grp_sobel_Pipeline_1_fu_91_ap_done),
    .ap_idle(grp_sobel_Pipeline_1_fu_91_ap_idle),
    .ap_ready(grp_sobel_Pipeline_1_fu_91_ap_ready),
    .line_buf_address0(grp_sobel_Pipeline_1_fu_91_line_buf_address0),
    .line_buf_ce0(grp_sobel_Pipeline_1_fu_91_line_buf_ce0),
    .line_buf_we0(grp_sobel_Pipeline_1_fu_91_line_buf_we0),
    .line_buf_d0(grp_sobel_Pipeline_1_fu_91_line_buf_d0)
);

sobel_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2 grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_start),
    .ap_done(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_done),
    .ap_idle(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_idle),
    .ap_ready(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_ready),
    .m_axi_gmem0_AWVALID(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWVALID),
    .m_axi_gmem0_AWREADY(1'b0),
    .m_axi_gmem0_AWADDR(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWADDR),
    .m_axi_gmem0_AWID(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWID),
    .m_axi_gmem0_AWLEN(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWLEN),
    .m_axi_gmem0_AWSIZE(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWSIZE),
    .m_axi_gmem0_AWBURST(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWBURST),
    .m_axi_gmem0_AWLOCK(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWLOCK),
    .m_axi_gmem0_AWCACHE(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWCACHE),
    .m_axi_gmem0_AWPROT(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWPROT),
    .m_axi_gmem0_AWQOS(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWQOS),
    .m_axi_gmem0_AWREGION(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWREGION),
    .m_axi_gmem0_AWUSER(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_AWUSER),
    .m_axi_gmem0_WVALID(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_WVALID),
    .m_axi_gmem0_WREADY(1'b0),
    .m_axi_gmem0_WDATA(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_WDATA),
    .m_axi_gmem0_WSTRB(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_WSTRB),
    .m_axi_gmem0_WLAST(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_WLAST),
    .m_axi_gmem0_WID(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_WID),
    .m_axi_gmem0_WUSER(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_WUSER),
    .m_axi_gmem0_ARVALID(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARVALID),
    .m_axi_gmem0_ARREADY(gmem0_ARREADY),
    .m_axi_gmem0_ARADDR(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARADDR),
    .m_axi_gmem0_ARID(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARID),
    .m_axi_gmem0_ARLEN(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARLEN),
    .m_axi_gmem0_ARSIZE(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARSIZE),
    .m_axi_gmem0_ARBURST(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARBURST),
    .m_axi_gmem0_ARLOCK(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARLOCK),
    .m_axi_gmem0_ARCACHE(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARCACHE),
    .m_axi_gmem0_ARPROT(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARPROT),
    .m_axi_gmem0_ARQOS(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARQOS),
    .m_axi_gmem0_ARREGION(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARREGION),
    .m_axi_gmem0_ARUSER(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARUSER),
    .m_axi_gmem0_RVALID(gmem0_RVALID),
    .m_axi_gmem0_RREADY(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_RREADY),
    .m_axi_gmem0_RDATA(gmem0_RDATA),
    .m_axi_gmem0_RLAST(1'b0),
    .m_axi_gmem0_RID(1'd0),
    .m_axi_gmem0_RFIFONUM(gmem0_RFIFONUM),
    .m_axi_gmem0_RUSER(1'd0),
    .m_axi_gmem0_RRESP(2'd0),
    .m_axi_gmem0_BVALID(1'b0),
    .m_axi_gmem0_BREADY(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_BREADY),
    .m_axi_gmem0_BRESP(2'd0),
    .m_axi_gmem0_BID(1'd0),
    .m_axi_gmem0_BUSER(1'd0),
    .m_axi_gmem1_AWVALID(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(gmem1_AWREADY),
    .m_axi_gmem1_AWADDR(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(gmem1_WREADY),
    .m_axi_gmem1_WDATA(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(1'b0),
    .m_axi_gmem1_ARADDR(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(1'b0),
    .m_axi_gmem1_RREADY(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(16'd0),
    .m_axi_gmem1_RLAST(1'b0),
    .m_axi_gmem1_RID(1'd0),
    .m_axi_gmem1_RFIFONUM(10'd0),
    .m_axi_gmem1_RUSER(1'd0),
    .m_axi_gmem1_RRESP(2'd0),
    .m_axi_gmem1_BVALID(gmem1_BVALID),
    .m_axi_gmem1_BREADY(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(2'd0),
    .m_axi_gmem1_BID(1'd0),
    .m_axi_gmem1_BUSER(1'd0),
    .sext_ln45(trunc_ln_reg_133),
    .out_r(out_r_read_reg_128),
    .line_buf_address0(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_line_buf_address0),
    .line_buf_ce0(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_line_buf_ce0),
    .line_buf_we0(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_line_buf_we0),
    .line_buf_d0(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_line_buf_d0),
    .line_buf_address1(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_line_buf_address1),
    .line_buf_ce1(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_line_buf_ce1),
    .line_buf_q1(line_buf_q1)
);

sobel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .data(data),
    .out_r(out_r),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_continue(ap_continue),
    .ap_idle(ap_idle)
);

sobel_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .USER_DW( 512 ),
    .USER_AW( 64 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(gmem0_ARADDR),
    .I_ARLEN(gmem0_ARLEN),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RFIFONUM(gmem0_RFIFONUM),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWLEN(32'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(512'd0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0)
);

sobel_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 69 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .USER_RFIFONUM_WIDTH( 10 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .USER_DW( 16 ),
    .USER_AW( 64 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(gmem1_ARREADY),
    .I_ARADDR(64'd0),
    .I_ARLEN(32'd0),
    .I_RVALID(gmem1_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(gmem1_RDATA),
    .I_RFIFONUM(gmem1_RFIFONUM),
    .I_AWVALID(gmem1_AWVALID),
    .I_AWREADY(gmem1_AWREADY),
    .I_AWADDR(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWADDR),
    .I_AWLEN(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWLEN),
    .I_WVALID(gmem1_WVALID),
    .I_WREADY(gmem1_WREADY),
    .I_WDATA(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_WDATA),
    .I_WSTRB(grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_WSTRB),
    .I_BVALID(gmem1_BVALID),
    .I_BREADY(gmem1_BREADY)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sobel_Pipeline_1_fu_91_ap_start_reg <= 1'b0;
    end else begin
        if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_sobel_Pipeline_1_fu_91_ap_start_reg <= 1'b1;
        end else if ((grp_sobel_Pipeline_1_fu_91_ap_ready == 1'b1)) begin
            grp_sobel_Pipeline_1_fu_91_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state72)) begin
            grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_start_reg <= 1'b1;
        end else if ((grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_ready == 1'b1)) begin
            grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        out_r_read_reg_128 <= out_r;
        trunc_ln_reg_133 <= {{data[63:6]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if (((gmem0_ARREADY == 1'b0) | (grp_sobel_Pipeline_1_fu_91_ap_done == 1'b0))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

always @ (*) begin
    if ((grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_done == 1'b0)) begin
        ap_ST_fsm_state73_blk = 1'b1;
    end else begin
        ap_ST_fsm_state73_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((gmem0_ARREADY == 1'b0) | (grp_sobel_Pipeline_1_fu_91_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem0_ARADDR = sext_ln45_fu_118_p1;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        gmem0_ARADDR = grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARADDR;
    end else begin
        gmem0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((~((gmem0_ARREADY == 1'b0) | (grp_sobel_Pipeline_1_fu_91_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem0_ARLEN = 32'd4096;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        gmem0_ARLEN = grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARLEN;
    end else begin
        gmem0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((~((gmem0_ARREADY == 1'b0) | (grp_sobel_Pipeline_1_fu_91_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        gmem0_ARVALID = grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_ARVALID;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        gmem0_RREADY = grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem0_RREADY;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        gmem1_AWVALID = grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_AWVALID;
    end else begin
        gmem1_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        gmem1_BREADY = grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_BREADY;
    end else begin
        gmem1_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72))) begin
        gmem1_WVALID = grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_m_axi_gmem1_WVALID;
    end else begin
        gmem1_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        line_buf_address0 = grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_line_buf_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        line_buf_address0 = grp_sobel_Pipeline_1_fu_91_line_buf_address0;
    end else begin
        line_buf_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        line_buf_ce0 = grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_line_buf_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        line_buf_ce0 = grp_sobel_Pipeline_1_fu_91_line_buf_ce0;
    end else begin
        line_buf_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        line_buf_ce1 = grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_line_buf_ce1;
    end else begin
        line_buf_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        line_buf_d0 = grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_line_buf_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        line_buf_d0 = grp_sobel_Pipeline_1_fu_91_line_buf_d0;
    end else begin
        line_buf_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        line_buf_we0 = grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_line_buf_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        line_buf_we0 = grp_sobel_Pipeline_1_fu_91_line_buf_we0;
    end else begin
        line_buf_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((gmem0_ARREADY == 1'b0) | (grp_sobel_Pipeline_1_fu_91_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            if (((grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state73))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state1_ignore_call15 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign grp_sobel_Pipeline_1_fu_91_ap_start = grp_sobel_Pipeline_1_fu_91_ap_start_reg;

assign grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_start = grp_sobel_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2_fu_97_ap_start_reg;

assign sext_ln45_fu_118_p1 = $signed(trunc_ln_reg_133);

endmodule //sobel
